<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano100BN Series BSP: VDMA_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano100BN Series BSP
   &#160;<span id="projectnumber">V3.03.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano100BN Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">VDMA_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a94d31259a9736131b1abb81b480d4742"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a94d31259a9736131b1abb81b480d4742">CSR</a></td></tr>
<tr class="separator:a94d31259a9736131b1abb81b480d4742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afe139e4504ae1e2de60ca78a1b95ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a3afe139e4504ae1e2de60ca78a1b95ee">SAR</a></td></tr>
<tr class="separator:a3afe139e4504ae1e2de60ca78a1b95ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119072f58e569476a4c5b1e9ccc8c1ac"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a119072f58e569476a4c5b1e9ccc8c1ac">DAR</a></td></tr>
<tr class="separator:a119072f58e569476a4c5b1e9ccc8c1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d12a8a6bcfa19cd7cb7f49eff3a5047"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a1d12a8a6bcfa19cd7cb7f49eff3a5047">BCR</a></td></tr>
<tr class="separator:a1d12a8a6bcfa19cd7cb7f49eff3a5047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f67310ed4855e98a00c6cc6e0c70d2c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a3f67310ed4855e98a00c6cc6e0c70d2c">RESERVE0</a> [1]</td></tr>
<tr class="separator:a3f67310ed4855e98a00c6cc6e0c70d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9698ef007dd40d7d25236d515d0d9057"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a9698ef007dd40d7d25236d515d0d9057">CSAR</a></td></tr>
<tr class="separator:a9698ef007dd40d7d25236d515d0d9057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90335b83277d6b0289f783c34d11471"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#ab90335b83277d6b0289f783c34d11471">CDAR</a></td></tr>
<tr class="separator:ab90335b83277d6b0289f783c34d11471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3633a06ddd1a38815b88be1f72dc3af0"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a3633a06ddd1a38815b88be1f72dc3af0">CBCR</a></td></tr>
<tr class="separator:a3633a06ddd1a38815b88be1f72dc3af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f862e37069a0b29a7d2f815110c2ae"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#aa4f862e37069a0b29a7d2f815110c2ae">IER</a></td></tr>
<tr class="separator:aa4f862e37069a0b29a7d2f815110c2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae52fb6ef212a2b0377bfe6b58d13900a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#ae52fb6ef212a2b0377bfe6b58d13900a">ISR</a></td></tr>
<tr class="separator:ae52fb6ef212a2b0377bfe6b58d13900a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0625e9d3708328a4c5e0649ac9f9c658"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a0625e9d3708328a4c5e0649ac9f9c658">RESERVE1</a> [1]</td></tr>
<tr class="separator:a0625e9d3708328a4c5e0649ac9f9c658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe6addf1e7d67b1b9c214ce02e05bb1b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#abe6addf1e7d67b1b9c214ce02e05bb1b">SASOCR</a></td></tr>
<tr class="separator:abe6addf1e7d67b1b9c214ce02e05bb1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5b3166380956a7004c558b86ec89b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_v_d_m_a___t.html#a2f5b3166380956a7004c558b86ec89b7">DASOCR</a></td></tr>
<tr class="separator:a2f5b3166380956a7004c558b86ec89b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06115">6115</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a1d12a8a6bcfa19cd7cb7f49eff3a5047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d12a8a6bcfa19cd7cb7f49eff3a5047">&#9670;&nbsp;</a></span>BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::BCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>BCR </h1>
<h2>Offset: 0x0C VDMA Transfer Byte Count Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">VDMA_BCR  </td><td class="markdownTableBodyLeft">VDMA Transfer Byte Count Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 16-bit transfer byte count of VDMA.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: In Stride Enable mode (VDMA_CSR [10] = "0"]), the transfer byte count (VDMA_BCR) must be an integer multiple of STBC (VDMA_SASOCR [31:16]).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06185">6185</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a3633a06ddd1a38815b88be1f72dc3af0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3633a06ddd1a38815b88be1f72dc3af0">&#9670;&nbsp;</a></span>CBCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t VDMA_T::CBCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CBCR </h1>
<h2>Offset: 0x1C VDMA Current Transfer Byte Count Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">VDMA_CBCR  </td><td class="markdownTableBodyLeft">VDMA Current Byte Count Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the current remained byte count of VDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06223">6223</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="ab90335b83277d6b0289f783c34d11471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90335b83277d6b0289f783c34d11471">&#9670;&nbsp;</a></span>CDAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t VDMA_T::CDAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CDAR </h1>
<h2>Offset: 0x18 VDMA Current Destination Address Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">VDMA_CDAR  </td><td class="markdownTableBodyLeft">VDMA Current Destination Address Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the destination address where the VDMA transfer is just occurring.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06211">6211</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a9698ef007dd40d7d25236d515d0d9057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9698ef007dd40d7d25236d515d0d9057">&#9670;&nbsp;</a></span>CSAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t VDMA_T::CSAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CSAR </h1>
<h2>Offset: 0x14 VDMA Current Source Address Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">VDMA_CSAR  </td><td class="markdownTableBodyLeft">VDMA Current Source Address Register (Read Only)   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates the source address where the VDMA transfer is just occurring.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06199">6199</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a94d31259a9736131b1abb81b480d4742"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d31259a9736131b1abb81b480d4742">&#9670;&nbsp;</a></span>CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>CSR </h1>
<h2>Offset: 0x00 VDMA Control Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">VDMACEN  </td><td class="markdownTableBodyLeft">VDMA Channel Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Setting this bit to "1" enables VDMA's operation.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If this bit is cleared, VDMA will ignore all VDMA request and force Bus Master into IDLE state.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: SW_RST will clear this bit.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">SW_RST  </td><td class="markdownTableBodyLeft">Software Engine Reset   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Reset the internal state machine and pointers.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The contents of control register will not be cleared.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit will be auto cleared after few clock cycles.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[10]  </td><td class="markdownTableBodyCenter">STRIDE_EN  </td><td class="markdownTableBodyLeft">Stride Mode Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stride transfer mode Disabled.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Stride transfer mode Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]  </td><td class="markdownTableBodyCenter">DIR_SEL  </td><td class="markdownTableBodyLeft">Transfer Source/Destination Address Direction Select   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Transfer address is incremented successively.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Transfer address is decremented successively.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]  </td><td class="markdownTableBodyCenter">TRIG_EN  </td><td class="markdownTableBodyLeft">TRIG_EN   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = VDMA data read or write transfer Enabled.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: When VDMA transfer is completed, this bit will be cleared automatically.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: If the bus error occurs, all VDMA transfer will be stopped.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Software must reset all VDMA channel, and then trig again.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06148">6148</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a119072f58e569476a4c5b1e9ccc8c1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119072f58e569476a4c5b1e9ccc8c1ac">&#9670;&nbsp;</a></span>DAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::DAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>DAR </h1>
<h2>Offset: 0x08 VDMA Destination Address Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">VDMA_DAR  </td><td class="markdownTableBodyLeft">VDMA Transfer Destination Address Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit destination address of VDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06172">6172</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a2f5b3166380956a7004c558b86ec89b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5b3166380956a7004c558b86ec89b7">&#9670;&nbsp;</a></span>DASOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::DASOCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>DASOCR </h1>
<h2>Offset: 0x30 VDMA Destination Address Stride Offset Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">DASTOBL  </td><td class="markdownTableBodyLeft">VDMA Destination Address Stride Offset Byte Length   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 16-bit register defines the destination address stride transfer offset count of each row.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06289">6289</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="aa4f862e37069a0b29a7d2f815110c2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f862e37069a0b29a7d2f815110c2ae">&#9670;&nbsp;</a></span>IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::IER</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>IER </h1>
<h2>Offset: 0x20 VDMA Interrupt Enable Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">TABORT_IE  </td><td class="markdownTableBodyLeft">VDMA Read/Write Target Abort Interrupt Enable   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled target abort interrupt generation during VDMA transfer.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled target abort interrupt generation during VDMA transfer.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">TD_IE  </td><td class="markdownTableBodyLeft">VDMA Transfer Done Interrupt Enable   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Disabled interrupt generator during VDMA transfer done.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Enabled interrupt generator during VDMA transfer done.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06239">6239</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="ae52fb6ef212a2b0377bfe6b58d13900a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae52fb6ef212a2b0377bfe6b58d13900a">&#9670;&nbsp;</a></span>ISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::ISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>ISR </h1>
<h2>Offset: 0x24 VDMA Interrupt Status Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]  </td><td class="markdownTableBodyCenter">TABORT_IS  </td><td class="markdownTableBodyLeft">VDMA Read/Write Target Abort Interrupt Status Flag   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No bus ERROR response received.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Bus ERROR response received.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note1: This bit is cleared by writing "1" to itself.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note2: The VDMA_ISR [TABORT_IF] indicate bus master received ERROR response or not, if bus master received occur it means that target abort is happened.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">VDMA controller will stop transfer and respond this event to software then go to IDLE state.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When target abort occurred, software must reset VDMA controller, and then transfer those data again.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]  </td><td class="markdownTableBodyCenter">TD_IS  </td><td class="markdownTableBodyLeft">Transfer Done Interrupt Status Flag   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This bit indicates that VDMA has finished all transfer.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Not finished yet.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Done.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing "1" to itself.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06261">6261</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a3f67310ed4855e98a00c6cc6e0c70d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f67310ed4855e98a00c6cc6e0c70d2c">&#9670;&nbsp;</a></span>RESERVE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t VDMA_T::RESERVE0[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06186">6186</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a0625e9d3708328a4c5e0649ac9f9c658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0625e9d3708328a4c5e0649ac9f9c658">&#9670;&nbsp;</a></span>RESERVE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t VDMA_T::RESERVE1[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06262">6262</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="a3afe139e4504ae1e2de60ca78a1b95ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afe139e4504ae1e2de60ca78a1b95ee">&#9670;&nbsp;</a></span>SAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::SAR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>SAR </h1>
<h2>Offset: 0x04 VDMA Source Address Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:0]  </td><td class="markdownTableBodyCenter">VDMA_SAR  </td><td class="markdownTableBodyLeft">VDMA Transfer Source Address Register   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This field indicates a 32-bit source address of VDMA.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06160">6160</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<a id="abe6addf1e7d67b1b9c214ce02e05bb1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe6addf1e7d67b1b9c214ce02e05bb1b">&#9670;&nbsp;</a></span>SASOCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t VDMA_T::SASOCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<h1>SASOCR </h1>
<h2>Offset: 0x2C VDMA Source Address Stride Offset Register </h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits  </th><th class="markdownTableHeadCenter">Field  </th><th class="markdownTableHeadLeft">Descriptions   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[15:0]  </td><td class="markdownTableBodyCenter">SASTOBL  </td><td class="markdownTableBodyLeft">VDMA Source Address Stride Offset Byte Length   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 16-bit register defines the source address stride transfer offset count of each row.   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[31:16]  </td><td class="markdownTableBodyCenter">STBC  </td><td class="markdownTableBodyLeft">VDMA Stride Transfer Byte Count   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 16-bit register defines the stride transfer byte count of each row.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="_nano100_series_8h_source.html#l06277">6277</a> of file <a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano100bbsp/Library/Device/Nuvoton/Nano100Series/Include/<a class="el" href="_nano100_series_8h_source.html">Nano100Series.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 18:20:58 for Nano100BN Series BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
