

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               0 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                       50 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 95374, -- Miss = 9847, rate = 0.1032, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 196 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 737, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94255, -- Miss = 10221, rate = 0.1084, -- PendHits = 22, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 204 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93971, -- Miss = 10361, rate = 0.1103, -- PendHits = 25, rate = 0.0003-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 207 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 96598, -- Miss = 9530, rate = 0.0987, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 190 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 734, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94736, -- Miss = 9983, rate = 0.1054, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 199 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95242, -- Miss = 10140, rate = 0.1065, -- PendHits = 1, rate = 0.0000-- ResFail = 788, rate = 0.0083
Error Per = 50 || Flushes = 202 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 97736, -- Miss = 10263, rate = 0.1050, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 740, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 97374, -- Miss = 10561, rate = 0.1085, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 157, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96545, -- Miss = 10767, rate = 0.1115, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 215 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 95396, -- Miss = 10444, rate = 0.1095, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 208 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 763, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94591, -- Miss = 10575, rate = 0.1118, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94613, -- Miss = 10870, rate = 0.1149, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 217 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 95661, -- Miss = 10072, rate = 0.1053, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 723, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94231, -- Miss = 10375, rate = 0.1101, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 207 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 164, -- Miss = 2, rate = 0.0122, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94452, -- Miss = 10624, rate = 0.1125, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 212 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 95812, -- Miss = 10028, rate = 0.1047, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 200 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 730, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95264, -- Miss = 10303, rate = 0.1082, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 206 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 1, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95795, -- Miss = 10508, rate = 0.1097, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 210 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 96583, -- Miss = 9862, rate = 0.1021, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 197 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 720, -- Miss = 4, rate = 0.0056, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96495, -- Miss = 10283, rate = 0.1066, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 151, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94658, -- Miss = 10500, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 210 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 98567, -- Miss = 10151, rate = 0.1030, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 694, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96169, -- Miss = 10294, rate = 0.1070, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 152, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96508, -- Miss = 10451, rate = 0.1083, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 209 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 97785, -- Miss = 10594, rate = 0.1083, -- PendHits = 11, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 690, -- Miss = 2, rate = 0.0029, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95927, -- Miss = 10968, rate = 0.1143, -- PendHits = 23, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 219 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 149, -- Miss = 1, rate = 0.0067, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95984, -- Miss = 11230, rate = 0.1170, -- PendHits = 18, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 224 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 1, rate = 0.0083, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 98187, -- Miss = 10218, rate = 0.1041, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 204 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 693, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96864, -- Miss = 10576, rate = 0.1092, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 156, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 97161, -- Miss = 10883, rate = 0.1120, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 217 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 119, -- Miss = 1, rate = 0.0084, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 97266, -- Miss = 9657, rate = 0.0993, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 193 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 700, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94364, -- Miss = 10185, rate = 0.1079, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 134, -- Miss = 1, rate = 0.0075, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93531, -- Miss = 10297, rate = 0.1101, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 1, rate = 0.0086, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 94408, -- Miss = 9607, rate = 0.1018, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 192 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 668, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93792, -- Miss = 9933, rate = 0.1059, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 198 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 155, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93941, -- Miss = 10067, rate = 0.1072, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 94514, -- Miss = 11477, rate = 0.1214, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 229 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 686, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93534, -- Miss = 11605, rate = 0.1241, -- PendHits = 3, rate = 0.0000-- ResFail = 86, rate = 0.0009
Error Per = 50 || Flushes = 232 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93650, -- Miss = 11867, rate = 0.1267, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 237 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 97054, -- Miss = 10982, rate = 0.1132, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 219 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 669, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95699, -- Miss = 11397, rate = 0.1191, -- PendHits = 12, rate = 0.0001-- ResFail = 232, rate = 0.0024
Error Per = 50 || Flushes = 227 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 153, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 96200, -- Miss = 11629, rate = 0.1209, -- PendHits = 2, rate = 0.0000-- ResFail = 4, rate = 0.0000
Error Per = 50 || Flushes = 232 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 116, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 96740, -- Miss = 9838, rate = 0.1017, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 196 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 780, -- Miss = 5, rate = 0.0064, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96058, -- Miss = 10238, rate = 0.1066, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 204 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 245, -- Miss = 4, rate = 0.0163, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95581, -- Miss = 10413, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 208 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 149, -- Miss = 5, rate = 0.0336, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 95330, -- Miss = 9504, rate = 0.0997, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 190 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 784, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94862, -- Miss = 9984, rate = 0.1052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 199 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 174, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93723, -- Miss = 10063, rate = 0.1074, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 97034, -- Miss = 10699, rate = 0.1103, -- PendHits = 20, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 213 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 795, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95584, -- Miss = 10887, rate = 0.1139, -- PendHits = 21, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 217 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 166, -- Miss = 2, rate = 0.0120, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94885, -- Miss = 11262, rate = 0.1187, -- PendHits = 16, rate = 0.0002-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 225 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 6, rate = 0.0500, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 96440, -- Miss = 10172, rate = 0.1055, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 796, -- Miss = 4, rate = 0.0050, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 96465, -- Miss = 10551, rate = 0.1094, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 176, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95539, -- Miss = 10666, rate = 0.1116, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 213 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 96210, -- Miss = 10167, rate = 0.1057, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 203 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 823, -- Miss = 4, rate = 0.0049, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94769, -- Miss = 10590, rate = 0.1117, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 211 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 160, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94020, -- Miss = 10721, rate = 0.1140, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 214 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 96040, -- Miss = 11090, rate = 0.1155, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 221 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 4, rate = 0.0052, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 95747, -- Miss = 11330, rate = 0.1183, -- PendHits = 4, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 226 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 159, -- Miss = 0, rate = 0.0000, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95631, -- Miss = 11632, rate = 0.1216, -- PendHits = 7, rate = 0.0001-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 232 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 96682, -- Miss = 10073, rate = 0.1042, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 201 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 766, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94844, -- Miss = 10409, rate = 0.1097, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 208 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 162, -- Miss = 5, rate = 0.0309, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 95281, -- Miss = 10688, rate = 0.1122, -- PendHits = 0, rate = 0.0000-- ResFail = 1, rate = 0.0000
Error Per = 50 || Flushes = 213 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 95205, -- Miss = 9914, rate = 0.1041, -- PendHits = 3, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 198 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 773, -- Miss = 5, rate = 0.0065, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94264, -- Miss = 10268, rate = 0.1089, -- PendHits = 2, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 205 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 5, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94825, -- Miss = 10480, rate = 0.1105, -- PendHits = 3, rate = 0.0000-- ResFail = 32, rate = 0.0003
Error Per = 50 || Flushes = 209 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 95430, -- Miss = 9878, rate = 0.1035, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 197 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 738, -- Miss = 4, rate = 0.0054, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 94887, -- Miss = 10332, rate = 0.1089, -- PendHits = 1, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 206 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 148, -- Miss = 5, rate = 0.0338, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 94566, -- Miss = 10489, rate = 0.1109, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 209 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 5, rate = 0.0417, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 95012, -- Miss = 9295, rate = 0.0978, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 185 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 788, -- Miss = 4, rate = 0.0051, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 93265, -- Miss = 9732, rate = 0.1043, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 194 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 150, -- Miss = 4, rate = 0.0267, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 93372, -- Miss = 9790, rate = 0.1048, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 195 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 120, -- Miss = 4, rate = 0.0333, -- PendHits = 0, rate = 0.0000-- ResFail = 0, rate = 0.0000
Error Per = 50 || Flushes = 0 || slicingInterval = 5000
d846cbd643945699eb52f738a05d6191  /home/pars/Documents/expSetups/a9/cc_base_L2_50__socFBBerkeley13
Extracting PTX file and ptxas options    1: cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a9/cc_base_L2_50__socFBBerkeley13
self exe links to: /home/pars/Documents/expSetups/a9/cc_base_L2_50__socFBBerkeley13
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a9/cc_base_L2_50__socFBBerkeley13
Running md5sum using "md5sum /home/pars/Documents/expSetups/a9/cc_base_L2_50__socFBBerkeley13 "
self exe links to: /home/pars/Documents/expSetups/a9/cc_base_L2_50__socFBBerkeley13
Extracting specific PTX file named cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z8shortcutiPi : hostFun 0x0x563bc858904a, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z4hookiPKmPKiPiPb'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z8shortcutiPi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z8shortcutiPi' : regs=12, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z4hookiPKmPKiPiPb' : regs=18, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: __cudaRegisterFunction _Z4hookiPKmPKiPiPb : hostFun 0x0x563bc8588ecf, fat_cubin_handle = 1
Connected Component by Xuhao Chen
Reading (.mtx) input file ../../gardenia/datasets/socfb-Berkeley13.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 22900 |E| 1704838
This graph is symmetrized
Launching CUDA CC solver (90 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc80067efc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ed8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563bc8588ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4hookiPKmPKiPiPb'...
GPGPU-Sim PTX: reconvergence points for _Z4hookiPKmPKiPiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:42) @%p1 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:53) @%p2 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:59) @%p3 bra $L__BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x130 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:75) @%p4 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x170 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:84) @%p5 bra $L__BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:90) add.s32 %r57, %r57, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:94) @%p6 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:97) not.b32 %r33, %r3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1c8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:100) @%p7 bra $L__BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x210 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:114) @%p8 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x250 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:123) @%p9 bra $L__BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:129) ld.global.u32 %r41, [%rd42+4];
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x290 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:136) @%p10 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:145) @%p11 bra $L__BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:151) ld.global.u32 %r46, [%rd42+8];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x310 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:158) @%p12 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x350 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:167) @%p13 bra $L__BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:173) ld.global.u32 %r51, [%rd42+12];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x390 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:180) @%p14 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:189) @%p15 bra $L__BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:195) add.s32 %r57, %r57, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x400 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:198) @%p16 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x408 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:201) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z4hookiPKmPKiPiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4hookiPKmPKiPiPb'.
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Simulation cycle for kernel 0 is = 940000
Simulation cycle for kernel 0 is = 945000
Simulation cycle for kernel 0 is = 950000
Simulation cycle for kernel 0 is = 955000
Simulation cycle for kernel 0 is = 960000
Simulation cycle for kernel 0 is = 965000
Simulation cycle for kernel 0 is = 970000
Simulation cycle for kernel 0 is = 975000
Simulation cycle for kernel 0 is = 980000
Simulation cycle for kernel 0 is = 985000
Simulation cycle for kernel 0 is = 990000
Simulation cycle for kernel 0 is = 995000
Simulation cycle for kernel 0 is = 1000000
Simulation cycle for kernel 0 is = 1005000
Simulation cycle for kernel 0 is = 1010000
Simulation cycle for kernel 0 is = 1015000
Simulation cycle for kernel 0 is = 1020000
Simulation cycle for kernel 0 is = 1025000
Simulation cycle for kernel 0 is = 1030000
Simulation cycle for kernel 0 is = 1035000
Simulation cycle for kernel 0 is = 1040000
Simulation cycle for kernel 0 is = 1045000
Simulation cycle for kernel 0 is = 1050000
Simulation cycle for kernel 0 is = 1055000
Simulation cycle for kernel 0 is = 1060000
Simulation cycle for kernel 0 is = 1065000
Simulation cycle for kernel 0 is = 1070000
Simulation cycle for kernel 0 is = 1075000
Simulation cycle for kernel 0 is = 1080000
Simulation cycle for kernel 0 is = 1085000
Simulation cycle for kernel 0 is = 1090000
Simulation cycle for kernel 0 is = 1095000
Simulation cycle for kernel 0 is = 1100000
Simulation cycle for kernel 0 is = 1105000
Simulation cycle for kernel 0 is = 1110000
Simulation cycle for kernel 0 is = 1115000
Simulation cycle for kernel 0 is = 1120000
Simulation cycle for kernel 0 is = 1125000
Simulation cycle for kernel 0 is = 1130000
Simulation cycle for kernel 0 is = 1135000
Simulation cycle for kernel 0 is = 1140000
Simulation cycle for kernel 0 is = 1145000
Simulation cycle for kernel 0 is = 1150000
Simulation cycle for kernel 0 is = 1155000
Simulation cycle for kernel 0 is = 1160000
Simulation cycle for kernel 0 is = 1165000
Simulation cycle for kernel 0 is = 1170000
Simulation cycle for kernel 0 is = 1175000
Simulation cycle for kernel 0 is = 1180000
Simulation cycle for kernel 0 is = 1185000
Simulation cycle for kernel 0 is = 1190000
Simulation cycle for kernel 0 is = 1195000
Simulation cycle for kernel 0 is = 1200000
Simulation cycle for kernel 0 is = 1205000
Simulation cycle for kernel 0 is = 1210000
Simulation cycle for kernel 0 is = 1215000
Simulation cycle for kernel 0 is = 1220000
Simulation cycle for kernel 0 is = 1225000
Simulation cycle for kernel 0 is = 1230000
Simulation cycle for kernel 0 is = 1235000
Simulation cycle for kernel 0 is = 1240000
Simulation cycle for kernel 0 is = 1245000
Simulation cycle for kernel 0 is = 1250000
Destroy streams for kernel 1: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1254353
gpu_sim_insn = 24725773
gpu_ipc =      19.7120
gpu_tot_sim_cycle = 1254353
gpu_tot_sim_insn = 24725773
gpu_tot_ipc =      19.7120
gpu_tot_issued_cta = 90
gpu_occupancy = 40.1365% 
gpu_tot_occupancy = 40.1365% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7665
partiton_level_parallism_total  =       1.7665
partiton_level_parallism_util =      10.6203
partiton_level_parallism_util_total  =      10.6203
L2_BW  =      77.1622 GB/Sec
L2_BW_total  =      77.1622 GB/Sec
gpu_total_sim_rate=6751

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 142947, Miss = 79830, Miss_rate = 0.558, Pending_hits = 1912, Reservation_fails = 123967
	L1D_cache_core[1]: Access = 125311, Miss = 72985, Miss_rate = 0.582, Pending_hits = 1895, Reservation_fails = 107590
	L1D_cache_core[2]: Access = 125736, Miss = 71586, Miss_rate = 0.569, Pending_hits = 1816, Reservation_fails = 110187
	L1D_cache_core[3]: Access = 139238, Miss = 78108, Miss_rate = 0.561, Pending_hits = 2073, Reservation_fails = 125508
	L1D_cache_core[4]: Access = 126086, Miss = 72908, Miss_rate = 0.578, Pending_hits = 1944, Reservation_fails = 107347
	L1D_cache_core[5]: Access = 131524, Miss = 75150, Miss_rate = 0.571, Pending_hits = 2054, Reservation_fails = 127677
	L1D_cache_core[6]: Access = 131869, Miss = 75773, Miss_rate = 0.575, Pending_hits = 2211, Reservation_fails = 116082
	L1D_cache_core[7]: Access = 128010, Miss = 71471, Miss_rate = 0.558, Pending_hits = 2001, Reservation_fails = 107157
	L1D_cache_core[8]: Access = 136991, Miss = 77369, Miss_rate = 0.565, Pending_hits = 2161, Reservation_fails = 127603
	L1D_cache_core[9]: Access = 121928, Miss = 68728, Miss_rate = 0.564, Pending_hits = 1940, Reservation_fails = 109919
	L1D_cache_core[10]: Access = 136998, Miss = 74340, Miss_rate = 0.543, Pending_hits = 2103, Reservation_fails = 118191
	L1D_cache_core[11]: Access = 138236, Miss = 78487, Miss_rate = 0.568, Pending_hits = 2501, Reservation_fails = 133715
	L1D_cache_core[12]: Access = 131377, Miss = 72274, Miss_rate = 0.550, Pending_hits = 2066, Reservation_fails = 116508
	L1D_cache_core[13]: Access = 126454, Miss = 71784, Miss_rate = 0.568, Pending_hits = 2033, Reservation_fails = 125081
	L1D_cache_core[14]: Access = 137942, Miss = 78096, Miss_rate = 0.566, Pending_hits = 2250, Reservation_fails = 140898
	L1D_cache_core[15]: Access = 130308, Miss = 71683, Miss_rate = 0.550, Pending_hits = 2045, Reservation_fails = 117470
	L1D_cache_core[16]: Access = 135997, Miss = 74758, Miss_rate = 0.550, Pending_hits = 2222, Reservation_fails = 129597
	L1D_cache_core[17]: Access = 132000, Miss = 73030, Miss_rate = 0.553, Pending_hits = 2169, Reservation_fails = 128924
	L1D_cache_core[18]: Access = 142034, Miss = 80267, Miss_rate = 0.565, Pending_hits = 2373, Reservation_fails = 151603
	L1D_cache_core[19]: Access = 137311, Miss = 76963, Miss_rate = 0.561, Pending_hits = 2214, Reservation_fails = 138407
	L1D_cache_core[20]: Access = 130969, Miss = 73176, Miss_rate = 0.559, Pending_hits = 2075, Reservation_fails = 128186
	L1D_cache_core[21]: Access = 126825, Miss = 70942, Miss_rate = 0.559, Pending_hits = 2137, Reservation_fails = 130849
	L1D_cache_core[22]: Access = 133417, Miss = 73618, Miss_rate = 0.552, Pending_hits = 2121, Reservation_fails = 130301
	L1D_cache_core[23]: Access = 122675, Miss = 68734, Miss_rate = 0.560, Pending_hits = 2113, Reservation_fails = 128421
	L1D_cache_core[24]: Access = 129095, Miss = 70506, Miss_rate = 0.546, Pending_hits = 2026, Reservation_fails = 122467
	L1D_cache_core[25]: Access = 133563, Miss = 72969, Miss_rate = 0.546, Pending_hits = 2126, Reservation_fails = 129374
	L1D_cache_core[26]: Access = 138596, Miss = 75945, Miss_rate = 0.548, Pending_hits = 2293, Reservation_fails = 136963
	L1D_cache_core[27]: Access = 141452, Miss = 75504, Miss_rate = 0.534, Pending_hits = 2179, Reservation_fails = 139015
	L1D_cache_core[28]: Access = 141108, Miss = 72474, Miss_rate = 0.514, Pending_hits = 2162, Reservation_fails = 123816
	L1D_cache_core[29]: Access = 105511, Miss = 56264, Miss_rate = 0.533, Pending_hits = 1679, Reservation_fails = 75257
	L1D_total_cache_accesses = 3961508
	L1D_total_cache_misses = 2205722
	L1D_total_cache_miss_rate = 0.5568
	L1D_total_cache_pending_hits = 62894
	L1D_total_cache_reservation_fails = 3708080
	L1D_cache_data_port_util = 0.147
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1682757
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62894
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1789645
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3707802
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 416039
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 62894
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 278
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3951335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10173

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 207932
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3499870
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 278
ctas_completed 90, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
4288, 8294, 4082, 5852, 2342, 5258, 10972, 1910, 5142, 4364, 9154, 4482, 5686, 3526, 7182, 5864, 7782, 2982, 18036, 4604, 5922, 3402, 3284, 3882, 
gpgpu_n_tot_thrd_icount = 110531520
gpgpu_n_tot_w_icount = 3454110
gpgpu_n_stall_shd_mem = 2059742
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2205684
gpgpu_n_mem_write_global = 10173
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5169875
gpgpu_n_store_insn = 46590
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 115200
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1960003
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 99739
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:62165	W0_Idle:11868601	W0_Scoreboard:30780304	W1:1057942	W2:382710	W3:249050	W4:185036	W5:148541	W6:116236	W7:106370	W8:98208	W9:85265	W10:74634	W11:70628	W12:61089	W13:63163	W14:59500	W15:49743	W16:52087	W17:49374	W18:45130	W19:41534	W20:43396	W21:43119	W22:42951	W23:40225	W24:39864	W25:37050	W26:36982	W27:36946	W28:34814	W29:29229	W30:25807	W31:17064	W32:30423
single_issue_nums: WS0:905421	WS1:849495	WS2:858931	WS3:840263	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17645472 {8:2205684,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 406920 {40:10173,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88227360 {40:2205684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81384 {8:10173,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 436 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:190438 	2836 	5562 	11749 	12525 	6659 	4829 	5540 	3007 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	384064 	1257426 	563573 	9964 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	504307 	147845 	568211 	981541 	13880 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1141895 	714214 	308569 	49030 	2045 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	392 	799 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         5         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         8         6         5         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         6         6         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         5         5         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         8         9 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         6         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84880     85493     37686     41367    174664    178689     72858     76712     71541     72759    156586    151087    102617    101071     61209     20546 
dram[1]:     86932     89788     44121     47955    185985    197010     78742     96385     73161     17005    149994    148198    101779    105211     19367     16416 
dram[2]:    150530    146386     63448     59458    195798    196156     97695    100876     19491     22228    146329     75916    107737    106112     95364     96485 
dram[3]:    174059    170289     57294     66996    195504    194845    106318    106984     23768     23383    126368    125353    105257    103024     95875     95267 
dram[4]:    167175    163683     67182     51555    196235    196004    110434    114493     23603     23191    121399    123428    100993    117761     95063     95063 
dram[5]:    161776    159708     51118     50499    196970     34862    126869    128899     25750     24000    123226    125960    114828    149133     95672     96281 
dram[6]:    158251    160206    130515     30231     35851     75709    131131    134175     41380     22829    129710    133364    159264    158156     96282     45164 
dram[7]:    161830    162437     34499     53944     78529     80011    133160    136002     30879     31498    136206    136085    157155    159166     66739     68490 
dram[8]:     79546    118536     53163     61277     85588    121132    138844    140671     34143     27295    133565    140406    211830    211693     15112     10986 
dram[9]:    115402    109200    129596    126336     99464    103317    229875     39492     38216     43846    136035    159515    212010    212251     18384     19053 
dram[10]:     73567     72576     22687     45333    144185    168356     57767     60353     40711     39756    159986     59946    169440    167236     64164     62876 
dram[11]:     81367     82862     42065     40023    169945    149939     63149     69433     12166     76025    161110    158660    100684    102713     61830     59828 
average row accesses per activate:
dram[0]:  1.168335  1.168805  1.174278  1.190287  1.191509  1.199612  1.155869  1.141356  1.123312  1.146412  1.132541  1.107312  1.116496  1.125590  1.105566  1.105928 
dram[1]:  1.165022  1.155203  1.160563  1.181481  1.180282  1.169462  1.165943  1.172474  1.107784  1.107627  1.139061  1.138462  1.156444  1.137993  1.111012  1.121771 
dram[2]:  1.159316  1.140541  1.196737  1.165297  1.176203  1.182407  1.174632  1.165599  1.091993  1.090758  1.121951  1.128277  1.121996  1.129239  1.133710  1.122905 
dram[3]:  1.180621  1.188433  1.212389  1.183271  1.202899  1.198718  1.166667  1.175934  1.097138  1.089643  1.109107  1.129264  1.121659  1.142596  1.109933  1.116788 
dram[4]:  1.195079  1.223518  1.168530  1.197936  1.181102  1.194166  1.159896  1.172446  1.110450  1.097046  1.126143  1.144524  1.122012  1.125549  1.113870  1.109043 
dram[5]:  1.173020  1.194417  1.178711  1.204844  1.207493  1.195098  1.167805  1.161751  1.101695  1.093583  1.119444  1.108974  1.117484  1.107707  1.113333  1.134951 
dram[6]:  1.148118  1.178420  1.182258  1.177546  1.174475  1.176374  1.161157  1.164655  1.123457  1.102644  1.117323  1.144090  1.152997  1.119966  1.144638  1.138723 
dram[7]:  1.172185  1.183967  1.182569  1.181373  1.175472  1.161479  1.168067  1.154571  1.100983  1.099074  1.135135  1.126801  1.109244  1.116346  1.124882  1.128131 
dram[8]:  1.168787  1.173214  1.174067  1.166055  1.178119  1.185767  1.185408  1.173148  1.104613  1.125216  1.156382  1.132075  1.118968  1.088364  1.125668  1.088608 
dram[9]:  1.194853  1.188442  1.185047  1.151438  1.179603  1.188586  1.154751  1.157591  1.119964  1.129542  1.126231  1.135025  1.107175  1.116596  1.128159  1.129725 
dram[10]:  1.160631  1.180037  1.157209  1.189265  1.171506  1.205005  1.161792  1.166055  1.119893  1.121731  1.144991  1.130866  1.118584  1.109259  1.108856  1.110904 
dram[11]:  1.160598  1.185149  1.176644  1.169625  1.193269  1.186528  1.143622  1.166667  1.119282  1.107750  1.119157  1.105561  1.103636  1.134084  1.136150  1.137966 
average row locality = 243244/211961 = 1.147588
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1283      1183      1260      1201      1263      1238      1231      1195      1248      1198      1239      1166      1197      1190      1151      1138 
dram[1]:      1298      1308      1236      1276      1257      1325      1342      1346      1295      1307      1286      1332      1300      1269      1249      1216 
dram[2]:      1286      1264      1247      1276      1295      1277      1278      1274      1282      1310      1288      1205      1213      1230      1204      1205 
dram[3]:      1252      1272      1233      1259      1245      1309      1267      1290      1265      1252      1230      1258      1216      1249      1150      1224 
dram[4]:      1358      1257      1359      1277      1350      1310      1342      1251      1307      1300      1232      1275      1359      1281      1299      1251 
dram[5]:      1199      1198      1207      1194      1257      1219      1197      1221      1235      1227      1209      1211      1207      1193      1168      1168 
dram[6]:      1400      1385      1466      1353      1454      1434      1405      1351      1456      1418      1419      1326      1461      1335      1375      1335 
dram[7]:      1239      1152      1289      1205      1246      1194      1251      1225      1232      1187      1218      1173      1183      1159      1186      1170 
dram[8]:      1375      1314      1322      1271      1303      1283      1381      1267      1341      1303      1368      1320      1344      1243      1263      1204 
dram[9]:      1300      1415      1268      1361      1307      1437      1276      1403      1251      1430      1258      1387      1218      1309      1249      1313 
dram[10]:      1250      1264      1244      1263      1291      1252      1271      1271      1261      1244      1303      1253      1262      1196      1202      1190 
dram[11]:      1242      1229      1199      1186      1241      1145      1282      1127      1248      1172      1221      1173      1211      1107      1208      1130 
total dram reads = 243150
bank skew: 1466/1107 = 1.32
chip skew: 22373/19121 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         4         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         7         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         0         4 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         4         0         4         4 
dram[6]:         6         7         0         0         0         0         0         0         0         0         0         0         4         0         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        13         8        12         4 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[9]:         0        16         0         0         0         0         0         0         0         0         0         0         4         9         4         8 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        10         4         8         0 
total dram writes = 346
min_bank_accesses = 0!
chip skew: 41/16 = 2.56
average mf latency per bank:
dram[0]:       4128      4404      2252      2461      2229      2318      2434      2434      2363      2593      2434      2627      6291      6390     10620     10761
dram[1]:       4232      3971      2456      2427      2383      2205      2105      2176      2469      2424      2445      2287      6107      6080      9834      9680
dram[2]:       3931      4219      2424      2333      2311      2315      2376      2315      2417      2149      2345      2531      6536      6186      9870     10177
dram[3]:       4151      4187      2444      2502      2337      2163      2412      2392      2331      2457      2389      2397      6198      6373     10890     10243
dram[4]:       4031      4151      2413      2511      2180      2176      2269      2420      2300      2311      2472      2455      5523      6060      9532     10238
dram[5]:       4883      4196      2456      2434      2265      2425      2474      2297      2479      2477      2484      2438      6526      6539     10472     10417
dram[6]:       3302      3402      2141      2246      2142      2238      1973      2154      2183      2290      2146      2393      5435      6065      8941      9406
dram[7]:       4129      4401      2316      2337      2501      2439      2370      2323      2655      2576      2592      2511      6542      6749     10048     10050
dram[8]:       3610      3812      2152      2341      2279      2362      2195      2563      2173      2422      2252      2391      6121      6326     10047     10182
dram[9]:       3864      3501      2351      2064      2324      2131      2441      2146      2607      2309      2435      2304      6635      6337      9272      8951
dram[10]:       3961      4050      2201      2101      2298      2282      2285      2243      2596      2596      2485      2493      6516      6512      9875      9882
dram[11]:       3829      3920      2230      2308      2396      2496      2349      2598      2659      2646      2555      2494      6572      7156      9930     10448
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3165067 n_act=16914 n_pre=16898 n_ref_event=4572360550251980812 n_req=19387 n_rd=19381 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.02413
n_activity=512235 dram_eff=0.1515
bk0: 1283a 3146914i bk1: 1183a 3152570i bk2: 1260a 3149429i bk3: 1201a 3152735i bk4: 1263a 3148766i bk5: 1238a 3151329i bk6: 1231a 3149469i bk7: 1195a 3151898i bk8: 1248a 3146746i bk9: 1198a 3151255i bk10: 1239a 3147457i bk11: 1166a 3151269i bk12: 1197a 3149181i bk13: 1190a 3151253i bk14: 1151a 3151708i bk15: 1138a 3152698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128076
Row_Buffer_Locality_read = 0.128115
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.494360
Bank_Level_Parallism_Col = 1.646992
Bank_Level_Parallism_Ready = 1.083989
write_to_read_ratio_blp_rw_average = 0.000575
GrpLevelPara = 1.313625 

BW Util details:
bwutil = 0.024126 
total_CMD = 3216747 
util_bw = 77608 
Wasted_Col = 253665 
Wasted_Row = 105990 
Idle = 2779484 

BW Util Bottlenecks: 
RCDc_limit = 338409 
RCDWRc_limit = 66 
WTRc_limit = 324 
RTWc_limit = 121 
CCDLc_limit = 8306 
rwq = 0 
CCDLc_limit_alone = 8292 
WTRc_limit_alone = 314 
RTWc_limit_alone = 117 

Commands details: 
total_CMD = 3216747 
n_nop = 3165067 
Read = 19381 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16914 
n_pre = 16898 
n_ref = 4572360550251980812 
n_req = 19387 
total_req = 19402 

Dual Bus Interface Util: 
issued_total_row = 33812 
issued_total_col = 19402 
Row_Bus_Util =  0.010511 
CoL_Bus_Util = 0.006032 
Either_Row_CoL_Bus_Util = 0.016066 
Issued_on_Two_Bus_Simul_Util = 0.000477 
issued_two_Eff = 0.029683 
queue_avg = 0.194724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3162187 n_act=18003 n_pre=17987 n_ref_event=3908412411465448049 n_req=20649 n_rd=20642 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.0257
n_activity=514813 dram_eff=0.1606
bk0: 1298a 3145755i bk1: 1308a 3142197i bk2: 1236a 3148100i bk3: 1276a 3145971i bk4: 1257a 3148065i bk5: 1325a 3142711i bk6: 1342a 3142777i bk7: 1346a 3140647i bk8: 1295a 3142689i bk9: 1307a 3139786i bk10: 1286a 3144440i bk11: 1332a 3140334i bk12: 1300a 3144094i bk13: 1269a 3144122i bk14: 1249a 3144573i bk15: 1216a 3146423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128771
Row_Buffer_Locality_read = 0.128815
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.726183
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.077375
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025699 
total_CMD = 3216747 
util_bw = 82668 
Wasted_Col = 255564 
Wasted_Row = 100067 
Idle = 2778448 

BW Util Bottlenecks: 
RCDc_limit = 351685 
RCDWRc_limit = 65 
WTRc_limit = 509 
RTWc_limit = 184 
CCDLc_limit = 9882 
rwq = 0 
CCDLc_limit_alone = 9832 
WTRc_limit_alone = 461 
RTWc_limit_alone = 182 

Commands details: 
total_CMD = 3216747 
n_nop = 3162187 
Read = 20642 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 18003 
n_pre = 17987 
n_ref = 3908412411465448049 
n_req = 20649 
total_req = 20667 

Dual Bus Interface Util: 
issued_total_row = 35990 
issued_total_col = 20667 
Row_Bus_Util =  0.011188 
CoL_Bus_Util = 0.006425 
Either_Row_CoL_Bus_Util = 0.016961 
Issued_on_Two_Bus_Simul_Util = 0.000652 
issued_two_Eff = 0.038435 
queue_avg = 0.218246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3163159 n_act=17632 n_pre=17616 n_ref_event=3908412411465448049 n_req=20142 n_rd=20134 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02507
n_activity=510284 dram_eff=0.1581
bk0: 1286a 3146034i bk1: 1264a 3144645i bk2: 1247a 3149338i bk3: 1276a 3146945i bk4: 1295a 3145503i bk5: 1277a 3148659i bk6: 1278a 3146992i bk7: 1274a 3146519i bk8: 1282a 3142806i bk9: 1310a 3140088i bk10: 1288a 3144437i bk11: 1205a 3148939i bk12: 1213a 3147263i bk13: 1230a 3147659i bk14: 1204a 3149976i bk15: 1205a 3148130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125211
Row_Buffer_Locality_read = 0.125261
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.644159
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025074 
total_CMD = 3216747 
util_bw = 80656 
Wasted_Col = 255513 
Wasted_Row = 99627 
Idle = 2780951 

BW Util Bottlenecks: 
RCDc_limit = 347550 
RCDWRc_limit = 73 
WTRc_limit = 401 
RTWc_limit = 223 
CCDLc_limit = 9205 
rwq = 0 
CCDLc_limit_alone = 9182 
WTRc_limit_alone = 386 
RTWc_limit_alone = 215 

Commands details: 
total_CMD = 3216747 
n_nop = 3163159 
Read = 20134 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 17632 
n_pre = 17616 
n_ref = 3908412411465448049 
n_req = 20142 
total_req = 20164 

Dual Bus Interface Util: 
issued_total_row = 35248 
issued_total_col = 20164 
Row_Bus_Util =  0.010958 
CoL_Bus_Util = 0.006268 
Either_Row_CoL_Bus_Util = 0.016659 
Issued_on_Two_Bus_Simul_Util = 0.000567 
issued_two_Eff = 0.034037 
queue_avg = 0.200235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.200235
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3163973 n_act=17375 n_pre=17359 n_ref_event=2891422515659624736 n_req=19979 n_rd=19971 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02487
n_activity=511725 dram_eff=0.1563
bk0: 1252a 3149512i bk1: 1272a 3147247i bk2: 1233a 3151496i bk3: 1259a 3147858i bk4: 1245a 3150417i bk5: 1309a 3145517i bk6: 1267a 3145753i bk7: 1290a 3144405i bk8: 1265a 3143220i bk9: 1252a 3142740i bk10: 1230a 3146203i bk11: 1258a 3145826i bk12: 1216a 3148966i bk13: 1249a 3146003i bk14: 1150a 3150590i bk15: 1224a 3145821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130937
Row_Buffer_Locality_read = 0.130990
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.634067
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.098122
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024872 
total_CMD = 3216747 
util_bw = 80008 
Wasted_Col = 253301 
Wasted_Row = 101481 
Idle = 2781957 

BW Util Bottlenecks: 
RCDc_limit = 343065 
RCDWRc_limit = 74 
WTRc_limit = 514 
RTWc_limit = 204 
CCDLc_limit = 9376 
rwq = 0 
CCDLc_limit_alone = 9340 
WTRc_limit_alone = 484 
RTWc_limit_alone = 198 

Commands details: 
total_CMD = 3216747 
n_nop = 3163973 
Read = 19971 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 17375 
n_pre = 17359 
n_ref = 2891422515659624736 
n_req = 19979 
total_req = 20002 

Dual Bus Interface Util: 
issued_total_row = 34734 
issued_total_col = 20002 
Row_Bus_Util =  0.010798 
CoL_Bus_Util = 0.006218 
Either_Row_CoL_Bus_Util = 0.016406 
Issued_on_Two_Bus_Simul_Util = 0.000610 
issued_two_Eff = 0.037177 
queue_avg = 0.216233 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216233
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3161815 n_act=18089 n_pre=18073 n_ref_event=2891422515659624736 n_req=20817 n_rd=20808 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02592
n_activity=514441 dram_eff=0.1621
bk0: 1358a 3141161i bk1: 1257a 3149976i bk2: 1359a 3140961i bk3: 1277a 3147160i bk4: 1350a 3142070i bk5: 1310a 3144908i bk6: 1342a 3140910i bk7: 1251a 3147987i bk8: 1307a 3141234i bk9: 1300a 3141213i bk10: 1232a 3147593i bk11: 1275a 3147138i bk12: 1359a 3138524i bk13: 1281a 3143146i bk14: 1299a 3141630i bk15: 1251a 3144837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131575
Row_Buffer_Locality_read = 0.131632
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.727635
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084280
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025918 
total_CMD = 3216747 
util_bw = 83372 
Wasted_Col = 256865 
Wasted_Row = 98511 
Idle = 2777999 

BW Util Bottlenecks: 
RCDc_limit = 353276 
RCDWRc_limit = 77 
WTRc_limit = 639 
RTWc_limit = 215 
CCDLc_limit = 10067 
rwq = 0 
CCDLc_limit_alone = 10039 
WTRc_limit_alone = 617 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 3216747 
n_nop = 3161815 
Read = 20808 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 18089 
n_pre = 18073 
n_ref = 2891422515659624736 
n_req = 20817 
total_req = 20843 

Dual Bus Interface Util: 
issued_total_row = 36162 
issued_total_col = 20843 
Row_Bus_Util =  0.011242 
CoL_Bus_Util = 0.006480 
Either_Row_CoL_Bus_Util = 0.017077 
Issued_on_Two_Bus_Simul_Util = 0.000644 
issued_two_Eff = 0.037738 
queue_avg = 0.217322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217322
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3165607 n_act=16844 n_pre=16828 n_ref_event=2891422515659624736 n_req=19314 n_rd=19310 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.02403
n_activity=514764 dram_eff=0.1502
bk0: 1199a 3151380i bk1: 1198a 3153928i bk2: 1207a 3151600i bk3: 1194a 3154061i bk4: 1257a 3149549i bk5: 1219a 3151827i bk6: 1197a 3152096i bk7: 1221a 3150430i bk8: 1235a 3147188i bk9: 1227a 3146765i bk10: 1209a 3148776i bk11: 1211a 3149614i bk12: 1207a 3149155i bk13: 1193a 3148320i bk14: 1168a 3149869i bk15: 1168a 3151617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128560
Row_Buffer_Locality_read = 0.128586
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.505002
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091979
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024032 
total_CMD = 3216747 
util_bw = 77304 
Wasted_Col = 251856 
Wasted_Row = 105794 
Idle = 2781793 

BW Util Bottlenecks: 
RCDc_limit = 336196 
RCDWRc_limit = 43 
WTRc_limit = 280 
RTWc_limit = 78 
CCDLc_limit = 8548 
rwq = 0 
CCDLc_limit_alone = 8540 
WTRc_limit_alone = 278 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 3216747 
n_nop = 3165607 
Read = 19310 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16844 
n_pre = 16828 
n_ref = 2891422515659624736 
n_req = 19314 
total_req = 19326 

Dual Bus Interface Util: 
issued_total_row = 33672 
issued_total_col = 19326 
Row_Bus_Util =  0.010468 
CoL_Bus_Util = 0.006008 
Either_Row_CoL_Bus_Util = 0.015898 
Issued_on_Two_Bus_Simul_Util = 0.000578 
issued_two_Eff = 0.036332 
queue_avg = 0.197403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.197403
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3158853 n_act=19476 n_pre=19460 n_ref_event=2891422515659624736 n_req=22384 n_rd=22373 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02787
n_activity=512691 dram_eff=0.1748
bk0: 1400a 3131684i bk1: 1385a 3133641i bk2: 1466a 3124360i bk3: 1353a 3136451i bk4: 1454a 3127791i bk5: 1434a 3128411i bk6: 1405a 3131051i bk7: 1351a 3133967i bk8: 1456a 3123036i bk9: 1418a 3125778i bk10: 1419a 3124267i bk11: 1326a 3135105i bk12: 1461a 3124035i bk13: 1335a 3131638i bk14: 1375a 3129083i bk15: 1335a 3131219i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130450
Row_Buffer_Locality_read = 0.130514
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.261006
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.079272
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027867 
total_CMD = 3216747 
util_bw = 89640 
Wasted_Col = 257645 
Wasted_Row = 91492 
Idle = 2777970 

BW Util Bottlenecks: 
RCDc_limit = 367856 
RCDWRc_limit = 81 
WTRc_limit = 904 
RTWc_limit = 930 
CCDLc_limit = 12406 
rwq = 0 
CCDLc_limit_alone = 12340 
WTRc_limit_alone = 875 
RTWc_limit_alone = 893 

Commands details: 
total_CMD = 3216747 
n_nop = 3158853 
Read = 22373 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 19476 
n_pre = 19460 
n_ref = 2891422515659624736 
n_req = 22384 
total_req = 22410 

Dual Bus Interface Util: 
issued_total_row = 38936 
issued_total_col = 22410 
Row_Bus_Util =  0.012104 
CoL_Bus_Util = 0.006967 
Either_Row_CoL_Bus_Util = 0.017998 
Issued_on_Two_Bus_Simul_Util = 0.001073 
issued_two_Eff = 0.059626 
queue_avg = 0.312196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.312196
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3165356 n_act=16890 n_pre=16874 n_ref_event=2891422515659624736 n_req=19320 n_rd=19309 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02406
n_activity=507506 dram_eff=0.1525
bk0: 1239a 3150962i bk1: 1152a 3155706i bk2: 1289a 3147640i bk3: 1205a 3153444i bk4: 1246a 3149268i bk5: 1194a 3150242i bk6: 1251a 3149582i bk7: 1225a 3148922i bk8: 1232a 3146379i bk9: 1187a 3149381i bk10: 1218a 3149591i bk11: 1173a 3152243i bk12: 1183a 3149779i bk13: 1159a 3151604i bk14: 1186a 3150364i bk15: 1170a 3151657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126346
Row_Buffer_Locality_read = 0.126418
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.518973
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090481
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024057 
total_CMD = 3216747 
util_bw = 77384 
Wasted_Col = 251719 
Wasted_Row = 102726 
Idle = 2784918 

BW Util Bottlenecks: 
RCDc_limit = 336951 
RCDWRc_limit = 128 
WTRc_limit = 392 
RTWc_limit = 211 
CCDLc_limit = 8833 
rwq = 0 
CCDLc_limit_alone = 8797 
WTRc_limit_alone = 360 
RTWc_limit_alone = 207 

Commands details: 
total_CMD = 3216747 
n_nop = 3165356 
Read = 19309 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 16890 
n_pre = 16874 
n_ref = 2891422515659624736 
n_req = 19320 
total_req = 19346 

Dual Bus Interface Util: 
issued_total_row = 33764 
issued_total_col = 19346 
Row_Bus_Util =  0.010496 
CoL_Bus_Util = 0.006014 
Either_Row_CoL_Bus_Util = 0.015976 
Issued_on_Two_Bus_Simul_Util = 0.000534 
issued_two_Eff = 0.033449 
queue_avg = 0.183447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.183447
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3161782 n_act=18255 n_pre=18239 n_ref_event=2891422515659624736 n_req=20907 n_rd=20902 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02602
n_activity=504804 dram_eff=0.1658
bk0: 1375a 3139242i bk1: 1314a 3144903i bk2: 1322a 3143690i bk3: 1271a 3145776i bk4: 1303a 3143697i bk5: 1283a 3147062i bk6: 1381a 3138656i bk7: 1267a 3145582i bk8: 1341a 3137814i bk9: 1303a 3141770i bk10: 1368a 3139521i bk11: 1320a 3141398i bk12: 1344a 3138986i bk13: 1243a 3144265i bk14: 1263a 3143101i bk15: 1204a 3144930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127469
Row_Buffer_Locality_read = 0.127500
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.815221
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085075
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026015 
total_CMD = 3216747 
util_bw = 83684 
Wasted_Col = 255841 
Wasted_Row = 92820 
Idle = 2784402 

BW Util Bottlenecks: 
RCDc_limit = 355371 
RCDWRc_limit = 48 
WTRc_limit = 387 
RTWc_limit = 108 
CCDLc_limit = 10383 
rwq = 0 
CCDLc_limit_alone = 10357 
WTRc_limit_alone = 371 
RTWc_limit_alone = 98 

Commands details: 
total_CMD = 3216747 
n_nop = 3161782 
Read = 20902 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 18255 
n_pre = 18239 
n_ref = 2891422515659624736 
n_req = 20907 
total_req = 20921 

Dual Bus Interface Util: 
issued_total_row = 36494 
issued_total_col = 20921 
Row_Bus_Util =  0.011345 
CoL_Bus_Util = 0.006504 
Either_Row_CoL_Bus_Util = 0.017087 
Issued_on_Two_Bus_Simul_Util = 0.000762 
issued_two_Eff = 0.044574 
queue_avg = 0.218267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218267
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3161648 n_act=18448 n_pre=18432 n_ref_event=3544670595274797939 n_req=21193 n_rd=21182 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02639
n_activity=501425 dram_eff=0.1693
bk0: 1300a 3141213i bk1: 1415a 3132670i bk2: 1268a 3143369i bk3: 1361a 3137413i bk4: 1307a 3140160i bk5: 1437a 3132568i bk6: 1276a 3141039i bk7: 1403a 3131073i bk8: 1251a 3139241i bk9: 1430a 3127627i bk10: 1258a 3140014i bk11: 1387a 3132440i bk12: 1218a 3140481i bk13: 1309a 3135389i bk14: 1249a 3140915i bk15: 1313a 3136792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129996
Row_Buffer_Locality_read = 0.129969
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 3.053195
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.086599
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026391 
total_CMD = 3216747 
util_bw = 84892 
Wasted_Col = 251301 
Wasted_Row = 92142 
Idle = 2788412 

BW Util Bottlenecks: 
RCDc_limit = 353285 
RCDWRc_limit = 81 
WTRc_limit = 793 
RTWc_limit = 480 
CCDLc_limit = 11203 
rwq = 0 
CCDLc_limit_alone = 11129 
WTRc_limit_alone = 753 
RTWc_limit_alone = 446 

Commands details: 
total_CMD = 3216747 
n_nop = 3161648 
Read = 21182 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 18448 
n_pre = 18432 
n_ref = 3544670595274797939 
n_req = 21193 
total_req = 21223 

Dual Bus Interface Util: 
issued_total_row = 36880 
issued_total_col = 21223 
Row_Bus_Util =  0.011465 
CoL_Bus_Util = 0.006598 
Either_Row_CoL_Bus_Util = 0.017129 
Issued_on_Two_Bus_Simul_Util = 0.000934 
issued_two_Eff = 0.054520 
queue_avg = 0.264474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264474
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3163728 n_act=17471 n_pre=17455 n_ref_event=3544670595274797939 n_req=20024 n_rd=20017 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.02493
n_activity=506044 dram_eff=0.1584
bk0: 1250a 3147991i bk1: 1264a 3147642i bk2: 1244a 3149994i bk3: 1263a 3150946i bk4: 1291a 3147005i bk5: 1252a 3151089i bk6: 1271a 3147122i bk7: 1271a 3146436i bk8: 1261a 3144893i bk9: 1244a 3145756i bk10: 1303a 3144759i bk11: 1253a 3147501i bk12: 1262a 3145371i bk13: 1196a 3149459i bk14: 1202a 3149644i bk15: 1190a 3149745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128096
Row_Buffer_Locality_read = 0.128091
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.610082
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.071634
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024926 
total_CMD = 3216747 
util_bw = 80180 
Wasted_Col = 253810 
Wasted_Row = 98863 
Idle = 2783894 

BW Util Bottlenecks: 
RCDc_limit = 345380 
RCDWRc_limit = 61 
WTRc_limit = 325 
RTWc_limit = 172 
CCDLc_limit = 9325 
rwq = 0 
CCDLc_limit_alone = 9307 
WTRc_limit_alone = 317 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3216747 
n_nop = 3163728 
Read = 20017 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17471 
n_pre = 17455 
n_ref = 3544670595274797939 
n_req = 20024 
total_req = 20045 

Dual Bus Interface Util: 
issued_total_row = 34926 
issued_total_col = 20045 
Row_Bus_Util =  0.010858 
CoL_Bus_Util = 0.006231 
Either_Row_CoL_Bus_Util = 0.016482 
Issued_on_Two_Bus_Simul_Util = 0.000607 
issued_two_Eff = 0.036817 
queue_avg = 0.186086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.186086
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3216747 n_nop=3165653 n_act=16702 n_pre=16686 n_ref_event=3544670595274797939 n_req=19128 n_rd=19121 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02381
n_activity=512707 dram_eff=0.1494
bk0: 1242a 3151163i bk1: 1229a 3151758i bk2: 1199a 3153058i bk3: 1186a 3153456i bk4: 1241a 3151949i bk5: 1145a 3155886i bk6: 1282a 3146347i bk7: 1127a 3155672i bk8: 1248a 3147036i bk9: 1172a 3151183i bk10: 1221a 3149762i bk11: 1173a 3151611i bk12: 1211a 3148708i bk13: 1107a 3154842i bk14: 1208a 3150373i bk15: 1130a 3156419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127300
Row_Buffer_Locality_read = 0.127347
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.451456
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083635
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023809 
total_CMD = 3216747 
util_bw = 76588 
Wasted_Col = 251979 
Wasted_Row = 106136 
Idle = 2782044 

BW Util Bottlenecks: 
RCDc_limit = 335057 
RCDWRc_limit = 79 
WTRc_limit = 165 
RTWc_limit = 154 
CCDLc_limit = 8302 
rwq = 0 
CCDLc_limit_alone = 8294 
WTRc_limit_alone = 163 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 3216747 
n_nop = 3165653 
Read = 19121 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 16702 
n_pre = 16686 
n_ref = 3544670595274797939 
n_req = 19128 
total_req = 19147 

Dual Bus Interface Util: 
issued_total_row = 33388 
issued_total_col = 19147 
Row_Bus_Util =  0.010379 
CoL_Bus_Util = 0.005952 
Either_Row_CoL_Bus_Util = 0.015884 
Issued_on_Two_Bus_Simul_Util = 0.000448 
issued_two_Eff = 0.028203 
queue_avg = 0.182944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182944

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91313, Miss = 9872, Miss_rate = 0.108, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 92284, Miss = 9509, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 94392, Miss = 10266, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 91187, Miss = 10381, Miss_rate = 0.114, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 91490, Miss = 10093, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 91747, Miss = 10043, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 92562, Miss = 9860, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 94005, Miss = 10116, Miss_rate = 0.108, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 93338, Miss = 10610, Miss_rate = 0.114, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 94206, Miss = 10203, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 94112, Miss = 9679, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 90839, Miss = 9631, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 90822, Miss = 11440, Miss_rate = 0.126, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 93096, Miss = 10942, Miss_rate = 0.118, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 92974, Miss = 9848, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 91175, Miss = 9466, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 93001, Miss = 10700, Miss_rate = 0.115, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[17]: Access = 92457, Miss = 10205, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 92524, Miss = 10127, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 92139, Miss = 11059, Miss_rate = 0.120, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 92391, Miss = 10084, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 91335, Miss = 9935, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 91800, Miss = 9852, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 90668, Miss = 9269, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2215857
L2_total_cache_misses = 243190
L2_total_cache_miss_rate = 0.1097
L2_total_cache_pending_hits = 75
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1962460
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 89996
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10132
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2205684
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10173
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2215857
icnt_total_pkts_simt_to_mem=2215857
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2215857
Req_Network_cycles = 1254353
Req_Network_injected_packets_per_cycle =       1.7665 
Req_Network_conflicts_per_cycle =       1.3331
Req_Network_conflicts_per_cycle_util =       8.0147
Req_Bank_Level_Parallism =      10.6203
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.9324
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1156

Reply_Network_injected_packets_num = 2215857
Reply_Network_cycles = 1254353
Reply_Network_injected_packets_per_cycle =        1.7665
Reply_Network_conflicts_per_cycle =        0.7776
Reply_Network_conflicts_per_cycle_util =       4.6774
Reply_Bank_Level_Parallism =      10.6255
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2020
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0589
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 2 sec (3662 sec)
gpgpu_simulation_rate = 6751 (inst/sec)
gpgpu_simulation_rate = 342 (cycle/sec)
gpgpu_silicon_slowdown = 3991228x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc80067f2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067f20..

GPGPU-Sim PTX: cudaLaunch for 0x0x563bc858904a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8shortcutiPi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8shortcutiPi'...
GPGPU-Sim PTX: reconvergence points for _Z8shortcutiPi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x450 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:223) @%p1 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x490 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:232) @%p2 bra $L__BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4c8 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:241) @%p3 bra $L__BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d0 (cc_base_L2_50__socFBBerkeley13.1.sm_75.ptx:244) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8shortcutiPi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8shortcutiPi'.
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z8shortcutiPi'
Destroy streams for kernel 2: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 2 
gpu_sim_cycle = 7139
gpu_sim_insn = 632996
gpu_ipc =      88.6673
gpu_tot_sim_cycle = 1261492
gpu_tot_sim_insn = 25358769
gpu_tot_ipc =      20.1022
gpu_tot_issued_cta = 180
gpu_occupancy = 63.5614% 
gpu_tot_occupancy = 40.2524% 
max_total_param_size = 0
gpu_stall_dramfull = 17401
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.4064
partiton_level_parallism_total  =       1.7702
partiton_level_parallism_util =      11.3318
partiton_level_parallism_util_total  =      10.6254
L2_BW  =     105.1098 GB/Sec
L2_BW_total  =      77.3204 GB/Sec
gpu_total_sim_rate=6877

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 144347, Miss = 80112, Miss_rate = 0.555, Pending_hits = 1996, Reservation_fails = 124077
	L1D_cache_core[1]: Access = 126730, Miss = 73259, Miss_rate = 0.578, Pending_hits = 2198, Reservation_fails = 107698
	L1D_cache_core[2]: Access = 127203, Miss = 71870, Miss_rate = 0.565, Pending_hits = 2163, Reservation_fails = 110292
	L1D_cache_core[3]: Access = 140742, Miss = 78416, Miss_rate = 0.557, Pending_hits = 2406, Reservation_fails = 125661
	L1D_cache_core[4]: Access = 127568, Miss = 73222, Miss_rate = 0.574, Pending_hits = 2272, Reservation_fails = 107514
	L1D_cache_core[5]: Access = 133035, Miss = 75453, Miss_rate = 0.567, Pending_hits = 2405, Reservation_fails = 127845
	L1D_cache_core[6]: Access = 133424, Miss = 76097, Miss_rate = 0.570, Pending_hits = 2525, Reservation_fails = 116196
	L1D_cache_core[7]: Access = 129559, Miss = 71800, Miss_rate = 0.554, Pending_hits = 2366, Reservation_fails = 107343
	L1D_cache_core[8]: Access = 138502, Miss = 77697, Miss_rate = 0.561, Pending_hits = 2416, Reservation_fails = 127754
	L1D_cache_core[9]: Access = 123473, Miss = 69069, Miss_rate = 0.559, Pending_hits = 2284, Reservation_fails = 110112
	L1D_cache_core[10]: Access = 138538, Miss = 74682, Miss_rate = 0.539, Pending_hits = 2407, Reservation_fails = 118389
	L1D_cache_core[11]: Access = 139759, Miss = 78823, Miss_rate = 0.564, Pending_hits = 2867, Reservation_fails = 133881
	L1D_cache_core[12]: Access = 132899, Miss = 72628, Miss_rate = 0.546, Pending_hits = 2383, Reservation_fails = 116745
	L1D_cache_core[13]: Access = 127954, Miss = 72140, Miss_rate = 0.564, Pending_hits = 2362, Reservation_fails = 125303
	L1D_cache_core[14]: Access = 139463, Miss = 78444, Miss_rate = 0.562, Pending_hits = 2614, Reservation_fails = 141089
	L1D_cache_core[15]: Access = 131827, Miss = 72043, Miss_rate = 0.546, Pending_hits = 2395, Reservation_fails = 117665
	L1D_cache_core[16]: Access = 137524, Miss = 75113, Miss_rate = 0.546, Pending_hits = 2553, Reservation_fails = 129794
	L1D_cache_core[17]: Access = 133530, Miss = 73377, Miss_rate = 0.550, Pending_hits = 2477, Reservation_fails = 129119
	L1D_cache_core[18]: Access = 143515, Miss = 80624, Miss_rate = 0.562, Pending_hits = 2706, Reservation_fails = 151809
	L1D_cache_core[19]: Access = 138817, Miss = 77320, Miss_rate = 0.557, Pending_hits = 2517, Reservation_fails = 138637
	L1D_cache_core[20]: Access = 132515, Miss = 73560, Miss_rate = 0.555, Pending_hits = 2430, Reservation_fails = 128387
	L1D_cache_core[21]: Access = 128387, Miss = 71301, Miss_rate = 0.555, Pending_hits = 2417, Reservation_fails = 131070
	L1D_cache_core[22]: Access = 134954, Miss = 73990, Miss_rate = 0.548, Pending_hits = 2480, Reservation_fails = 130491
	L1D_cache_core[23]: Access = 124190, Miss = 69109, Miss_rate = 0.556, Pending_hits = 2473, Reservation_fails = 128635
	L1D_cache_core[24]: Access = 130651, Miss = 70878, Miss_rate = 0.542, Pending_hits = 2312, Reservation_fails = 122641
	L1D_cache_core[25]: Access = 135126, Miss = 73338, Miss_rate = 0.543, Pending_hits = 2484, Reservation_fails = 129598
	L1D_cache_core[26]: Access = 140145, Miss = 76307, Miss_rate = 0.544, Pending_hits = 2623, Reservation_fails = 137226
	L1D_cache_core[27]: Access = 143001, Miss = 75875, Miss_rate = 0.531, Pending_hits = 2528, Reservation_fails = 139235
	L1D_cache_core[28]: Access = 142651, Miss = 72851, Miss_rate = 0.511, Pending_hits = 2477, Reservation_fails = 124041
	L1D_cache_core[29]: Access = 106881, Miss = 56594, Miss_rate = 0.530, Pending_hits = 1954, Reservation_fails = 75339
	L1D_total_cache_accesses = 4006910
	L1D_total_cache_misses = 2215992
	L1D_total_cache_miss_rate = 0.5530
	L1D_total_cache_pending_hits = 72490
	L1D_total_cache_reservation_fails = 3713586
	L1D_cache_data_port_util = 0.148
	L1D_cache_fill_port_util = 0.191
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1701384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72490
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1794322
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3713269
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 421632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 72490
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17044
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 38
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3989828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17082

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 213399
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 3499870
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 317
ctas_completed 180, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
4320, 8333, 4121, 5891, 2381, 5297, 11011, 1949, 5188, 4403, 9193, 4521, 5725, 3565, 7221, 5903, 7821, 3021, 18075, 4643, 5968, 3448, 3330, 3921, 
gpgpu_n_tot_thrd_icount = 111403296
gpgpu_n_tot_w_icount = 3481353
gpgpu_n_stall_shd_mem = 2071879
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2215954
gpgpu_n_mem_write_global = 17082
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5256265
gpgpu_n_store_insn = 87180
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 161280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1970272
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 101607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:68117	W0_Idle:11901545	W0_Scoreboard:30943745	W1:1059475	W2:383788	W3:249792	W4:185414	W5:148765	W6:116313	W7:106433	W8:98278	W9:85293	W10:74683	W11:70628	W12:61096	W13:63177	W14:59514	W15:49757	W16:52108	W17:49388	W18:45165	W19:41569	W20:43474	W21:43357	W22:43308	W23:40715	W24:40508	W25:37841	W26:37990	W27:38087	W28:36053	W29:30622	W30:27137	W31:17960	W32:43665
single_issue_nums: WS0:912251	WS1:856311	WS2:865775	WS3:847016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17727632 {8:2215954,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 683280 {40:17082,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 88638160 {40:2215954,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136656 {8:17082,}
maxmflatency = 3096 
max_icnt2mem_latency = 1489 
maxmrqlatency = 812 
max_icnt2sh_latency = 77 
averagemflatency = 435 
avg_icnt2mem_latency = 214 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 4 
mrq_lat_table:190465 	2836 	5566 	11763 	12550 	6659 	4829 	5540 	3007 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	390425 	1268244 	563573 	9964 	830 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	511536 	153793 	572213 	981541 	13880 	73 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1153396 	718127 	310045 	49317 	2047 	104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	393 	801 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        48         5         4         8         8         5         4         7         4 
dram[1]:        64        64        62        64        52        56        48        49         5         5         8         7         5         5         5         4 
dram[2]:        64        64        61        60        56        50        50        48         5         5         5         5         7         5         4         4 
dram[3]:        64        64        57        60        56        56        49        48         5         4         8         6         5         5         4         4 
dram[4]:        64        64        64        64        64        64        48        49         5         6         4         6         6         8         6         6 
dram[5]:        64        64        55        64        64        64        48        49         4         4         4         4         6         4         4         5 
dram[6]:        64        64        55        60        64        61        48        49         5         7         5         5         5         5         5         6 
dram[7]:        64        64        56        64        64        64        49        47         4         4         4         5         5         5         8         9 
dram[8]:        64        64        64        64        64        64        44        44         6         5         5         4         8         8         4         4 
dram[9]:        64        64        64        64        64        64        44        44         5         6         4         4         8         5         4         4 
dram[10]:        64        64        58        64        64        64        44        44         7         8         5         8         4         4         4         6 
dram[11]:        64        64        58        58        64        64        44        44         5         8         6         5         5         7         7         6 
maximum service time to same row:
dram[0]:     84880     85493     37686     41367    174664    178689     72858     76712     71541     72759    156586    151087    102617    101071     61209     20546 
dram[1]:     86932     89788     44121     47955    185985    197010     78742     96385     73161     17005    149994    148198    101779    105211     19367     16416 
dram[2]:    150530    146386     63448     59458    195798    196156     97695    100876     19491     22228    146329     75916    107737    106112     95364     96485 
dram[3]:    174059    170289     57294     66996    195504    194845    106318    106984     23768     23383    126368    125353    105257    103024     95875     95267 
dram[4]:    167175    163683     67182     51555    196235    196004    110434    114493     23603     23191    121399    123428    100993    117761     95063     95063 
dram[5]:    161776    159708     51118     50499    196970     34862    126869    128899     25750     24000    123226    125960    114828    149133     95672     96281 
dram[6]:    158251    160206    130515     30231     35851     75709    131131    134175     41380     22829    129710    133364    159264    158156     96282     45164 
dram[7]:    161830    162437     34499     53944     78529     80011    133160    136002     30879     31498    136206    136085    157155    159166     66739     68490 
dram[8]:     79546    118536     53163     61277     85588    121132    138844    140671     34143     27295    133565    140406    211830    211693     15112     10986 
dram[9]:    115402    109200    129596    126336     99464    103317    229875     39492     38216     43846    136035    159515    212010    212251     18384     19053 
dram[10]:     73567     72576     22687     45333    144185    168356     57767     60353     40711     39756    159986     59946    169440    167236     64164     62876 
dram[11]:     81367     82862     42065     40023    169945    149939     63149     69433     12166     76025    161110    158660    100684    102713     61830     59828 
average row accesses per activate:
dram[0]:  1.168335  1.168805  1.174278  1.190287  1.191509  1.199612  1.155869  1.141356  1.123312  1.146412  1.132541  1.107312  1.119181  1.128302  1.105566  1.105928 
dram[1]:  1.165022  1.155203  1.160563  1.181481  1.180282  1.169462  1.165943  1.172474  1.107784  1.107627  1.139061  1.138462  1.158970  1.140555  1.111012  1.121771 
dram[2]:  1.159316  1.140541  1.196737  1.165297  1.176203  1.182407  1.174632  1.165599  1.091993  1.090758  1.121951  1.128277  1.121996  1.129239  1.133710  1.122905 
dram[3]:  1.180621  1.188433  1.212389  1.183271  1.202899  1.198718  1.166667  1.175934  1.097138  1.089643  1.109107  1.129264  1.124309  1.142466  1.109933  1.116788 
dram[4]:  1.195079  1.223518  1.168530  1.197936  1.181102  1.194166  1.159896  1.172446  1.110450  1.097046  1.126143  1.144524  1.122735  1.125439  1.113870  1.109043 
dram[5]:  1.173020  1.194417  1.178711  1.204844  1.207493  1.195098  1.167805  1.161751  1.101695  1.093583  1.119444  1.108974  1.117375  1.107707  1.113333  1.134951 
dram[6]:  1.148118  1.178420  1.182258  1.177546  1.174475  1.176374  1.161157  1.164655  1.123457  1.102644  1.117323  1.144090  1.152997  1.119966  1.144638  1.138723 
dram[7]:  1.172185  1.183967  1.182569  1.181373  1.175472  1.161479  1.168067  1.154571  1.100983  1.099074  1.135135  1.126801  1.112873  1.119116  1.124882  1.128131 
dram[8]:  1.168787  1.173214  1.174067  1.166055  1.178119  1.185767  1.185408  1.173148  1.104613  1.125216  1.156382  1.132075  1.121363  1.090909  1.125668  1.088608 
dram[9]:  1.194853  1.188442  1.185047  1.151438  1.179603  1.188586  1.154751  1.157591  1.119964  1.129542  1.126231  1.135025  1.109800  1.119048  1.128159  1.129725 
dram[10]:  1.160631  1.180037  1.157209  1.189265  1.171506  1.205005  1.161792  1.166055  1.119893  1.121731  1.144991  1.130866  1.122016  1.112858  1.108856  1.110904 
dram[11]:  1.160598  1.185149  1.176644  1.169625  1.193269  1.186528  1.143622  1.166667  1.119282  1.107750  1.119157  1.105561  1.108084  1.137014  1.136150  1.137966 
average row locality = 243314/211980 = 1.147816
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1283      1183      1260      1201      1263      1238      1231      1195      1248      1198      1239      1166      1201      1194      1151      1138 
dram[1]:      1298      1308      1236      1276      1257      1325      1342      1346      1295      1307      1286      1332      1304      1273      1249      1216 
dram[2]:      1286      1264      1247      1276      1295      1277      1278      1274      1282      1310      1288      1205      1213      1230      1204      1205 
dram[3]:      1252      1272      1233      1259      1245      1309      1267      1290      1265      1252      1230      1258      1220      1250      1150      1224 
dram[4]:      1358      1257      1359      1277      1350      1310      1342      1251      1307      1300      1232      1275      1361      1282      1299      1251 
dram[5]:      1199      1198      1207      1194      1257      1219      1197      1221      1235      1227      1209      1211      1208      1193      1168      1168 
dram[6]:      1400      1385      1466      1353      1454      1434      1405      1351      1456      1418      1419      1326      1461      1335      1375      1335 
dram[7]:      1239      1152      1289      1205      1246      1194      1251      1225      1232      1187      1218      1173      1188      1163      1186      1170 
dram[8]:      1375      1314      1322      1271      1303      1283      1381      1267      1341      1303      1368      1320      1348      1247      1263      1204 
dram[9]:      1300      1415      1268      1361      1307      1437      1276      1403      1251      1430      1258      1387      1222      1313      1249      1313 
dram[10]:      1250      1264      1244      1263      1291      1252      1271      1271      1261      1244      1303      1253      1267      1201      1202      1190 
dram[11]:      1242      1229      1199      1186      1241      1145      1282      1127      1248      1172      1221      1173      1217      1111      1208      1130 
total dram reads = 243220
bank skew: 1466/1111 = 1.32
chip skew: 22373/19131 = 1.17
number of total write accesses:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         4         5         4         0 
dram[1]:         4         6         0         0         0         0         0         0         0         0         0         0         4         4         7         0 
dram[2]:         8         6         0         0         0         0         0         0         0         0         0         0         4         8         0         4 
dram[3]:        11         8         0         0         0         0         0         0         0         0         0         0         4         4         4         0 
dram[4]:         8         7         0         0         0         0         0         0         0         0         0         0         8         4         8         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         4         0         4         4 
dram[6]:         6         7         0         0         0         0         0         0         0         0         0         0         4         0         8        12 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        13         8        12         4 
dram[8]:        11         0         0         0         0         0         0         0         0         0         0         0         4         4         0         0 
dram[9]:         0        16         0         0         0         0         0         0         0         0         0         0         4         9         4         8 
dram[10]:         0         4         0         0         0         0         0         0         0         0         0         0         8         8         0         8 
dram[11]:         4         0         0         0         0         0         0         0         0         0         0         0        10         4         8         0 
total dram writes = 346
min_bank_accesses = 0!
chip skew: 41/16 = 2.56
average mf latency per bank:
dram[0]:       4146      4421      2252      2461      2229      2318      2434      2434      2363      2593      2434      2627      6365      6466     10684     10822
dram[1]:       4248      3987      2456      2427      2383      2205      2105      2176      2469      2424      2445      2287      6175      6152      9892      9738
dram[2]:       3947      4235      2424      2333      2311      2315      2376      2315      2417      2149      2345      2531      6629      6276      9926     10234
dram[3]:       4168      4203      2444      2502      2337      2163      2412      2392      2331      2457      2389      2397      6270      6449     10952     10300
dram[4]:       4048      4169      2413      2511      2180      2176      2269      2420      2300      2311      2472      2455      5589      6130      9585     10299
dram[5]:       4899      4211      2456      2434      2265      2425      2474      2297      2479      2477      2484      2438      6608      6628     10529     10475
dram[6]:       3316      3416      2141      2246      2142      2238      1973      2154      2183      2290      2146      2393      5503      6140      8994      9459
dram[7]:       4143      4416      2316      2337      2501      2439      2370      2323      2655      2576      2592      2511      6626      6836     10106     10109
dram[8]:       3624      3826      2152      2341      2279      2362      2195      2563      2173      2422      2252      2391      6197      6405     10104     10241
dram[9]:       3878      3513      2351      2064      2324      2131      2441      2146      2607      2309      2435      2304      6724      6414      9329      9004
dram[10]:       3976      4064      2201      2101      2298      2282      2285      2243      2596      2596      2485      2493      6591      6596      9935      9940
dram[11]:       3843      3935      2230      2308      2396      2496      2349      2598      2659      2646      2555      2494      6634      7246      9984     10509
maximum mf latency per bank:
dram[0]:       2458      2108      2512      2422      2502      2428      2368      2004      2619      2390      2133      2295      2700      2763      2120      2473
dram[1]:       2040      2258      2013      2412      2454      2207      2061      2486      2042      2147      2217      2379      2281      2380      2451      2311
dram[2]:       2337      2424      2347      2210      2441      2161      2307      1948      2201      2179      2899      2330      2358      2279      2500      2374
dram[3]:       2129      2508      2444      2536      2583      2793      2906      2437      2369      2655      2450      2468      2041      2690      2503      2423
dram[4]:       2373      2499      2083      2279      2440      2753      2269      2475      2402      2182      2370      2634      2107      2672      2035      2221
dram[5]:       2155      2183      1950      1939      2453      2397      2086      2152      2367      2139      2225      2416      1936      2302      2380      2733
dram[6]:       2211      2572      2281      2415      2717      2273      2311      2364      2476      2507      2420      2667      2718      3096      2915      2688
dram[7]:       1939      2286      2043      1962      2140      2385      2047      2247      2325      1974      2081      2113      2107      2087      1864      2405
dram[8]:       2583      2243      2284      2448      2283      2693      2587      2151      2498      2421      2642      2289      2249      2405      2293      2149
dram[9]:       2183      2178      1630      1982      2151      2311      2224      2681      2516      2057      2100      2748      2701      2359      1933      2515
dram[10]:       2046      2119      1879      1963      1956      2509      2076      2118      2079      1962      2437      2263      2172      2284      2058      1946
dram[11]:       2114      2238      2151      2007      2440      2334      2434      2424      2248      2263      2239      2147      2179      2363      2442      1698

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3183361 n_act=16916 n_pre=16900 n_ref_event=4572360550251980812 n_req=19395 n_rd=19389 n_rd_L2_A=0 n_write=0 n_wr_bk=21 bw_util=0.024
n_activity=512365 dram_eff=0.1515
bk0: 1283a 3165219i bk1: 1183a 3170876i bk2: 1260a 3167735i bk3: 1201a 3171041i bk4: 1263a 3167072i bk5: 1238a 3169635i bk6: 1231a 3167775i bk7: 1195a 3170204i bk8: 1248a 3165052i bk9: 1198a 3169562i bk10: 1239a 3165764i bk11: 1166a 3169576i bk12: 1201a 3167424i bk13: 1194a 3169495i bk14: 1151a 3170012i bk15: 1138a 3171003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128332
Row_Buffer_Locality_read = 0.128372
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.494120
Bank_Level_Parallism_Col = 1.646889
Bank_Level_Parallism_Ready = 1.083956
write_to_read_ratio_blp_rw_average = 0.000575
GrpLevelPara = 1.313598 

BW Util details:
bwutil = 0.024000 
total_CMD = 3235053 
util_bw = 77640 
Wasted_Col = 253707 
Wasted_Row = 106014 
Idle = 2797692 

BW Util Bottlenecks: 
RCDc_limit = 338445 
RCDWRc_limit = 66 
WTRc_limit = 324 
RTWc_limit = 121 
CCDLc_limit = 8318 
rwq = 0 
CCDLc_limit_alone = 8304 
WTRc_limit_alone = 314 
RTWc_limit_alone = 117 

Commands details: 
total_CMD = 3235053 
n_nop = 3183361 
Read = 19389 
Write = 0 
L2_Alloc = 0 
L2_WB = 21 
n_act = 16916 
n_pre = 16900 
n_ref = 4572360550251980812 
n_req = 19395 
total_req = 19410 

Dual Bus Interface Util: 
issued_total_row = 33816 
issued_total_col = 19410 
Row_Bus_Util =  0.010453 
CoL_Bus_Util = 0.006000 
Either_Row_CoL_Bus_Util = 0.015979 
Issued_on_Two_Bus_Simul_Util = 0.000474 
issued_two_Eff = 0.029676 
queue_avg = 0.193697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.193697
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3180481 n_act=18005 n_pre=17989 n_ref_event=3908412411465448049 n_req=20657 n_rd=20650 n_rd_L2_A=0 n_write=0 n_wr_bk=25 bw_util=0.02556
n_activity=514976 dram_eff=0.1606
bk0: 1298a 3164061i bk1: 1308a 3160503i bk2: 1236a 3166406i bk3: 1276a 3164277i bk4: 1257a 3166371i bk5: 1325a 3161017i bk6: 1342a 3161083i bk7: 1346a 3158953i bk8: 1295a 3160995i bk9: 1307a 3158092i bk10: 1286a 3162747i bk11: 1332a 3158641i bk12: 1304a 3162342i bk13: 1273a 3162359i bk14: 1249a 3162877i bk15: 1216a 3164728i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129012
Row_Buffer_Locality_read = 0.129056
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.726026
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.077392
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025564 
total_CMD = 3235053 
util_bw = 82700 
Wasted_Col = 255594 
Wasted_Row = 100091 
Idle = 2796668 

BW Util Bottlenecks: 
RCDc_limit = 351725 
RCDWRc_limit = 65 
WTRc_limit = 509 
RTWc_limit = 184 
CCDLc_limit = 9888 
rwq = 0 
CCDLc_limit_alone = 9838 
WTRc_limit_alone = 461 
RTWc_limit_alone = 182 

Commands details: 
total_CMD = 3235053 
n_nop = 3180481 
Read = 20650 
Write = 0 
L2_Alloc = 0 
L2_WB = 25 
n_act = 18005 
n_pre = 17989 
n_ref = 3908412411465448049 
n_req = 20657 
total_req = 20675 

Dual Bus Interface Util: 
issued_total_row = 35994 
issued_total_col = 20675 
Row_Bus_Util =  0.011126 
CoL_Bus_Util = 0.006391 
Either_Row_CoL_Bus_Util = 0.016869 
Issued_on_Two_Bus_Simul_Util = 0.000648 
issued_two_Eff = 0.038426 
queue_avg = 0.217057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217057
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3181465 n_act=17632 n_pre=17616 n_ref_event=3908412411465448049 n_req=20142 n_rd=20134 n_rd_L2_A=0 n_write=0 n_wr_bk=30 bw_util=0.02493
n_activity=510284 dram_eff=0.1581
bk0: 1286a 3164340i bk1: 1264a 3162951i bk2: 1247a 3167644i bk3: 1276a 3165251i bk4: 1295a 3163809i bk5: 1277a 3166965i bk6: 1278a 3165298i bk7: 1274a 3164825i bk8: 1282a 3161112i bk9: 1310a 3158394i bk10: 1288a 3162743i bk11: 1205a 3167245i bk12: 1213a 3165569i bk13: 1230a 3165965i bk14: 1204a 3168282i bk15: 1205a 3166436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125211
Row_Buffer_Locality_read = 0.125261
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.644159
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070882
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024932 
total_CMD = 3235053 
util_bw = 80656 
Wasted_Col = 255513 
Wasted_Row = 99627 
Idle = 2799257 

BW Util Bottlenecks: 
RCDc_limit = 347550 
RCDWRc_limit = 73 
WTRc_limit = 401 
RTWc_limit = 223 
CCDLc_limit = 9205 
rwq = 0 
CCDLc_limit_alone = 9182 
WTRc_limit_alone = 386 
RTWc_limit_alone = 215 

Commands details: 
total_CMD = 3235053 
n_nop = 3181465 
Read = 20134 
Write = 0 
L2_Alloc = 0 
L2_WB = 30 
n_act = 17632 
n_pre = 17616 
n_ref = 3908412411465448049 
n_req = 20142 
total_req = 20164 

Dual Bus Interface Util: 
issued_total_row = 35248 
issued_total_col = 20164 
Row_Bus_Util =  0.010896 
CoL_Bus_Util = 0.006233 
Either_Row_CoL_Bus_Util = 0.016565 
Issued_on_Two_Bus_Simul_Util = 0.000564 
issued_two_Eff = 0.034037 
queue_avg = 0.199102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.199102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3182270 n_act=17377 n_pre=17361 n_ref_event=2891422515659624736 n_req=19984 n_rd=19976 n_rd_L2_A=0 n_write=0 n_wr_bk=31 bw_util=0.02474
n_activity=511840 dram_eff=0.1564
bk0: 1252a 3167817i bk1: 1272a 3165552i bk2: 1233a 3169802i bk3: 1259a 3166164i bk4: 1245a 3168723i bk5: 1309a 3163823i bk6: 1267a 3164059i bk7: 1290a 3162711i bk8: 1265a 3161527i bk9: 1252a 3161047i bk10: 1230a 3164510i bk11: 1258a 3164133i bk12: 1220a 3167207i bk13: 1250a 3164257i bk14: 1150a 3168894i bk15: 1224a 3164126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131055
Row_Buffer_Locality_read = 0.131107
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.633924
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.098099
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024738 
total_CMD = 3235053 
util_bw = 80028 
Wasted_Col = 253329 
Wasted_Row = 101505 
Idle = 2800191 

BW Util Bottlenecks: 
RCDc_limit = 343104 
RCDWRc_limit = 74 
WTRc_limit = 514 
RTWc_limit = 204 
CCDLc_limit = 9380 
rwq = 0 
CCDLc_limit_alone = 9344 
WTRc_limit_alone = 484 
RTWc_limit_alone = 198 

Commands details: 
total_CMD = 3235053 
n_nop = 3182270 
Read = 19976 
Write = 0 
L2_Alloc = 0 
L2_WB = 31 
n_act = 17377 
n_pre = 17361 
n_ref = 2891422515659624736 
n_req = 19984 
total_req = 20007 

Dual Bus Interface Util: 
issued_total_row = 34738 
issued_total_col = 20007 
Row_Bus_Util =  0.010738 
CoL_Bus_Util = 0.006184 
Either_Row_CoL_Bus_Util = 0.016316 
Issued_on_Two_Bus_Simul_Util = 0.000606 
issued_two_Eff = 0.037171 
queue_avg = 0.215055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215055
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3180114 n_act=18091 n_pre=18075 n_ref_event=2891422515659624736 n_req=20820 n_rd=20811 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02578
n_activity=514628 dram_eff=0.162
bk0: 1358a 3159466i bk1: 1257a 3168281i bk2: 1359a 3159267i bk3: 1277a 3165466i bk4: 1350a 3160376i bk5: 1310a 3163214i bk6: 1342a 3159216i bk7: 1251a 3166293i bk8: 1307a 3159541i bk9: 1300a 3159520i bk10: 1232a 3165900i bk11: 1275a 3165445i bk12: 1361a 3156777i bk13: 1282a 3161403i bk14: 1299a 3159934i bk15: 1251a 3163142i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131604
Row_Buffer_Locality_read = 0.131661
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.727218
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.084268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025775 
total_CMD = 3235053 
util_bw = 83384 
Wasted_Col = 256915 
Wasted_Row = 98559 
Idle = 2796195 

BW Util Bottlenecks: 
RCDc_limit = 353324 
RCDWRc_limit = 77 
WTRc_limit = 639 
RTWc_limit = 215 
CCDLc_limit = 10069 
rwq = 0 
CCDLc_limit_alone = 10041 
WTRc_limit_alone = 617 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 3235053 
n_nop = 3180114 
Read = 20811 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 18091 
n_pre = 18075 
n_ref = 2891422515659624736 
n_req = 20820 
total_req = 20846 

Dual Bus Interface Util: 
issued_total_row = 36166 
issued_total_col = 20846 
Row_Bus_Util =  0.011179 
CoL_Bus_Util = 0.006444 
Either_Row_CoL_Bus_Util = 0.016982 
Issued_on_Two_Bus_Simul_Util = 0.000641 
issued_two_Eff = 0.037733 
queue_avg = 0.216102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216102
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3183910 n_act=16845 n_pre=16829 n_ref_event=2891422515659624736 n_req=19315 n_rd=19311 n_rd_L2_A=0 n_write=0 n_wr_bk=16 bw_util=0.0239
n_activity=514866 dram_eff=0.1502
bk0: 1199a 3169685i bk1: 1198a 3172233i bk2: 1207a 3169906i bk3: 1194a 3172367i bk4: 1257a 3167855i bk5: 1219a 3170133i bk6: 1197a 3170402i bk7: 1221a 3168736i bk8: 1235a 3165495i bk9: 1227a 3165072i bk10: 1209a 3167083i bk11: 1211a 3167921i bk12: 1208a 3167413i bk13: 1193a 3166625i bk14: 1168a 3168174i bk15: 1168a 3169922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128553
Row_Buffer_Locality_read = 0.128580
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.504829
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023897 
total_CMD = 3235053 
util_bw = 77308 
Wasted_Col = 251880 
Wasted_Row = 105818 
Idle = 2800047 

BW Util Bottlenecks: 
RCDc_limit = 336220 
RCDWRc_limit = 43 
WTRc_limit = 280 
RTWc_limit = 78 
CCDLc_limit = 8548 
rwq = 0 
CCDLc_limit_alone = 8540 
WTRc_limit_alone = 278 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 3235053 
n_nop = 3183910 
Read = 19311 
Write = 0 
L2_Alloc = 0 
L2_WB = 16 
n_act = 16845 
n_pre = 16829 
n_ref = 2891422515659624736 
n_req = 19315 
total_req = 19327 

Dual Bus Interface Util: 
issued_total_row = 33674 
issued_total_col = 19327 
Row_Bus_Util =  0.010409 
CoL_Bus_Util = 0.005974 
Either_Row_CoL_Bus_Util = 0.015809 
Issued_on_Two_Bus_Simul_Util = 0.000574 
issued_two_Eff = 0.036330 
queue_avg = 0.196286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.196286
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3177159 n_act=19476 n_pre=19460 n_ref_event=2891422515659624736 n_req=22384 n_rd=22373 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02771
n_activity=512691 dram_eff=0.1748
bk0: 1400a 3149990i bk1: 1385a 3151947i bk2: 1466a 3142666i bk3: 1353a 3154757i bk4: 1454a 3146097i bk5: 1434a 3146717i bk6: 1405a 3149357i bk7: 1351a 3152273i bk8: 1456a 3141342i bk9: 1418a 3144084i bk10: 1419a 3142573i bk11: 1326a 3153411i bk12: 1461a 3142341i bk13: 1335a 3149944i bk14: 1375a 3147389i bk15: 1335a 3149525i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130450
Row_Buffer_Locality_read = 0.130514
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.261006
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.079272
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027709 
total_CMD = 3235053 
util_bw = 89640 
Wasted_Col = 257645 
Wasted_Row = 91492 
Idle = 2796276 

BW Util Bottlenecks: 
RCDc_limit = 367856 
RCDWRc_limit = 81 
WTRc_limit = 904 
RTWc_limit = 930 
CCDLc_limit = 12406 
rwq = 0 
CCDLc_limit_alone = 12340 
WTRc_limit_alone = 875 
RTWc_limit_alone = 893 

Commands details: 
total_CMD = 3235053 
n_nop = 3177159 
Read = 22373 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 19476 
n_pre = 19460 
n_ref = 2891422515659624736 
n_req = 22384 
total_req = 22410 

Dual Bus Interface Util: 
issued_total_row = 38936 
issued_total_col = 22410 
Row_Bus_Util =  0.012036 
CoL_Bus_Util = 0.006927 
Either_Row_CoL_Bus_Util = 0.017896 
Issued_on_Two_Bus_Simul_Util = 0.001067 
issued_two_Eff = 0.059626 
queue_avg = 0.310429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.310429
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3183649 n_act=16892 n_pre=16876 n_ref_event=2891422515659624736 n_req=19329 n_rd=19318 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02393
n_activity=507641 dram_eff=0.1525
bk0: 1239a 3169268i bk1: 1152a 3174012i bk2: 1289a 3165946i bk3: 1205a 3171750i bk4: 1246a 3167574i bk5: 1194a 3168548i bk6: 1251a 3167888i bk7: 1225a 3167228i bk8: 1232a 3164685i bk9: 1187a 3167687i bk10: 1218a 3167897i bk11: 1173a 3170549i bk12: 1188a 3168017i bk13: 1163a 3169846i bk14: 1186a 3168669i bk15: 1170a 3169962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.126649
Row_Buffer_Locality_read = 0.126721
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.518709
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.090441
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023932 
total_CMD = 3235053 
util_bw = 77420 
Wasted_Col = 251762 
Wasted_Row = 102750 
Idle = 2803121 

BW Util Bottlenecks: 
RCDc_limit = 336986 
RCDWRc_limit = 128 
WTRc_limit = 392 
RTWc_limit = 211 
CCDLc_limit = 8847 
rwq = 0 
CCDLc_limit_alone = 8811 
WTRc_limit_alone = 360 
RTWc_limit_alone = 207 

Commands details: 
total_CMD = 3235053 
n_nop = 3183649 
Read = 19318 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 16892 
n_pre = 16876 
n_ref = 2891422515659624736 
n_req = 19329 
total_req = 19355 

Dual Bus Interface Util: 
issued_total_row = 33768 
issued_total_col = 19355 
Row_Bus_Util =  0.010438 
CoL_Bus_Util = 0.005983 
Either_Row_CoL_Bus_Util = 0.015890 
Issued_on_Two_Bus_Simul_Util = 0.000531 
issued_two_Eff = 0.033441 
queue_avg = 0.182492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182492
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3180076 n_act=18257 n_pre=18241 n_ref_event=2891422515659624736 n_req=20915 n_rd=20910 n_rd_L2_A=0 n_write=0 n_wr_bk=19 bw_util=0.02588
n_activity=504958 dram_eff=0.1658
bk0: 1375a 3157547i bk1: 1314a 3163208i bk2: 1322a 3161995i bk3: 1271a 3164081i bk4: 1303a 3162003i bk5: 1283a 3165368i bk6: 1381a 3156963i bk7: 1267a 3163889i bk8: 1341a 3156121i bk9: 1303a 3160077i bk10: 1368a 3157828i bk11: 1320a 3159705i bk12: 1348a 3157230i bk13: 1247a 3162507i bk14: 1263a 3161404i bk15: 1204a 3163234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127707
Row_Buffer_Locality_read = 0.127738
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.814748
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085044
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025878 
total_CMD = 3235053 
util_bw = 83716 
Wasted_Col = 255901 
Wasted_Row = 92850 
Idle = 2802586 

BW Util Bottlenecks: 
RCDc_limit = 355419 
RCDWRc_limit = 48 
WTRc_limit = 387 
RTWc_limit = 108 
CCDLc_limit = 10395 
rwq = 0 
CCDLc_limit_alone = 10369 
WTRc_limit_alone = 371 
RTWc_limit_alone = 98 

Commands details: 
total_CMD = 3235053 
n_nop = 3180076 
Read = 20910 
Write = 0 
L2_Alloc = 0 
L2_WB = 19 
n_act = 18257 
n_pre = 18241 
n_ref = 2891422515659624736 
n_req = 20915 
total_req = 20929 

Dual Bus Interface Util: 
issued_total_row = 36498 
issued_total_col = 20929 
Row_Bus_Util =  0.011282 
CoL_Bus_Util = 0.006469 
Either_Row_CoL_Bus_Util = 0.016994 
Issued_on_Two_Bus_Simul_Util = 0.000757 
issued_two_Eff = 0.044564 
queue_avg = 0.217089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217089
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3179942 n_act=18450 n_pre=18434 n_ref_event=3544670595274797939 n_req=21201 n_rd=21190 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02625
n_activity=501555 dram_eff=0.1693
bk0: 1300a 3159519i bk1: 1415a 3150976i bk2: 1268a 3161675i bk3: 1361a 3155719i bk4: 1307a 3158466i bk5: 1437a 3150874i bk6: 1276a 3159345i bk7: 1403a 3149379i bk8: 1251a 3157547i bk9: 1430a 3145933i bk10: 1258a 3158321i bk11: 1387a 3150747i bk12: 1222a 3158724i bk13: 1313a 3153631i bk14: 1249a 3159219i bk15: 1313a 3155097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130230
Row_Buffer_Locality_read = 0.130203
Row_Buffer_Locality_write = 0.181818
Bank_Level_Parallism = 3.052824
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.086568
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026251 
total_CMD = 3235053 
util_bw = 84924 
Wasted_Col = 251343 
Wasted_Row = 92166 
Idle = 2806620 

BW Util Bottlenecks: 
RCDc_limit = 353321 
RCDWRc_limit = 81 
WTRc_limit = 793 
RTWc_limit = 480 
CCDLc_limit = 11215 
rwq = 0 
CCDLc_limit_alone = 11141 
WTRc_limit_alone = 753 
RTWc_limit_alone = 446 

Commands details: 
total_CMD = 3235053 
n_nop = 3179942 
Read = 21190 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 18450 
n_pre = 18434 
n_ref = 3544670595274797939 
n_req = 21201 
total_req = 21231 

Dual Bus Interface Util: 
issued_total_row = 36884 
issued_total_col = 21231 
Row_Bus_Util =  0.011401 
CoL_Bus_Util = 0.006563 
Either_Row_CoL_Bus_Util = 0.017036 
Issued_on_Two_Bus_Simul_Util = 0.000929 
issued_two_Eff = 0.054508 
queue_avg = 0.263049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263049
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3182020 n_act=17473 n_pre=17457 n_ref_event=3544670595274797939 n_req=20034 n_rd=20027 n_rd_L2_A=0 n_write=0 n_wr_bk=28 bw_util=0.0248
n_activity=506206 dram_eff=0.1585
bk0: 1250a 3166296i bk1: 1264a 3165947i bk2: 1244a 3168299i bk3: 1263a 3169252i bk4: 1291a 3165311i bk5: 1252a 3169395i bk6: 1271a 3165428i bk7: 1271a 3164742i bk8: 1261a 3163199i bk9: 1244a 3164063i bk10: 1303a 3163066i bk11: 1253a 3165809i bk12: 1267a 3163609i bk13: 1201a 3167709i bk14: 1202a 3167947i bk15: 1190a 3168050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128432
Row_Buffer_Locality_read = 0.128427
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 2.609877
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.071647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024797 
total_CMD = 3235053 
util_bw = 80220 
Wasted_Col = 253842 
Wasted_Row = 98887 
Idle = 2802104 

BW Util Bottlenecks: 
RCDc_limit = 345420 
RCDWRc_limit = 61 
WTRc_limit = 325 
RTWc_limit = 172 
CCDLc_limit = 9332 
rwq = 0 
CCDLc_limit_alone = 9314 
WTRc_limit_alone = 317 
RTWc_limit_alone = 162 

Commands details: 
total_CMD = 3235053 
n_nop = 3182020 
Read = 20027 
Write = 0 
L2_Alloc = 0 
L2_WB = 28 
n_act = 17473 
n_pre = 17457 
n_ref = 3544670595274797939 
n_req = 20034 
total_req = 20055 

Dual Bus Interface Util: 
issued_total_row = 34930 
issued_total_col = 20055 
Row_Bus_Util =  0.010797 
CoL_Bus_Util = 0.006199 
Either_Row_CoL_Bus_Util = 0.016393 
Issued_on_Two_Bus_Simul_Util = 0.000603 
issued_two_Eff = 0.036807 
queue_avg = 0.185046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.185046
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=3235053 n_nop=3183945 n_act=16704 n_pre=16688 n_ref_event=3544670595274797939 n_req=19138 n_rd=19131 n_rd_L2_A=0 n_write=0 n_wr_bk=26 bw_util=0.02369
n_activity=512834 dram_eff=0.1494
bk0: 1242a 3169468i bk1: 1229a 3170063i bk2: 1199a 3171364i bk3: 1186a 3171762i bk4: 1241a 3170255i bk5: 1145a 3174192i bk6: 1282a 3164653i bk7: 1127a 3173978i bk8: 1248a 3165343i bk9: 1172a 3169490i bk10: 1221a 3168069i bk11: 1173a 3169918i bk12: 1217a 3166939i bk13: 1111a 3173079i bk14: 1208a 3168677i bk15: 1130a 3174724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127652
Row_Buffer_Locality_read = 0.127698
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.451257
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023687 
total_CMD = 3235053 
util_bw = 76628 
Wasted_Col = 252015 
Wasted_Row = 106160 
Idle = 2800250 

BW Util Bottlenecks: 
RCDc_limit = 335089 
RCDWRc_limit = 79 
WTRc_limit = 165 
RTWc_limit = 154 
CCDLc_limit = 8314 
rwq = 0 
CCDLc_limit_alone = 8306 
WTRc_limit_alone = 163 
RTWc_limit_alone = 148 

Commands details: 
total_CMD = 3235053 
n_nop = 3183945 
Read = 19131 
Write = 0 
L2_Alloc = 0 
L2_WB = 26 
n_act = 16704 
n_pre = 16688 
n_ref = 3544670595274797939 
n_req = 19138 
total_req = 19157 

Dual Bus Interface Util: 
issued_total_row = 33392 
issued_total_col = 19157 
Row_Bus_Util =  0.010322 
CoL_Bus_Util = 0.005922 
Either_Row_CoL_Bus_Util = 0.015798 
Issued_on_Two_Bus_Simul_Util = 0.000445 
issued_two_Eff = 0.028195 
queue_avg = 0.182017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.182017

========= L2 cache stats =========
L2_cache_bank[0]: Access = 92048, Miss = 9876, Miss_rate = 0.107, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[1]: Access = 92999, Miss = 9513, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 95116, Miss = 10270, Miss_rate = 0.108, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[3]: Access = 91909, Miss = 10385, Miss_rate = 0.113, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 92192, Miss = 10093, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 92445, Miss = 10043, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 93270, Miss = 9864, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 94673, Miss = 10117, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 94005, Miss = 10612, Miss_rate = 0.113, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[9]: Access = 94875, Miss = 10204, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 94777, Miss = 9680, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 91498, Miss = 9631, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 91488, Miss = 11440, Miss_rate = 0.125, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[13]: Access = 93738, Miss = 10942, Miss_rate = 0.117, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[14]: Access = 93741, Miss = 9853, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[15]: Access = 91933, Miss = 9470, Miss_rate = 0.103, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 93761, Miss = 10704, Miss_rate = 0.114, Pending_hits = 21, Reservation_fails = 0
L2_cache_bank[17]: Access = 93205, Miss = 10209, Miss_rate = 0.110, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 93304, Miss = 10131, Miss_rate = 0.109, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[19]: Access = 92885, Miss = 11063, Miss_rate = 0.119, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[20]: Access = 93151, Miss = 10089, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 92096, Miss = 9940, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 92502, Miss = 9858, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 91425, Miss = 9273, Miss_rate = 0.101, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2233036
L2_total_cache_misses = 243260
L2_total_cache_miss_rate = 0.1089
L2_total_cache_pending_hits = 75
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1972660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90010
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 153210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 74
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17041
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2215954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17082
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2233036
icnt_total_pkts_simt_to_mem=2233036
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2233036
Req_Network_cycles = 1261492
Req_Network_injected_packets_per_cycle =       1.7702 
Req_Network_conflicts_per_cycle =       1.3371
Req_Network_conflicts_per_cycle_util =       8.0258
Req_Bank_Level_Parallism =      10.6254
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.9017
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1155

Reply_Network_injected_packets_num = 2233036
Reply_Network_cycles = 1261492
Reply_Network_injected_packets_per_cycle =        1.7702
Reply_Network_conflicts_per_cycle =        0.7786
Reply_Network_conflicts_per_cycle_util =       4.6755
Reply_Bank_Level_Parallism =      10.6294
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2019
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0590
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 27 sec (3687 sec)
gpgpu_simulation_rate = 6877 (inst/sec)
gpgpu_simulation_rate = 342 (cycle/sec)
gpgpu_silicon_slowdown = 3991228x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc80067efc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ed8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563bc8588ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Simulation cycle for kernel 2 is = 945000
Simulation cycle for kernel 2 is = 950000
Simulation cycle for kernel 2 is = 955000
Simulation cycle for kernel 2 is = 960000
Simulation cycle for kernel 2 is = 965000
Simulation cycle for kernel 2 is = 970000
Simulation cycle for kernel 2 is = 975000
Simulation cycle for kernel 2 is = 980000
Simulation cycle for kernel 2 is = 985000
Simulation cycle for kernel 2 is = 990000
Simulation cycle for kernel 2 is = 995000
Simulation cycle for kernel 2 is = 1000000
Simulation cycle for kernel 2 is = 1005000
Simulation cycle for kernel 2 is = 1010000
Simulation cycle for kernel 2 is = 1015000
Simulation cycle for kernel 2 is = 1020000
Simulation cycle for kernel 2 is = 1025000
Simulation cycle for kernel 2 is = 1030000
Simulation cycle for kernel 2 is = 1035000
Simulation cycle for kernel 2 is = 1040000
Simulation cycle for kernel 2 is = 1045000
Simulation cycle for kernel 2 is = 1050000
Simulation cycle for kernel 2 is = 1055000
Simulation cycle for kernel 2 is = 1060000
Simulation cycle for kernel 2 is = 1065000
Simulation cycle for kernel 2 is = 1070000
Simulation cycle for kernel 2 is = 1075000
Simulation cycle for kernel 2 is = 1080000
Simulation cycle for kernel 2 is = 1085000
Simulation cycle for kernel 2 is = 1090000
Simulation cycle for kernel 2 is = 1095000
Simulation cycle for kernel 2 is = 1100000
Simulation cycle for kernel 2 is = 1105000
Simulation cycle for kernel 2 is = 1110000
Simulation cycle for kernel 2 is = 1115000
Simulation cycle for kernel 2 is = 1120000
Simulation cycle for kernel 2 is = 1125000
Simulation cycle for kernel 2 is = 1130000
Simulation cycle for kernel 2 is = 1135000
Simulation cycle for kernel 2 is = 1140000
Simulation cycle for kernel 2 is = 1145000
Simulation cycle for kernel 2 is = 1150000
Simulation cycle for kernel 2 is = 1155000
Simulation cycle for kernel 2 is = 1160000
Simulation cycle for kernel 2 is = 1165000
Simulation cycle for kernel 2 is = 1170000
Simulation cycle for kernel 2 is = 1175000
Simulation cycle for kernel 2 is = 1180000
Simulation cycle for kernel 2 is = 1185000
Simulation cycle for kernel 2 is = 1190000
Simulation cycle for kernel 2 is = 1195000
Simulation cycle for kernel 2 is = 1200000
Simulation cycle for kernel 2 is = 1205000
Simulation cycle for kernel 2 is = 1210000
Simulation cycle for kernel 2 is = 1215000
Simulation cycle for kernel 2 is = 1220000
Simulation cycle for kernel 2 is = 1225000
Simulation cycle for kernel 2 is = 1230000
Simulation cycle for kernel 2 is = 1235000
Simulation cycle for kernel 2 is = 1240000
Simulation cycle for kernel 2 is = 1245000
Simulation cycle for kernel 2 is = 1250000
Simulation cycle for kernel 2 is = 1255000
Simulation cycle for kernel 2 is = 1260000
Simulation cycle for kernel 2 is = 1265000
Simulation cycle for kernel 2 is = 1270000
Simulation cycle for kernel 2 is = 1275000
Simulation cycle for kernel 2 is = 1280000
Simulation cycle for kernel 2 is = 1285000
Simulation cycle for kernel 2 is = 1290000
Destroy streams for kernel 3: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1291366
gpu_sim_insn = 17749285
gpu_ipc =      13.7446
gpu_tot_sim_cycle = 2552858
gpu_tot_sim_insn = 43108054
gpu_tot_ipc =      16.8862
gpu_tot_issued_cta = 270
gpu_occupancy = 40.2106% 
gpu_tot_occupancy = 40.2316% 
max_total_param_size = 0
gpu_stall_dramfull = 39819
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7825
partiton_level_parallism_total  =       1.7764
partiton_level_parallism_util =      10.8886
partiton_level_parallism_util_total  =      10.7574
L2_BW  =      77.8611 GB/Sec
L2_BW_total  =      77.5939 GB/Sec
gpu_total_sim_rate=5890

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 278316, Miss = 162043, Miss_rate = 0.582, Pending_hits = 4703, Reservation_fails = 269336
	L1D_cache_core[1]: Access = 246183, Miss = 147038, Miss_rate = 0.597, Pending_hits = 4633, Reservation_fails = 243584
	L1D_cache_core[2]: Access = 247527, Miss = 145275, Miss_rate = 0.587, Pending_hits = 4495, Reservation_fails = 247333
	L1D_cache_core[3]: Access = 273606, Miss = 159439, Miss_rate = 0.583, Pending_hits = 5035, Reservation_fails = 275892
	L1D_cache_core[4]: Access = 249120, Miss = 147142, Miss_rate = 0.591, Pending_hits = 4769, Reservation_fails = 242791
	L1D_cache_core[5]: Access = 258779, Miss = 152905, Miss_rate = 0.591, Pending_hits = 4961, Reservation_fails = 271510
	L1D_cache_core[6]: Access = 258627, Miss = 153556, Miss_rate = 0.594, Pending_hits = 5122, Reservation_fails = 256408
	L1D_cache_core[7]: Access = 251506, Miss = 145557, Miss_rate = 0.579, Pending_hits = 4702, Reservation_fails = 244691
	L1D_cache_core[8]: Access = 268655, Miss = 158027, Miss_rate = 0.588, Pending_hits = 5207, Reservation_fails = 275654
	L1D_cache_core[9]: Access = 240744, Miss = 140434, Miss_rate = 0.583, Pending_hits = 4691, Reservation_fails = 237749
	L1D_cache_core[10]: Access = 268380, Miss = 151820, Miss_rate = 0.566, Pending_hits = 5055, Reservation_fails = 248219
	L1D_cache_core[11]: Access = 273029, Miss = 160862, Miss_rate = 0.589, Pending_hits = 5454, Reservation_fails = 290625
	L1D_cache_core[12]: Access = 257365, Miss = 147624, Miss_rate = 0.574, Pending_hits = 4771, Reservation_fails = 254762
	L1D_cache_core[13]: Access = 250142, Miss = 147275, Miss_rate = 0.589, Pending_hits = 4785, Reservation_fails = 269376
	L1D_cache_core[14]: Access = 272471, Miss = 160737, Miss_rate = 0.590, Pending_hits = 5477, Reservation_fails = 296810
	L1D_cache_core[15]: Access = 257498, Miss = 147523, Miss_rate = 0.573, Pending_hits = 4856, Reservation_fails = 248131
	L1D_cache_core[16]: Access = 267806, Miss = 153202, Miss_rate = 0.572, Pending_hits = 5079, Reservation_fails = 273472
	L1D_cache_core[17]: Access = 258576, Miss = 149418, Miss_rate = 0.578, Pending_hits = 4952, Reservation_fails = 267412
	L1D_cache_core[18]: Access = 279886, Miss = 164836, Miss_rate = 0.589, Pending_hits = 5517, Reservation_fails = 318795
	L1D_cache_core[19]: Access = 270417, Miss = 157697, Miss_rate = 0.583, Pending_hits = 5159, Reservation_fails = 292928
	L1D_cache_core[20]: Access = 259806, Miss = 151139, Miss_rate = 0.582, Pending_hits = 4987, Reservation_fails = 272229
	L1D_cache_core[21]: Access = 250435, Miss = 146310, Miss_rate = 0.584, Pending_hits = 5076, Reservation_fails = 273122
	L1D_cache_core[22]: Access = 262677, Miss = 151725, Miss_rate = 0.578, Pending_hits = 5056, Reservation_fails = 269307
	L1D_cache_core[23]: Access = 243879, Miss = 141008, Miss_rate = 0.578, Pending_hits = 4809, Reservation_fails = 268057
	L1D_cache_core[24]: Access = 253986, Miss = 144726, Miss_rate = 0.570, Pending_hits = 4707, Reservation_fails = 259202
	L1D_cache_core[25]: Access = 262978, Miss = 150779, Miss_rate = 0.573, Pending_hits = 5126, Reservation_fails = 270575
	L1D_cache_core[26]: Access = 275103, Miss = 155572, Miss_rate = 0.566, Pending_hits = 5243, Reservation_fails = 286373
	L1D_cache_core[27]: Access = 278428, Miss = 155503, Miss_rate = 0.559, Pending_hits = 5033, Reservation_fails = 285160
	L1D_cache_core[28]: Access = 276841, Miss = 150948, Miss_rate = 0.545, Pending_hits = 5007, Reservation_fails = 259138
	L1D_cache_core[29]: Access = 211119, Miss = 117448, Miss_rate = 0.556, Pending_hits = 4030, Reservation_fails = 156154
	L1D_total_cache_accesses = 7803885
	L1D_total_cache_misses = 4517568
	L1D_total_cache_miss_rate = 0.5789
	L1D_total_cache_pending_hits = 148497
	L1D_total_cache_reservation_fails = 7924795
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.196
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3120448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 148497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3606599
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7924478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 910902
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 148497
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7786446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17439

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 433727
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7490751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 317
ctas_completed 270, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
7240, 14511, 7123, 10289, 4371, 9611, 19755, 3567, 9334, 8281, 17591, 8863, 10189, 6667, 12617, 10409, 13911, 5975, 30579, 8177, 11200, 6534, 6528, 7495, 
gpgpu_n_tot_thrd_icount = 207951776
gpgpu_n_tot_w_icount = 6498493
gpgpu_n_stall_shd_mem = 4373300
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4517501
gpgpu_n_mem_write_global = 17439
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9432800
gpgpu_n_store_insn = 87554
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 276480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4170689
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 202611
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:116000	W0_Idle:24085615	W0_Scoreboard:61430464	W1:2051109	W2:761878	W3:497970	W4:371582	W5:297364	W6:237339	W7:214599	W8:195706	W9:170600	W10:149941	W11:137150	W12:116123	W13:112676	W14:101628	W15:82304	W16:81821	W17:75730	W18:67889	W19:61653	W20:64108	W21:63814	W22:63843	W23:59940	W24:59520	W25:55655	W26:55662	W27:55805	W28:52865	W29:44713	W30:39938	W31:26528	W32:71040
single_issue_nums: WS0:1696528	WS1:1607194	WS2:1612034	WS3:1582737	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36140008 {8:4517501,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 697560 {40:17439,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 180700040 {40:4517501,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 139512 {8:17439,}
maxmflatency = 3295 
max_icnt2mem_latency = 1691 
maxmrqlatency = 1582 
max_icnt2sh_latency = 77 
averagemflatency = 440 
avg_icnt2mem_latency = 218 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:384128 	5706 	11012 	23342 	25047 	13737 	11023 	13178 	8376 	402 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	772536 	2550132 	1191123 	18630 	2519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1016637 	270149 	1145731 	2076353 	25683 	387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2327737 	1465812 	635040 	101745 	4496 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	979 	1444 	108 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         7         9         8         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        50         5         7         8         8         6         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         6         8        12         7         5         5         4 
dram[3]:        64        64        64        64        64        64        50        48         5         5        12        12         6         8         5         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         6         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         4         5        12        12         7         4         5         5 
dram[6]:        64        64        64        64        64        64        48        51         6         7        12        12         5         5         5         6 
dram[7]:        64        64        64        64        64        64        49        47        10         4        12        12         5         8         8         9 
dram[8]:        64        64        64        64        64        64        46        44         7        10        11        10         8         8        10         8 
dram[9]:        64        64        64        64        64        64        44        45        10        10         9         8         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8         8        14         5         5         4         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        12        12         6         8         7         6 
maximum service time to same row:
dram[0]:     91061     92721     54892     61187    174664    178689     87482     93673     71541     72759    156586    151087    104767    104474     61209     20546 
dram[1]:     94012     96412     58842     62442    185985    198386     98444    116117     73161     19436    149994    148198    103675    105211     19367     22569 
dram[2]:    150530    147181     63448     59458    200653    202474    118108    119491     19491     22228    146329    139155    107737    106112     95364     96485 
dram[3]:    174059    170289     57294     66996    205097    207467    123090    126270     24392     23383    137586    136932    105257    103024     96102     95267 
dram[4]:    167175    163683     67182     51555    212069    215856    132439    138404     28774     41839    135509    134456    100993    141763     95063     95234 
dram[5]:    161776    159708     51118     50499    219725     34862    156067    160926     41445     39910    133570    134105    137521    149133     96288     96749 
dram[6]:    158251    160206    130515     30231     35851     75709    165839    172100     56072     22829    136024    137370    159264    158156     97525     45164 
dram[7]:    161830    162437     34499     53944     78529     80011    177679    182482     30879     31498    138958    141522    157155    186302     66739     68490 
dram[8]:     79546    118536     57762     61897     85588    121424    187819    193674     34143     32328    144621    145414    211830    211693     17110     19563 
dram[9]:    115402    109200    129596    126336    105512    111402    229875     50173     38216     43846    147870    159515    212010    212251     19186     20044 
dram[10]:     78052     77480     31579     58942    150495    168356     66845     72559     43015     39850    159986    100998    169440    167236     64164     62876 
dram[11]:     86322     88053     54885     48124    169945    157129     77592     82119     59080     77653    161110    158660    104579    106556     61830     59828 
average row accesses per activate:
dram[0]:  1.172429  1.166508  1.167118  1.183038  1.191048  1.191134  1.154795  1.155722  1.115436  1.139352  1.138462  1.138928  1.116002  1.123963  1.123113  1.104087 
dram[1]:  1.166222  1.160332  1.161630  1.183820  1.178866  1.167683  1.158412  1.177160  1.122622  1.127804  1.139434  1.139457  1.149150  1.142043  1.117595  1.128063 
dram[2]:  1.154119  1.149642  1.188318  1.166363  1.177528  1.188042  1.181777  1.163978  1.093238  1.091209  1.115862  1.134035  1.118309  1.124832  1.137264  1.120366 
dram[3]:  1.173400  1.195622  1.204762  1.188306  1.201787  1.191383  1.164875  1.175113  1.099700  1.096170  1.112231  1.118059  1.123646  1.154756  1.115385  1.120273 
dram[4]:  1.204655  1.209715  1.185696  1.186257  1.181391  1.203704  1.170951  1.175900  1.106921  1.109053  1.137176  1.138362  1.126385  1.128305  1.124311  1.120281 
dram[5]:  1.167537  1.176015  1.184710  1.193438  1.205730  1.183596  1.163645  1.170557  1.104504  1.101193  1.127964  1.111212  1.118705  1.116758  1.117347  1.125299 
dram[6]:  1.152840  1.173005  1.180263  1.177749  1.170028  1.181412  1.172471  1.169835  1.133026  1.106993  1.128791  1.149329  1.146201  1.129204  1.147890  1.142918 
dram[7]:  1.170074  1.176934  1.185286  1.180810  1.178670  1.160471  1.159633  1.164799  1.105148  1.102928  1.131022  1.120777  1.099281  1.115044  1.134517  1.123998 
dram[8]:  1.184445  1.180931  1.173094  1.174249  1.174125  1.180822  1.195652  1.173321  1.113971  1.130881  1.154871  1.133902  1.116680  1.095878  1.124837  1.096716 
dram[9]:  1.194219  1.194990  1.188155  1.152413  1.169469  1.183265  1.150286  1.160920  1.111782  1.124853  1.141663  1.148703  1.109292  1.127794  1.139410  1.123567 
dram[10]:  1.171192  1.177768  1.157247  1.174392  1.169567  1.195179  1.159531  1.169431  1.119913  1.115721  1.140471  1.133451  1.114619  1.110304  1.116173  1.119451 
dram[11]:  1.167127  1.181211  1.177894  1.163540  1.194860  1.190932  1.161687  1.161147  1.126599  1.119611  1.111111  1.115278  1.111362  1.130606  1.157282  1.142857 
average row locality = 495979/431492 = 1.149451
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2609      2450      2584      2469      2581      2499      2529      2464      2522      2461      2516      2443      2433      2435      2380      2323 
dram[1]:      2622      2653      2537      2634      2577      2681      2713      2711      2655      2665      2615      2729      2634      2604      2525      2439 
dram[2]:      2602      2563      2543      2559      2620      2603      2620      2598      2603      2644      2610      2479      2484      2511      2468      2447 
dram[3]:      2580      2564      2530      2581      2555      2627      2600      2597      2570      2576      2537      2557      2489      2535      2377      2459 
dram[4]:      2740      2586      2752      2624      2768      2665      2733      2547      2671      2634      2545      2641      2741      2602      2646      2552 
dram[5]:      2458      2432      2495      2437      2567      2482      2439      2457      2526      2492      2521      2458      2487      2439      2408      2352 
dram[6]:      2817      2804      2966      2763      2959      2911      2828      2769      2947      2897      2866      2740      2985      2753      2797      2698 
dram[7]:      2518      2388      2610      2449      2553      2466      2528      2495      2533      2411      2512      2422      2440      2390      2424      2382 
dram[8]:      2782      2663      2677      2581      2650      2586      2805      2586      2727      2644      2774      2659      2717      2525      2585      2437 
dram[9]:      2644      2854      2608      2722      2643      2899      2610      2828      2576      2865      2595      2835      2506      2669      2546      2643 
dram[10]:      2544      2562      2539      2559      2621      2578      2573      2609      2559      2555      2663      2565      2574      2443      2449      2442 
dram[11]:      2533      2477      2483      2419      2557      2364      2644      2349      2554      2415      2500      2409      2461      2292      2485      2304 
total dram reads = 495820
bank skew: 2985/2292 = 1.30
chip skew: 45500/39246 = 1.16
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4        13         4         0 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4        11         4 
dram[2]:        16        10         0         0         0         0         0         0         0         0         0         0         8        12         4         4 
dram[3]:        19        12         0         0         0         0         0         0         0         0         0         0         4         8         4         0 
dram[4]:        12        14         0         0         0         0         0         0         0         0         0         0        16         4        16         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         4         0         4         4 
dram[6]:        10        11         0         0         0         0         0         0         0         0         0         0         8         0        20        20 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        21        16        20         8 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[9]:         0        32         0         0         0         0         0         0         0         0         0         0         4        17        16        12 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        12        12         4        16 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        14         8         8         0 
total dram writes = 602
min_bank_accesses = 0!
chip skew: 81/17 = 4.76
average mf latency per bank:
dram[0]:       4161      4321      2163      2359      2152      2275      2342      2341      2309      2511      2393      2516      6616      6464     11000     11301
dram[1]:       4293      4046      2387      2344      2312      2171      2070      2132      2407      2358      2397      2231      6637      6255     10424     10267
dram[2]:       3994      4300      2358      2299      2259      2266      2315      2253      2379      2119      2304      2464      6723      6514     10283     10728
dram[3]:       4150      4268      2372      2418      2257      2121      2325      2365      2279      2371      2331      2353      6592      6568     11192     10776
dram[4]:       4116      4129      2368      2442      2115      2115      2219      2364      2239      2269      2401      2374      5792      6286      9914     10649
dram[5]:       4472      4224      2362      2369      2202      2374      2426      2261      2416      2429      2385      2397      6662      6712     10849     11037
dram[6]:       3370      3452      2103      2193      2092      2202      1946      2100      2143      2248      2118      2321      5594      6158      9400      9890
dram[7]:       4184      4344      2275      2309      2416      2355      2329      2266      2567      2516      2526      2429      6762      6848     10514     10463
dram[8]:       3624      3823      2103      2292      2225      2314      2143      2502      2121      2376      2226      2368      6427      6821     10334     10692
dram[9]:       3884      3560      2282      2037      2291      2102      2378      2109      2520      2287      2369      2247      6778      6609      9689      9592
dram[10]:       3977      4083      2142      2071      2245      2204      2247      2175      2539      2525      2427      2428      6778      6729     10329     10317
dram[11]:       3854      3967      2147      2247      2309      2403      2265      2480      2598      2548      2499      2422      6946      7158     10261     10982
maximum mf latency per bank:
dram[0]:       2458      2167      2512      2422      2502      2428      2368      2245      2619      2390      2133      2295      2700      2763      2313      2473
dram[1]:       2276      2427      2470      2437      2598      2276      2438      2617      2602      2270      2730      2806      2776      2420      2451      2311
dram[2]:       2542      2424      2577      2280      2473      2582      2607      2275      2499      2422      2899      2974      2817      2632      2885      2424
dram[3]:       2785      2508      2512      2584      2767      2793      2906      2644      2677      2655      2821      2852      2777      2690      2750      2656
dram[4]:       3295      2629      2177      2637      2464      2753      2777      2767      2463      2886      2690      2634      2350      2830      2742      2804
dram[5]:       2390      2183      2293      2490      2907      2514      2986      2557      2484      2490      2708      2732      2431      2664      2882      2736
dram[6]:       3127      2930      2568      2702      2717      2823      2543      2894      2716      2925      2671      3036      2756      3096      2915      2926
dram[7]:       2092      2428      2520      2324      2382      2659      2342      2247      2325      2578      2436      2160      2237      2307      3137      2405
dram[8]:       2729      2679      2352      2448      2837      2693      2587      2326      2643      2717      2730      2683      2703      2405      2705      2605
dram[9]:       2461      2183      2225      2403      2333      2572      2501      2681      2719      2260      2351      2748      2701      2448      2484      2515
dram[10]:       2649      2754      2296      2275      2493      2517      2418      2632      2450      2691      2625      2582      2194      2624      2130      2518
dram[11]:       2700      2373      2519      2054      2458      2334      2630      2424      2523      2263      2526      2280      2243      2363      2541      2355

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6441251 n_act=34578 n_pre=34562 n_ref_event=4572360550251980812 n_req=39708 n_rd=39698 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02428
n_activity=1031772 dram_eff=0.154
bk0: 2609a 6403464i bk1: 2450a 6410954i bk2: 2584a 6405876i bk3: 2469a 6413047i bk4: 2581a 6404570i bk5: 2499a 6410463i bk6: 2529a 6406143i bk7: 2464a 6410615i bk8: 2522a 6401530i bk9: 2461a 6408974i bk10: 2516a 6405143i bk11: 2443a 6411053i bk12: 2433a 6407543i bk13: 2435a 6409363i bk14: 2380a 6410550i bk15: 2323a 6412586i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129445
Row_Buffer_Locality_read = 0.129478
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.572747
Bank_Level_Parallism_Col = 1.530230
Bank_Level_Parallism_Ready = 1.083454
write_to_read_ratio_blp_rw_average = 0.000488
GrpLevelPara = 1.321386 

BW Util details:
bwutil = 0.024278 
total_CMD = 6546719 
util_bw = 158940 
Wasted_Col = 513605 
Wasted_Row = 210408 
Idle = 5663766 

BW Util Bottlenecks: 
RCDc_limit = 688536 
RCDWRc_limit = 104 
WTRc_limit = 570 
RTWc_limit = 216 
CCDLc_limit = 17399 
rwq = 0 
CCDLc_limit_alone = 17372 
WTRc_limit_alone = 550 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 6546719 
n_nop = 6441251 
Read = 39698 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 34578 
n_pre = 34562 
n_ref = 4572360550251980812 
n_req = 39708 
total_req = 39735 

Dual Bus Interface Util: 
issued_total_row = 69140 
issued_total_col = 39735 
Row_Bus_Util =  0.010561 
CoL_Bus_Util = 0.006069 
Either_Row_CoL_Bus_Util = 0.016110 
Issued_on_Two_Bus_Simul_Util = 0.000520 
issued_two_Eff = 0.032304 
queue_avg = 0.232415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6436187 n_act=36505 n_pre=36489 n_ref_event=3908412411465448049 n_req=42005 n_rd=41994 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02568
n_activity=1035667 dram_eff=0.1623
bk0: 2622a 6400810i bk1: 2653a 6395216i bk2: 2537a 6403349i bk3: 2634a 6396755i bk4: 2577a 6402175i bk5: 2681a 6392299i bk6: 2713a 6393413i bk7: 2711a 6391250i bk8: 2655a 6392413i bk9: 2665a 6389926i bk10: 2615a 6396123i bk11: 2729a 6386974i bk12: 2634a 6397373i bk13: 2604a 6394354i bk14: 2525a 6397339i bk15: 2439a 6403750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131246
Row_Buffer_Locality_read = 0.131281
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.799068
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.083931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025683 
total_CMD = 6546719 
util_bw = 168140 
Wasted_Col = 516304 
Wasted_Row = 199855 
Idle = 5662420 

BW Util Bottlenecks: 
RCDc_limit = 711266 
RCDWRc_limit = 98 
WTRc_limit = 774 
RTWc_limit = 1815 
CCDLc_limit = 20518 
rwq = 0 
CCDLc_limit_alone = 20373 
WTRc_limit_alone = 716 
RTWc_limit_alone = 1728 

Commands details: 
total_CMD = 6546719 
n_nop = 6436187 
Read = 41994 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 36505 
n_pre = 36489 
n_ref = 3908412411465448049 
n_req = 42005 
total_req = 42035 

Dual Bus Interface Util: 
issued_total_row = 72994 
issued_total_col = 42035 
Row_Bus_Util =  0.011150 
CoL_Bus_Util = 0.006421 
Either_Row_CoL_Bus_Util = 0.016884 
Issued_on_Two_Bus_Simul_Util = 0.000687 
issued_two_Eff = 0.040685 
queue_avg = 0.259533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6438087 n_act=35844 n_pre=35828 n_ref_event=3908412411465448049 n_req=40968 n_rd=40954 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02506
n_activity=1028786 dram_eff=0.1594
bk0: 2602a 6399416i bk1: 2563a 6400233i bk2: 2543a 6405174i bk3: 2559a 6403464i bk4: 2620a 6399156i bk5: 2603a 6405399i bk6: 2620a 6400282i bk7: 2598a 6401202i bk8: 2603a 6393440i bk9: 2644a 6390392i bk10: 2610a 6395281i bk11: 2479a 6404370i bk12: 2484a 6400657i bk13: 2511a 6402454i bk14: 2468a 6406937i bk15: 2447a 6405599i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125366
Row_Buffer_Locality_read = 0.125409
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.717113
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025056 
total_CMD = 6546719 
util_bw = 164032 
Wasted_Col = 516418 
Wasted_Row = 200026 
Idle = 5666243 

BW Util Bottlenecks: 
RCDc_limit = 704867 
RCDWRc_limit = 134 
WTRc_limit = 831 
RTWc_limit = 352 
CCDLc_limit = 19403 
rwq = 0 
CCDLc_limit_alone = 19350 
WTRc_limit_alone = 792 
RTWc_limit_alone = 338 

Commands details: 
total_CMD = 6546719 
n_nop = 6438087 
Read = 40954 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 35844 
n_pre = 35828 
n_ref = 3908412411465448049 
n_req = 40968 
total_req = 41008 

Dual Bus Interface Util: 
issued_total_row = 71672 
issued_total_col = 41008 
Row_Bus_Util =  0.010948 
CoL_Bus_Util = 0.006264 
Either_Row_CoL_Bus_Util = 0.016593 
Issued_on_Two_Bus_Simul_Util = 0.000618 
issued_two_Eff = 0.037263 
queue_avg = 0.239628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239628
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6439430 n_act=35402 n_pre=35386 n_ref_event=2891422515659624736 n_req=40746 n_rd=40734 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02492
n_activity=1031060 dram_eff=0.1582
bk0: 2580a 6403973i bk1: 2564a 6403940i bk2: 2530a 6408588i bk3: 2581a 6402669i bk4: 2555a 6408204i bk5: 2627a 6401569i bk6: 2600a 6398220i bk7: 2597a 6399585i bk8: 2570a 6396713i bk9: 2576a 6393991i bk10: 2537a 6399165i bk11: 2557a 6396807i bk12: 2489a 6404191i bk13: 2535a 6402671i bk14: 2377a 6408908i bk15: 2459a 6404082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131448
Row_Buffer_Locality_read = 0.131487
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.698742
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.092212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024917 
total_CMD = 6546719 
util_bw = 163124 
Wasted_Col = 512399 
Wasted_Row = 203919 
Idle = 5667277 

BW Util Bottlenecks: 
RCDc_limit = 696736 
RCDWRc_limit = 115 
WTRc_limit = 804 
RTWc_limit = 1429 
CCDLc_limit = 19548 
rwq = 0 
CCDLc_limit_alone = 19401 
WTRc_limit_alone = 758 
RTWc_limit_alone = 1328 

Commands details: 
total_CMD = 6546719 
n_nop = 6439430 
Read = 40734 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 35402 
n_pre = 35386 
n_ref = 2891422515659624736 
n_req = 40746 
total_req = 40781 

Dual Bus Interface Util: 
issued_total_row = 70788 
issued_total_col = 40781 
Row_Bus_Util =  0.010813 
CoL_Bus_Util = 0.006229 
Either_Row_CoL_Bus_Util = 0.016388 
Issued_on_Two_Bus_Simul_Util = 0.000654 
issued_two_Eff = 0.039892 
queue_avg = 0.248771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248771
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6435317 n_act=36744 n_pre=36728 n_ref_event=2891422515659624736 n_req=42463 n_rd=42447 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02597
n_activity=1033028 dram_eff=0.1646
bk0: 2740a 6392493i bk1: 2586a 6403090i bk2: 2752a 6389869i bk3: 2624a 6399170i bk4: 2768a 6391648i bk5: 2665a 6398753i bk6: 2733a 6390198i bk7: 2547a 6401797i bk8: 2671a 6389393i bk9: 2634a 6391693i bk10: 2545a 6401540i bk11: 2641a 6396170i bk12: 2741a 6385672i bk13: 2602a 6395541i bk14: 2646a 6389787i bk15: 2552a 6397799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134941
Row_Buffer_Locality_read = 0.134968
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 2.822703
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025973 
total_CMD = 6546719 
util_bw = 170036 
Wasted_Col = 516881 
Wasted_Row = 196776 
Idle = 5663026 

BW Util Bottlenecks: 
RCDc_limit = 714292 
RCDWRc_limit = 136 
WTRc_limit = 958 
RTWc_limit = 3026 
CCDLc_limit = 21340 
rwq = 0 
CCDLc_limit_alone = 21116 
WTRc_limit_alone = 918 
RTWc_limit_alone = 2842 

Commands details: 
total_CMD = 6546719 
n_nop = 6435317 
Read = 42447 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36744 
n_pre = 36728 
n_ref = 2891422515659624736 
n_req = 42463 
total_req = 42509 

Dual Bus Interface Util: 
issued_total_row = 73472 
issued_total_col = 42509 
Row_Bus_Util =  0.011223 
CoL_Bus_Util = 0.006493 
Either_Row_CoL_Bus_Util = 0.017016 
Issued_on_Two_Bus_Simul_Util = 0.000699 
issued_two_Eff = 0.041103 
queue_avg = 0.265098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.265098
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6442275 n_act=34409 n_pre=34393 n_ref_event=2891422515659624736 n_req=39455 n_rd=39450 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02411
n_activity=1035781 dram_eff=0.1524
bk0: 2458a 6410662i bk1: 2432a 6415119i bk2: 2495a 6409620i bk3: 2437a 6413862i bk4: 2567a 6407200i bk5: 2482a 6411072i bk6: 2439a 6411958i bk7: 2457a 6412780i bk8: 2526a 6400524i bk9: 2492a 6402323i bk10: 2521a 6403130i bk11: 2458a 6404540i bk12: 2487a 6404046i bk13: 2439a 6404533i bk14: 2408a 6406665i bk15: 2352a 6411749i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128222
Row_Buffer_Locality_read = 0.128238
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586436
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024114 
total_CMD = 6546719 
util_bw = 157868 
Wasted_Col = 510169 
Wasted_Row = 211793 
Idle = 5666889 

BW Util Bottlenecks: 
RCDc_limit = 684408 
RCDWRc_limit = 56 
WTRc_limit = 343 
RTWc_limit = 96 
CCDLc_limit = 17686 
rwq = 0 
CCDLc_limit_alone = 17676 
WTRc_limit_alone = 339 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 6546719 
n_nop = 6442275 
Read = 39450 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 34409 
n_pre = 34393 
n_ref = 2891422515659624736 
n_req = 39455 
total_req = 39467 

Dual Bus Interface Util: 
issued_total_row = 68802 
issued_total_col = 39467 
Row_Bus_Util =  0.010509 
CoL_Bus_Util = 0.006029 
Either_Row_CoL_Bus_Util = 0.015954 
Issued_on_Two_Bus_Simul_Util = 0.000584 
issued_two_Eff = 0.036622 
queue_avg = 0.245089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245089
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6429364 n_act=39474 n_pre=39458 n_ref_event=2891422515659624736 n_req=45519 n_rd=45500 n_rd_L2_A=0 n_write=0 n_wr_bk=69 bw_util=0.02784
n_activity=1031943 dram_eff=0.1766
bk0: 2817a 6372781i bk1: 2804a 6373837i bk2: 2966a 6355959i bk3: 2763a 6377163i bk4: 2959a 6361410i bk5: 2911a 6363749i bk6: 2828a 6370619i bk7: 2769a 6372958i bk8: 2947a 6354706i bk9: 2897a 6357465i bk10: 2866a 6359043i bk11: 2740a 6371404i bk12: 2985a 6350598i bk13: 2753a 6367848i bk14: 2797a 6363948i bk15: 2698a 6371454i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133065
Row_Buffer_Locality_read = 0.133121
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.355478
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027842 
total_CMD = 6546719 
util_bw = 182276 
Wasted_Col = 519990 
Wasted_Row = 183918 
Idle = 5660535 

BW Util Bottlenecks: 
RCDc_limit = 743161 
RCDWRc_limit = 143 
WTRc_limit = 1600 
RTWc_limit = 1722 
CCDLc_limit = 25288 
rwq = 0 
CCDLc_limit_alone = 25129 
WTRc_limit_alone = 1539 
RTWc_limit_alone = 1624 

Commands details: 
total_CMD = 6546719 
n_nop = 6429364 
Read = 45500 
Write = 0 
L2_Alloc = 0 
L2_WB = 69 
n_act = 39474 
n_pre = 39458 
n_ref = 2891422515659624736 
n_req = 45519 
total_req = 45569 

Dual Bus Interface Util: 
issued_total_row = 78932 
issued_total_col = 45569 
Row_Bus_Util =  0.012057 
CoL_Bus_Util = 0.006961 
Either_Row_CoL_Bus_Util = 0.017926 
Issued_on_Two_Bus_Simul_Util = 0.001092 
issued_two_Eff = 0.060892 
queue_avg = 0.382999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382999
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6441621 n_act=34576 n_pre=34560 n_ref_event=2891422515659624736 n_req=39539 n_rd=39521 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.02419
n_activity=1023644 dram_eff=0.1547
bk0: 2518a 6410446i bk1: 2388a 6417093i bk2: 2610a 6405833i bk3: 2449a 6415872i bk4: 2553a 6408124i bk5: 2466a 6408396i bk6: 2528a 6408054i bk7: 2495a 6409405i bk8: 2533a 6400968i bk9: 2411a 6408640i bk10: 2512a 6405977i bk11: 2422a 6410022i bk12: 2440a 6405888i bk13: 2390a 6410500i bk14: 2424a 6409463i bk15: 2382a 6411346i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125800
Row_Buffer_Locality_read = 0.125857
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.584483
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085925
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024187 
total_CMD = 6546719 
util_bw = 158344 
Wasted_Col = 510254 
Wasted_Row = 204606 
Idle = 5673515 

BW Util Bottlenecks: 
RCDc_limit = 687645 
RCDWRc_limit = 187 
WTRc_limit = 820 
RTWc_limit = 1801 
CCDLc_limit = 18242 
rwq = 0 
CCDLc_limit_alone = 18071 
WTRc_limit_alone = 778 
RTWc_limit_alone = 1672 

Commands details: 
total_CMD = 6546719 
n_nop = 6441621 
Read = 39521 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 34576 
n_pre = 34560 
n_ref = 2891422515659624736 
n_req = 39539 
total_req = 39586 

Dual Bus Interface Util: 
issued_total_row = 69136 
issued_total_col = 39586 
Row_Bus_Util =  0.010560 
CoL_Bus_Util = 0.006047 
Either_Row_CoL_Bus_Util = 0.016054 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.034482 
queue_avg = 0.212151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212151
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6435478 n_act=36892 n_pre=36876 n_ref_event=2891422515659624736 n_req=42407 n_rd=42398 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02593
n_activity=1014611 dram_eff=0.1673
bk0: 2782a 6387217i bk1: 2663a 6395985i bk2: 2677a 6392799i bk3: 2581a 6399407i bk4: 2650a 6392900i bk5: 2586a 6402291i bk6: 2805a 6386076i bk7: 2586a 6396563i bk8: 2727a 6383416i bk9: 2644a 6390339i bk10: 2774a 6385462i bk11: 2659a 6391432i bk12: 2717a 6383299i bk13: 2525a 6395539i bk14: 2585a 6390613i bk15: 2437a 6399045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130356
Row_Buffer_Locality_read = 0.130384
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.908781
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086418
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025926 
total_CMD = 6546719 
util_bw = 169732 
Wasted_Col = 514009 
Wasted_Row = 188227 
Idle = 5674751 

BW Util Bottlenecks: 
RCDc_limit = 715725 
RCDWRc_limit = 74 
WTRc_limit = 741 
RTWc_limit = 288 
CCDLc_limit = 21149 
rwq = 0 
CCDLc_limit_alone = 21099 
WTRc_limit_alone = 713 
RTWc_limit_alone = 266 

Commands details: 
total_CMD = 6546719 
n_nop = 6435478 
Read = 42398 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 36892 
n_pre = 36876 
n_ref = 2891422515659624736 
n_req = 42407 
total_req = 42433 

Dual Bus Interface Util: 
issued_total_row = 73768 
issued_total_col = 42433 
Row_Bus_Util =  0.011268 
CoL_Bus_Util = 0.006482 
Either_Row_CoL_Bus_Util = 0.016992 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.044588 
queue_avg = 0.284341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284341
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6434907 n_act=37420 n_pre=37404 n_ref_event=3544670595274797939 n_req=43064 n_rd=43043 n_rd_L2_A=0 n_write=0 n_wr_bk=81 bw_util=0.02635
n_activity=1007174 dram_eff=0.1713
bk0: 2644a 6390107i bk1: 2854a 6375113i bk2: 2608a 6391401i bk3: 2722a 6385927i bk4: 2643a 6387649i bk5: 2899a 6372802i bk6: 2610a 6389063i bk7: 2828a 6372260i bk8: 2576a 6383354i bk9: 2865a 6365493i bk10: 2595a 6387353i bk11: 2835a 6373077i bk12: 2506a 6389013i bk13: 2669a 6380694i bk14: 2546a 6388617i bk15: 2643a 6383460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131293
Row_Buffer_Locality_read = 0.131287
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 3.123015
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026348 
total_CMD = 6546719 
util_bw = 172496 
Wasted_Col = 508079 
Wasted_Row = 183339 
Idle = 5682805 

BW Util Bottlenecks: 
RCDc_limit = 714933 
RCDWRc_limit = 150 
WTRc_limit = 1563 
RTWc_limit = 1620 
CCDLc_limit = 22949 
rwq = 0 
CCDLc_limit_alone = 22728 
WTRc_limit_alone = 1459 
RTWc_limit_alone = 1503 

Commands details: 
total_CMD = 6546719 
n_nop = 6434907 
Read = 43043 
Write = 0 
L2_Alloc = 0 
L2_WB = 81 
n_act = 37420 
n_pre = 37404 
n_ref = 3544670595274797939 
n_req = 43064 
total_req = 43124 

Dual Bus Interface Util: 
issued_total_row = 74824 
issued_total_col = 43124 
Row_Bus_Util =  0.011429 
CoL_Bus_Util = 0.006587 
Either_Row_CoL_Bus_Util = 0.017079 
Issued_on_Two_Bus_Simul_Util = 0.000937 
issued_two_Eff = 0.054878 
queue_avg = 0.318888 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318888
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6438864 n_act=35651 n_pre=35635 n_ref_event=3544670595274797939 n_req=40849 n_rd=40835 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02498
n_activity=1022109 dram_eff=0.16
bk0: 2544a 6404504i bk1: 2562a 6403167i bk2: 2539a 6406999i bk3: 2559a 6407000i bk4: 2621a 6400611i bk5: 2578a 6405682i bk6: 2573a 6402301i bk7: 2609a 6399411i bk8: 2559a 6397890i bk9: 2555a 6397205i bk10: 2663a 6394800i bk11: 2565a 6401221i bk12: 2574a 6398408i bk13: 2443a 6404393i bk14: 2449a 6407922i bk15: 2442a 6406507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127543
Row_Buffer_Locality_read = 0.127562
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.695648
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.074630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024984 
total_CMD = 6546719 
util_bw = 163564 
Wasted_Col = 514960 
Wasted_Row = 199347 
Idle = 5668848 

BW Util Bottlenecks: 
RCDc_limit = 702019 
RCDWRc_limit = 139 
WTRc_limit = 868 
RTWc_limit = 862 
CCDLc_limit = 19850 
rwq = 0 
CCDLc_limit_alone = 19734 
WTRc_limit_alone = 822 
RTWc_limit_alone = 792 

Commands details: 
total_CMD = 6546719 
n_nop = 6438864 
Read = 40835 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35651 
n_pre = 35635 
n_ref = 3544670595274797939 
n_req = 40849 
total_req = 40891 

Dual Bus Interface Util: 
issued_total_row = 71286 
issued_total_col = 40891 
Row_Bus_Util =  0.010889 
CoL_Bus_Util = 0.006246 
Either_Row_CoL_Bus_Util = 0.016475 
Issued_on_Two_Bus_Simul_Util = 0.000660 
issued_two_Eff = 0.040072 
queue_avg = 0.235007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235007
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6546719 n_nop=6442569 n_act=34135 n_pre=34119 n_ref_event=3544670595274797939 n_req=39256 n_rd=39246 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.024
n_activity=1032231 dram_eff=0.1522
bk0: 2533a 6408736i bk1: 2477a 6414564i bk2: 2483a 6412156i bk3: 2419a 6414803i bk4: 2557a 6409302i bk5: 2364a 6418868i bk6: 2644a 6400409i bk7: 2349a 6418165i bk8: 2554a 6401985i bk9: 2415a 6409204i bk10: 2500a 6404846i bk11: 2409a 6411677i bk12: 2461a 6407255i bk13: 2292a 6416782i bk14: 2485a 6410367i bk15: 2304a 6419266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130681
Row_Buffer_Locality_read = 0.130714
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.532159
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.088179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024002 
total_CMD = 6546719 
util_bw = 157136 
Wasted_Col = 509800 
Wasted_Row = 211747 
Idle = 5668036 

BW Util Bottlenecks: 
RCDc_limit = 681142 
RCDWRc_limit = 111 
WTRc_limit = 280 
RTWc_limit = 217 
CCDLc_limit = 17543 
rwq = 0 
CCDLc_limit_alone = 17523 
WTRc_limit_alone = 268 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 6546719 
n_nop = 6442569 
Read = 39246 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 34135 
n_pre = 34119 
n_ref = 3544670595274797939 
n_req = 39256 
total_req = 39284 

Dual Bus Interface Util: 
issued_total_row = 68254 
issued_total_col = 39284 
Row_Bus_Util =  0.010426 
CoL_Bus_Util = 0.006001 
Either_Row_CoL_Bus_Util = 0.015909 
Issued_on_Two_Bus_Simul_Util = 0.000518 
issued_two_Eff = 0.032530 
queue_avg = 0.219124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219124

========= L2 cache stats =========
L2_cache_bank[0]: Access = 187234, Miss = 20154, Miss_rate = 0.108, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[1]: Access = 188067, Miss = 19544, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 195117, Miss = 20881, Miss_rate = 0.107, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 187130, Miss = 21118, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 187173, Miss = 20550, Miss_rate = 0.110, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 188631, Miss = 20406, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 58
L2_cache_bank[6]: Access = 190470, Miss = 20240, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 191865, Miss = 20499, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 22
L2_cache_bank[8]: Access = 190612, Miss = 21600, Miss_rate = 0.113, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 191901, Miss = 20852, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 189740, Miss = 19901, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 185960, Miss = 19549, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[12]: Access = 185849, Miss = 23169, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 189795, Miss = 22340, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 190591, Miss = 20122, Miss_rate = 0.106, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 186205, Miss = 19404, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 189435, Miss = 21720, Miss_rate = 0.115, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 190492, Miss = 20681, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 188932, Miss = 20728, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 189998, Miss = 22319, Miss_rate = 0.117, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 189256, Miss = 20522, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 186854, Miss = 20315, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 2
L2_cache_bank[22]: Access = 188307, Miss = 20217, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 185326, Miss = 19029, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4534940
L2_total_cache_misses = 495860
L2_total_cache_miss_rate = 0.1093
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 88
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4021525
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179478
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 156
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17398
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4517501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17439
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 88
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4534940
icnt_total_pkts_simt_to_mem=4534940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4534940
Req_Network_cycles = 2552858
Req_Network_injected_packets_per_cycle =       1.7764 
Req_Network_conflicts_per_cycle =       1.3361
Req_Network_conflicts_per_cycle_util =       8.0891
Req_Bank_Level_Parallism =      10.7550
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.0973
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1160

Reply_Network_injected_packets_num = 4534940
Reply_Network_cycles = 2552858
Reply_Network_injected_packets_per_cycle =        1.7764
Reply_Network_conflicts_per_cycle =        0.7865
Reply_Network_conflicts_per_cycle_util =       4.7633
Reply_Bank_Level_Parallism =      10.7592
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2044
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0592
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 1 min, 58 sec (7318 sec)
gpgpu_simulation_rate = 5890 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 3922413x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc80067f2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067f20..

GPGPU-Sim PTX: cudaLaunch for 0x0x563bc858904a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z8shortcutiPi'
Destroy streams for kernel 4: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 4 
gpu_sim_cycle = 6336
gpu_sim_insn = 428993
gpu_ipc =      67.7072
gpu_tot_sim_cycle = 2559194
gpu_tot_sim_insn = 43537047
gpu_tot_ipc =      17.0120
gpu_tot_issued_cta = 360
gpu_occupancy = 69.0940% 
gpu_tot_occupancy = 40.2736% 
max_total_param_size = 0
gpu_stall_dramfull = 39819
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.0096
partiton_level_parallism_total  =       1.7745
partiton_level_parallism_util =       9.0866
partiton_level_parallism_util_total  =      10.7546
L2_BW  =      44.1005 GB/Sec
L2_BW_total  =      77.5110 GB/Sec
gpu_total_sim_rate=5936

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 278659, Miss = 162145, Miss_rate = 0.582, Pending_hits = 4717, Reservation_fails = 269452
	L1D_cache_core[1]: Access = 246527, Miss = 147148, Miss_rate = 0.597, Pending_hits = 4725, Reservation_fails = 243722
	L1D_cache_core[2]: Access = 247886, Miss = 145385, Miss_rate = 0.586, Pending_hits = 4596, Reservation_fails = 247477
	L1D_cache_core[3]: Access = 273971, Miss = 159549, Miss_rate = 0.582, Pending_hits = 5134, Reservation_fails = 276028
	L1D_cache_core[4]: Access = 249474, Miss = 147254, Miss_rate = 0.590, Pending_hits = 4869, Reservation_fails = 242922
	L1D_cache_core[5]: Access = 259121, Miss = 153016, Miss_rate = 0.591, Pending_hits = 5020, Reservation_fails = 271631
	L1D_cache_core[6]: Access = 258985, Miss = 153665, Miss_rate = 0.593, Pending_hits = 5224, Reservation_fails = 256551
	L1D_cache_core[7]: Access = 251845, Miss = 145668, Miss_rate = 0.578, Pending_hits = 4793, Reservation_fails = 244830
	L1D_cache_core[8]: Access = 269020, Miss = 158142, Miss_rate = 0.588, Pending_hits = 5294, Reservation_fails = 275834
	L1D_cache_core[9]: Access = 241091, Miss = 140549, Miss_rate = 0.583, Pending_hits = 4781, Reservation_fails = 237862
	L1D_cache_core[10]: Access = 268738, Miss = 151933, Miss_rate = 0.565, Pending_hits = 5145, Reservation_fails = 248322
	L1D_cache_core[11]: Access = 273387, Miss = 160977, Miss_rate = 0.589, Pending_hits = 5550, Reservation_fails = 290770
	L1D_cache_core[12]: Access = 257709, Miss = 147733, Miss_rate = 0.573, Pending_hits = 4861, Reservation_fails = 254889
	L1D_cache_core[13]: Access = 250485, Miss = 147385, Miss_rate = 0.588, Pending_hits = 4882, Reservation_fails = 269502
	L1D_cache_core[14]: Access = 272819, Miss = 160849, Miss_rate = 0.590, Pending_hits = 5574, Reservation_fails = 296945
	L1D_cache_core[15]: Access = 257847, Miss = 147633, Miss_rate = 0.573, Pending_hits = 4952, Reservation_fails = 248271
	L1D_cache_core[16]: Access = 268168, Miss = 153309, Miss_rate = 0.572, Pending_hits = 5180, Reservation_fails = 273599
	L1D_cache_core[17]: Access = 258936, Miss = 149533, Miss_rate = 0.577, Pending_hits = 5047, Reservation_fails = 267565
	L1D_cache_core[18]: Access = 280262, Miss = 164951, Miss_rate = 0.589, Pending_hits = 5615, Reservation_fails = 318905
	L1D_cache_core[19]: Access = 270775, Miss = 157808, Miss_rate = 0.583, Pending_hits = 5256, Reservation_fails = 293074
	L1D_cache_core[20]: Access = 260128, Miss = 151251, Miss_rate = 0.581, Pending_hits = 5069, Reservation_fails = 272378
	L1D_cache_core[21]: Access = 250792, Miss = 146422, Miss_rate = 0.584, Pending_hits = 5179, Reservation_fails = 273274
	L1D_cache_core[22]: Access = 263025, Miss = 151838, Miss_rate = 0.577, Pending_hits = 5148, Reservation_fails = 269411
	L1D_cache_core[23]: Access = 244236, Miss = 141123, Miss_rate = 0.578, Pending_hits = 4908, Reservation_fails = 268175
	L1D_cache_core[24]: Access = 254336, Miss = 144834, Miss_rate = 0.569, Pending_hits = 4800, Reservation_fails = 259364
	L1D_cache_core[25]: Access = 263332, Miss = 150891, Miss_rate = 0.573, Pending_hits = 5223, Reservation_fails = 270730
	L1D_cache_core[26]: Access = 275439, Miss = 155682, Miss_rate = 0.565, Pending_hits = 5340, Reservation_fails = 286482
	L1D_cache_core[27]: Access = 278767, Miss = 155613, Miss_rate = 0.558, Pending_hits = 5127, Reservation_fails = 285274
	L1D_cache_core[28]: Access = 277208, Miss = 151060, Miss_rate = 0.545, Pending_hits = 5106, Reservation_fails = 259296
	L1D_cache_core[29]: Access = 211406, Miss = 117539, Miss_rate = 0.556, Pending_hits = 4110, Reservation_fails = 156290
	L1D_total_cache_accesses = 7814374
	L1D_total_cache_misses = 4520885
	L1D_total_cache_miss_rate = 0.5785
	L1D_total_cache_pending_hits = 151225
	L1D_total_cache_reservation_fails = 7928825
	L1D_cache_data_port_util = 0.136
	L1D_cache_fill_port_util = 0.196
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3121812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 151225
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3607616
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7927640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 913202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 151225
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7793855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20519

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 436889
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 7490751
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1185
ctas_completed 360, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
7272, 14536, 7148, 10314, 4396, 9636, 19780, 3592, 9359, 8313, 17623, 8895, 10214, 6692, 12642, 10434, 13936, 6007, 30604, 8209, 11232, 6566, 6560, 7520, 
gpgpu_n_tot_thrd_icount = 208593504
gpgpu_n_tot_w_icount = 6518547
gpgpu_n_stall_shd_mem = 4373934
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4520818
gpgpu_n_mem_write_global = 20519
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9486105
gpgpu_n_store_insn = 95059
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 322560
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 4171263
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 202671
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120337	W0_Idle:24113045	W0_Scoreboard:61512851	W1:2052754	W2:762256	W3:498054	W4:371652	W5:297553	W6:237598	W7:215005	W8:196168	W9:171279	W10:150788	W11:137934	W12:116627	W13:113082	W14:101894	W15:82367	W16:81884	W17:75751	W18:67889	W19:61653	W20:64116	W21:63814	W22:63843	W23:59940	W24:59520	W25:55655	W26:55662	W27:55805	W28:52865	W29:44713	W30:39938	W31:26528	W32:83960
single_issue_nums: WS0:1701454	WS1:1612232	WS2:1617086	WS3:1587775	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 36166544 {8:4520818,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820760 {40:20519,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 180832720 {40:4520818,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164152 {8:20519,}
maxmflatency = 3295 
max_icnt2mem_latency = 1691 
maxmrqlatency = 1582 
max_icnt2sh_latency = 77 
averagemflatency = 439 
avg_icnt2mem_latency = 218 
avg_mrq_latency = 16 
avg_icnt2sh_latency = 4 
mrq_lat_table:384137 	5706 	11012 	23350 	25054 	13737 	11023 	13178 	8376 	402 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	774221 	2554844 	1191123 	18630 	2519 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1018687 	273155 	1147072 	2076353 	25683 	387 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2332035 	1467170 	635622 	101904 	4496 	110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	980 	1445 	108 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        48        49         5         7         9         8         5         6         7         5 
dram[1]:        64        64        64        64        64        64        48        50         5         7         8         8         6         5         7         7 
dram[2]:        64        64        64        64        64        64        50        48         5         6         8        12         7         5         5         4 
dram[3]:        64        64        64        64        64        64        50        48         5         5        12        12         6         8         5         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         6         8         6         6 
dram[5]:        64        64        64        64        64        64        48        49         4         5        12        12         7         4         5         5 
dram[6]:        64        64        64        64        64        64        48        51         6         7        12        12         5         5         5         6 
dram[7]:        64        64        64        64        64        64        49        47        10         4        12        12         5         8         8         9 
dram[8]:        64        64        64        64        64        64        46        44         7        10        11        10         8         8        10         8 
dram[9]:        64        64        64        64        64        64        44        45        10        10         9         8         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8         8        14         5         5         4         6 
dram[11]:        64        64        64        64        64        64        44        44         9         8        12        12         6         8         7         6 
maximum service time to same row:
dram[0]:     91061     92721     54892     61187    174664    178689     87482     93673     71541     72759    156586    151087    104767    104474     61209     20546 
dram[1]:     94012     96412     58842     62442    185985    198386     98444    116117     73161     19436    149994    148198    103675    105211     19367     22569 
dram[2]:    150530    147181     63448     59458    200653    202474    118108    119491     19491     22228    146329    139155    107737    106112     95364     96485 
dram[3]:    174059    170289     57294     66996    205097    207467    123090    126270     24392     23383    137586    136932    105257    103024     96102     95267 
dram[4]:    167175    163683     67182     51555    212069    215856    132439    138404     28774     41839    135509    134456    100993    141763     95063     95234 
dram[5]:    161776    159708     51118     50499    219725     34862    156067    160926     41445     39910    133570    134105    137521    149133     96288     96749 
dram[6]:    158251    160206    130515     30231     35851     75709    165839    172100     56072     22829    136024    137370    159264    158156     97525     45164 
dram[7]:    161830    162437     34499     53944     78529     80011    177679    182482     30879     31498    138958    141522    157155    186302     66739     68490 
dram[8]:     79546    118536     57762     61897     85588    121424    187819    193674     34143     32328    144621    145414    211830    211693     17110     19563 
dram[9]:    115402    109200    129596    126336    105512    111402    229875     50173     38216     43846    147870    159515    212010    212251     19186     20044 
dram[10]:     78052     77480     31579     58942    150495    168356     66845     72559     43015     39850    159986    100998    169440    167236     64164     62876 
dram[11]:     86322     88053     54885     48124    169945    157129     77592     82119     59080     77653    161110    158660    104579    106556     61830     59828 
average row accesses per activate:
dram[0]:  1.172429  1.166508  1.167118  1.183038  1.191048  1.191134  1.154795  1.155722  1.115436  1.139352  1.138462  1.138928  1.116002  1.123906  1.123113  1.104087 
dram[1]:  1.166222  1.160332  1.161630  1.183820  1.178866  1.167683  1.158412  1.177160  1.122622  1.127804  1.139434  1.139457  1.149150  1.142043  1.117595  1.128063 
dram[2]:  1.154119  1.149642  1.188318  1.166363  1.177528  1.188042  1.181777  1.163978  1.093238  1.091209  1.115862  1.134035  1.118705  1.124832  1.137264  1.120366 
dram[3]:  1.173400  1.195622  1.204762  1.188306  1.201787  1.191383  1.164875  1.175113  1.099700  1.096170  1.112231  1.118059  1.123646  1.154756  1.115385  1.120273 
dram[4]:  1.204655  1.209715  1.185696  1.186257  1.181391  1.203704  1.170951  1.175900  1.106921  1.109053  1.137176  1.138362  1.126333  1.128305  1.124311  1.120281 
dram[5]:  1.167537  1.176015  1.184710  1.193438  1.205730  1.183596  1.163645  1.170557  1.104504  1.101193  1.127964  1.111212  1.118705  1.116758  1.117347  1.125299 
dram[6]:  1.152840  1.173005  1.180263  1.177749  1.170028  1.181412  1.172471  1.169835  1.133026  1.106993  1.128791  1.149329  1.146201  1.129204  1.147890  1.142918 
dram[7]:  1.170074  1.176934  1.185286  1.180810  1.178670  1.160471  1.159633  1.164799  1.105148  1.102928  1.131022  1.120777  1.100584  1.116387  1.134517  1.123998 
dram[8]:  1.184445  1.180931  1.173094  1.174249  1.174125  1.180822  1.195652  1.173321  1.113971  1.130881  1.154871  1.133902  1.116680  1.095878  1.124837  1.096716 
dram[9]:  1.194219  1.194990  1.188155  1.152413  1.169469  1.183265  1.150286  1.160920  1.111782  1.124853  1.141663  1.148703  1.109292  1.127794  1.139410  1.123567 
dram[10]:  1.171192  1.177768  1.157247  1.174392  1.169567  1.195179  1.159531  1.169431  1.119913  1.115721  1.140471  1.133451  1.114619  1.111615  1.116173  1.119451 
dram[11]:  1.167127  1.181211  1.177894  1.163540  1.194860  1.190932  1.161687  1.161147  1.126599  1.119611  1.111111  1.115278  1.112663  1.132020  1.157282  1.142857 
average row locality = 496003/431500 = 1.149485
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2609      2450      2584      2469      2581      2499      2529      2464      2522      2461      2516      2443      2433      2436      2380      2323 
dram[1]:      2622      2653      2537      2634      2577      2681      2713      2711      2655      2665      2615      2729      2634      2604      2525      2439 
dram[2]:      2602      2563      2543      2559      2620      2603      2620      2598      2603      2644      2610      2479      2486      2511      2468      2447 
dram[3]:      2580      2564      2530      2581      2555      2627      2600      2597      2570      2576      2537      2557      2489      2535      2377      2459 
dram[4]:      2740      2586      2752      2624      2768      2665      2733      2547      2671      2634      2545      2641      2742      2602      2646      2552 
dram[5]:      2458      2432      2495      2437      2567      2482      2439      2457      2526      2492      2521      2458      2487      2439      2408      2352 
dram[6]:      2817      2804      2966      2763      2959      2911      2828      2769      2947      2897      2866      2740      2985      2753      2797      2698 
dram[7]:      2518      2388      2610      2449      2553      2466      2528      2495      2533      2411      2512      2422      2444      2394      2424      2382 
dram[8]:      2782      2663      2677      2581      2650      2586      2805      2586      2727      2644      2774      2659      2717      2525      2585      2437 
dram[9]:      2644      2854      2608      2722      2643      2899      2610      2828      2576      2865      2595      2835      2506      2669      2546      2643 
dram[10]:      2544      2562      2539      2559      2621      2578      2573      2609      2559      2555      2663      2565      2574      2447      2449      2442 
dram[11]:      2533      2477      2483      2419      2557      2364      2644      2349      2554      2415      2500      2409      2465      2296      2485      2304 
total dram reads = 495844
bank skew: 2985/2296 = 1.30
chip skew: 45500/39254 = 1.16
number of total write accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         4        13         4         0 
dram[1]:         8        10         0         0         0         0         0         0         0         0         0         0         4         4        11         4 
dram[2]:        16        10         0         0         0         0         0         0         0         0         0         0         8        12         4         4 
dram[3]:        19        12         0         0         0         0         0         0         0         0         0         0         4         8         4         0 
dram[4]:        12        14         0         0         0         0         0         0         0         0         0         0        16         4        16         0 
dram[5]:         5         0         0         0         0         0         0         0         0         0         0         0         4         0         4         4 
dram[6]:        10        11         0         0         0         0         0         0         0         0         0         0         8         0        20        20 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        21        16        20         8 
dram[8]:        19         0         0         0         0         0         0         0         0         0         0         0         4         4         4         4 
dram[9]:         0        32         0         0         0         0         0         0         0         0         0         0         4        17        16        12 
dram[10]:         4         8         0         0         0         0         0         0         0         0         0         0        12        12         4        16 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0        14         8         8         0 
total dram writes = 602
min_bank_accesses = 0!
chip skew: 81/17 = 4.76
average mf latency per bank:
dram[0]:       4168      4327      2163      2359      2152      2275      2342      2341      2309      2511      2393      2516      6625      6468     11016     11318
dram[1]:       4299      4052      2387      2344      2312      2171      2070      2132      2407      2358      2397      2231      6649      6263     10441     10283
dram[2]:       4000      4307      2358      2299      2259      2266      2315      2253      2379      2119      2304      2464      6725      6523     10300     10745
dram[3]:       4156      4274      2372      2418      2257      2121      2325      2365      2279      2371      2331      2353      6601      6576     11209     10792
dram[4]:       4122      4135      2368      2442      2115      2115      2219      2364      2239      2269      2401      2374      5796      6294      9929     10664
dram[5]:       4478      4229      2362      2369      2202      2374      2426      2261      2416      2429      2385      2397      6670      6720     10866     11053
dram[6]:       3375      3457      2103      2193      2092      2202      1946      2100      2143      2248      2118      2321      5601      6165      9413      9905
dram[7]:       4189      4350      2275      2309      2416      2355      2329      2266      2567      2516      2526      2429      6772      6851     10530     10480
dram[8]:       3629      3827      2103      2292      2225      2314      2143      2502      2121      2376      2226      2368      6438      6832     10350     10707
dram[9]:       3889      3564      2282      2037      2291      2102      2378      2109      2520      2287      2369      2247      6787      6620      9704      9607
dram[10]:       3982      4088      2142      2071      2245      2204      2247      2175      2539      2525      2427      2428      6787      6727     10345     10333
dram[11]:       3859      3973      2147      2247      2309      2403      2265      2480      2598      2548      2499      2422      6945      7155     10277     10999
maximum mf latency per bank:
dram[0]:       2458      2167      2512      2422      2502      2428      2368      2245      2619      2390      2133      2295      2700      2763      2313      2473
dram[1]:       2276      2427      2470      2437      2598      2276      2438      2617      2602      2270      2730      2806      2776      2420      2451      2311
dram[2]:       2542      2424      2577      2280      2473      2582      2607      2275      2499      2422      2899      2974      2817      2632      2885      2424
dram[3]:       2785      2508      2512      2584      2767      2793      2906      2644      2677      2655      2821      2852      2777      2690      2750      2656
dram[4]:       3295      2629      2177      2637      2464      2753      2777      2767      2463      2886      2690      2634      2350      2830      2742      2804
dram[5]:       2390      2183      2293      2490      2907      2514      2986      2557      2484      2490      2708      2732      2431      2664      2882      2736
dram[6]:       3127      2930      2568      2702      2717      2823      2543      2894      2716      2925      2671      3036      2756      3096      2915      2926
dram[7]:       2092      2428      2520      2324      2382      2659      2342      2247      2325      2578      2436      2160      2237      2307      3137      2405
dram[8]:       2729      2679      2352      2448      2837      2693      2587      2326      2643      2717      2730      2683      2703      2405      2705      2605
dram[9]:       2461      2183      2225      2403      2333      2572      2501      2681      2719      2260      2351      2748      2701      2448      2484      2515
dram[10]:       2649      2754      2296      2275      2493      2517      2418      2632      2450      2691      2625      2582      2194      2624      2130      2518
dram[11]:       2700      2373      2519      2054      2458      2334      2630      2424      2523      2263      2526      2280      2243      2363      2541      2355

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6457494 n_act=34579 n_pre=34563 n_ref_event=4572360550251980812 n_req=39709 n_rd=39699 n_rd_L2_A=0 n_write=0 n_wr_bk=37 bw_util=0.02422
n_activity=1031874 dram_eff=0.154
bk0: 2609a 6419709i bk1: 2450a 6427199i bk2: 2584a 6422121i bk3: 2469a 6429293i bk4: 2581a 6420816i bk5: 2499a 6426709i bk6: 2529a 6422389i bk7: 2464a 6426861i bk8: 2522a 6417776i bk9: 2461a 6425221i bk10: 2516a 6421390i bk11: 2443a 6427300i bk12: 2433a 6423790i bk13: 2436a 6425561i bk14: 2380a 6426795i bk15: 2323a 6428831i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129442
Row_Buffer_Locality_read = 0.129474
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.572658
Bank_Level_Parallism_Col = 1.530210
Bank_Level_Parallism_Ready = 1.083453
write_to_read_ratio_blp_rw_average = 0.000487
GrpLevelPara = 1.321373 

BW Util details:
bwutil = 0.024218 
total_CMD = 6562965 
util_bw = 158944 
Wasted_Col = 513629 
Wasted_Row = 210432 
Idle = 5679960 

BW Util Bottlenecks: 
RCDc_limit = 688560 
RCDWRc_limit = 104 
WTRc_limit = 570 
RTWc_limit = 216 
CCDLc_limit = 17399 
rwq = 0 
CCDLc_limit_alone = 17372 
WTRc_limit_alone = 550 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 6562965 
n_nop = 6457494 
Read = 39699 
Write = 0 
L2_Alloc = 0 
L2_WB = 37 
n_act = 34579 
n_pre = 34563 
n_ref = 4572360550251980812 
n_req = 39709 
total_req = 39736 

Dual Bus Interface Util: 
issued_total_row = 69142 
issued_total_col = 39736 
Row_Bus_Util =  0.010535 
CoL_Bus_Util = 0.006055 
Either_Row_CoL_Bus_Util = 0.016071 
Issued_on_Two_Bus_Simul_Util = 0.000519 
issued_two_Eff = 0.032303 
queue_avg = 0.231840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23184
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6452433 n_act=36505 n_pre=36489 n_ref_event=3908412411465448049 n_req=42005 n_rd=41994 n_rd_L2_A=0 n_write=0 n_wr_bk=41 bw_util=0.02562
n_activity=1035667 dram_eff=0.1623
bk0: 2622a 6417056i bk1: 2653a 6411462i bk2: 2537a 6419595i bk3: 2634a 6413001i bk4: 2577a 6418421i bk5: 2681a 6408545i bk6: 2713a 6409659i bk7: 2711a 6407496i bk8: 2655a 6408659i bk9: 2665a 6406172i bk10: 2615a 6412369i bk11: 2729a 6403220i bk12: 2634a 6413619i bk13: 2604a 6410600i bk14: 2525a 6413585i bk15: 2439a 6419996i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131246
Row_Buffer_Locality_read = 0.131281
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.799068
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.083931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025620 
total_CMD = 6562965 
util_bw = 168140 
Wasted_Col = 516304 
Wasted_Row = 199855 
Idle = 5678666 

BW Util Bottlenecks: 
RCDc_limit = 711266 
RCDWRc_limit = 98 
WTRc_limit = 774 
RTWc_limit = 1815 
CCDLc_limit = 20518 
rwq = 0 
CCDLc_limit_alone = 20373 
WTRc_limit_alone = 716 
RTWc_limit_alone = 1728 

Commands details: 
total_CMD = 6562965 
n_nop = 6452433 
Read = 41994 
Write = 0 
L2_Alloc = 0 
L2_WB = 41 
n_act = 36505 
n_pre = 36489 
n_ref = 3908412411465448049 
n_req = 42005 
total_req = 42035 

Dual Bus Interface Util: 
issued_total_row = 72994 
issued_total_col = 42035 
Row_Bus_Util =  0.011122 
CoL_Bus_Util = 0.006405 
Either_Row_CoL_Bus_Util = 0.016842 
Issued_on_Two_Bus_Simul_Util = 0.000685 
issued_two_Eff = 0.040685 
queue_avg = 0.258891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6454329 n_act=35845 n_pre=35829 n_ref_event=3908412411465448049 n_req=40970 n_rd=40956 n_rd_L2_A=0 n_write=0 n_wr_bk=54 bw_util=0.02499
n_activity=1028888 dram_eff=0.1594
bk0: 2602a 6415661i bk1: 2563a 6416478i bk2: 2543a 6421420i bk3: 2559a 6419710i bk4: 2620a 6415402i bk5: 2603a 6421645i bk6: 2620a 6416528i bk7: 2598a 6417448i bk8: 2603a 6409687i bk9: 2644a 6406639i bk10: 2610a 6411528i bk11: 2479a 6420617i bk12: 2486a 6416850i bk13: 2511a 6418699i bk14: 2468a 6423182i bk15: 2447a 6421844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125384
Row_Buffer_Locality_read = 0.125427
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.717004
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.070210
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024995 
total_CMD = 6562965 
util_bw = 164040 
Wasted_Col = 516444 
Wasted_Row = 200050 
Idle = 5682431 

BW Util Bottlenecks: 
RCDc_limit = 704891 
RCDWRc_limit = 134 
WTRc_limit = 831 
RTWc_limit = 352 
CCDLc_limit = 19405 
rwq = 0 
CCDLc_limit_alone = 19352 
WTRc_limit_alone = 792 
RTWc_limit_alone = 338 

Commands details: 
total_CMD = 6562965 
n_nop = 6454329 
Read = 40956 
Write = 0 
L2_Alloc = 0 
L2_WB = 54 
n_act = 35845 
n_pre = 35829 
n_ref = 3908412411465448049 
n_req = 40970 
total_req = 41010 

Dual Bus Interface Util: 
issued_total_row = 71674 
issued_total_col = 41010 
Row_Bus_Util =  0.010921 
CoL_Bus_Util = 0.006249 
Either_Row_CoL_Bus_Util = 0.016553 
Issued_on_Two_Bus_Simul_Util = 0.000617 
issued_two_Eff = 0.037262 
queue_avg = 0.239041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239041
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6455676 n_act=35402 n_pre=35386 n_ref_event=2891422515659624736 n_req=40746 n_rd=40734 n_rd_L2_A=0 n_write=0 n_wr_bk=47 bw_util=0.02486
n_activity=1031060 dram_eff=0.1582
bk0: 2580a 6420219i bk1: 2564a 6420186i bk2: 2530a 6424834i bk3: 2581a 6418915i bk4: 2555a 6424450i bk5: 2627a 6417815i bk6: 2600a 6414466i bk7: 2597a 6415831i bk8: 2570a 6412959i bk9: 2576a 6410237i bk10: 2537a 6415411i bk11: 2557a 6413053i bk12: 2489a 6420437i bk13: 2535a 6418917i bk14: 2377a 6425154i bk15: 2459a 6420328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131448
Row_Buffer_Locality_read = 0.131487
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.698742
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.092212
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024855 
total_CMD = 6562965 
util_bw = 163124 
Wasted_Col = 512399 
Wasted_Row = 203919 
Idle = 5683523 

BW Util Bottlenecks: 
RCDc_limit = 696736 
RCDWRc_limit = 115 
WTRc_limit = 804 
RTWc_limit = 1429 
CCDLc_limit = 19548 
rwq = 0 
CCDLc_limit_alone = 19401 
WTRc_limit_alone = 758 
RTWc_limit_alone = 1328 

Commands details: 
total_CMD = 6562965 
n_nop = 6455676 
Read = 40734 
Write = 0 
L2_Alloc = 0 
L2_WB = 47 
n_act = 35402 
n_pre = 35386 
n_ref = 2891422515659624736 
n_req = 40746 
total_req = 40781 

Dual Bus Interface Util: 
issued_total_row = 70788 
issued_total_col = 40781 
Row_Bus_Util =  0.010786 
CoL_Bus_Util = 0.006214 
Either_Row_CoL_Bus_Util = 0.016348 
Issued_on_Two_Bus_Simul_Util = 0.000652 
issued_two_Eff = 0.039892 
queue_avg = 0.248155 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248155
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6451560 n_act=36745 n_pre=36729 n_ref_event=2891422515659624736 n_req=42464 n_rd=42448 n_rd_L2_A=0 n_write=0 n_wr_bk=62 bw_util=0.02591
n_activity=1033130 dram_eff=0.1646
bk0: 2740a 6408738i bk1: 2586a 6419335i bk2: 2752a 6406115i bk3: 2624a 6415416i bk4: 2768a 6407894i bk5: 2665a 6414999i bk6: 2733a 6406444i bk7: 2547a 6418043i bk8: 2671a 6405640i bk9: 2634a 6407940i bk10: 2545a 6417787i bk11: 2641a 6412417i bk12: 2742a 6401870i bk13: 2602a 6411786i bk14: 2646a 6406032i bk15: 2552a 6414044i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134938
Row_Buffer_Locality_read = 0.134965
Row_Buffer_Locality_write = 0.062500
Bank_Level_Parallism = 2.822600
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025909 
total_CMD = 6562965 
util_bw = 170040 
Wasted_Col = 516905 
Wasted_Row = 196800 
Idle = 5679220 

BW Util Bottlenecks: 
RCDc_limit = 714316 
RCDWRc_limit = 136 
WTRc_limit = 958 
RTWc_limit = 3026 
CCDLc_limit = 21340 
rwq = 0 
CCDLc_limit_alone = 21116 
WTRc_limit_alone = 918 
RTWc_limit_alone = 2842 

Commands details: 
total_CMD = 6562965 
n_nop = 6451560 
Read = 42448 
Write = 0 
L2_Alloc = 0 
L2_WB = 62 
n_act = 36745 
n_pre = 36729 
n_ref = 2891422515659624736 
n_req = 42464 
total_req = 42510 

Dual Bus Interface Util: 
issued_total_row = 73474 
issued_total_col = 42510 
Row_Bus_Util =  0.011195 
CoL_Bus_Util = 0.006477 
Either_Row_CoL_Bus_Util = 0.016975 
Issued_on_Two_Bus_Simul_Util = 0.000698 
issued_two_Eff = 0.041102 
queue_avg = 0.264442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.264442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6458521 n_act=34409 n_pre=34393 n_ref_event=2891422515659624736 n_req=39455 n_rd=39450 n_rd_L2_A=0 n_write=0 n_wr_bk=17 bw_util=0.02405
n_activity=1035781 dram_eff=0.1524
bk0: 2458a 6426908i bk1: 2432a 6431365i bk2: 2495a 6425866i bk3: 2437a 6430108i bk4: 2567a 6423446i bk5: 2482a 6427318i bk6: 2439a 6428204i bk7: 2457a 6429026i bk8: 2526a 6416770i bk9: 2492a 6418569i bk10: 2521a 6419376i bk11: 2458a 6420786i bk12: 2487a 6420292i bk13: 2439a 6420779i bk14: 2408a 6422911i bk15: 2352a 6427995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128222
Row_Buffer_Locality_read = 0.128238
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.586436
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.091815
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024054 
total_CMD = 6562965 
util_bw = 157868 
Wasted_Col = 510169 
Wasted_Row = 211793 
Idle = 5683135 

BW Util Bottlenecks: 
RCDc_limit = 684408 
RCDWRc_limit = 56 
WTRc_limit = 343 
RTWc_limit = 96 
CCDLc_limit = 17686 
rwq = 0 
CCDLc_limit_alone = 17676 
WTRc_limit_alone = 339 
RTWc_limit_alone = 90 

Commands details: 
total_CMD = 6562965 
n_nop = 6458521 
Read = 39450 
Write = 0 
L2_Alloc = 0 
L2_WB = 17 
n_act = 34409 
n_pre = 34393 
n_ref = 2891422515659624736 
n_req = 39455 
total_req = 39467 

Dual Bus Interface Util: 
issued_total_row = 68802 
issued_total_col = 39467 
Row_Bus_Util =  0.010483 
CoL_Bus_Util = 0.006014 
Either_Row_CoL_Bus_Util = 0.015914 
Issued_on_Two_Bus_Simul_Util = 0.000583 
issued_two_Eff = 0.036622 
queue_avg = 0.244483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244483
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6445610 n_act=39474 n_pre=39458 n_ref_event=2891422515659624736 n_req=45519 n_rd=45500 n_rd_L2_A=0 n_write=0 n_wr_bk=69 bw_util=0.02777
n_activity=1031943 dram_eff=0.1766
bk0: 2817a 6389027i bk1: 2804a 6390083i bk2: 2966a 6372205i bk3: 2763a 6393409i bk4: 2959a 6377656i bk5: 2911a 6379995i bk6: 2828a 6386865i bk7: 2769a 6389204i bk8: 2947a 6370952i bk9: 2897a 6373711i bk10: 2866a 6375289i bk11: 2740a 6387650i bk12: 2985a 6366844i bk13: 2753a 6384094i bk14: 2797a 6380194i bk15: 2698a 6387700i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133065
Row_Buffer_Locality_read = 0.133121
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.355478
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083542
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027773 
total_CMD = 6562965 
util_bw = 182276 
Wasted_Col = 519990 
Wasted_Row = 183918 
Idle = 5676781 

BW Util Bottlenecks: 
RCDc_limit = 743161 
RCDWRc_limit = 143 
WTRc_limit = 1600 
RTWc_limit = 1722 
CCDLc_limit = 25288 
rwq = 0 
CCDLc_limit_alone = 25129 
WTRc_limit_alone = 1539 
RTWc_limit_alone = 1624 

Commands details: 
total_CMD = 6562965 
n_nop = 6445610 
Read = 45500 
Write = 0 
L2_Alloc = 0 
L2_WB = 69 
n_act = 39474 
n_pre = 39458 
n_ref = 2891422515659624736 
n_req = 45519 
total_req = 45569 

Dual Bus Interface Util: 
issued_total_row = 78932 
issued_total_col = 45569 
Row_Bus_Util =  0.012027 
CoL_Bus_Util = 0.006943 
Either_Row_CoL_Bus_Util = 0.017881 
Issued_on_Two_Bus_Simul_Util = 0.001089 
issued_two_Eff = 0.060892 
queue_avg = 0.382051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382051
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6457855 n_act=34578 n_pre=34562 n_ref_event=2891422515659624736 n_req=39547 n_rd=39529 n_rd_L2_A=0 n_write=0 n_wr_bk=65 bw_util=0.02413
n_activity=1023763 dram_eff=0.1547
bk0: 2518a 6426692i bk1: 2388a 6433339i bk2: 2610a 6422079i bk3: 2449a 6432118i bk4: 2553a 6424370i bk5: 2466a 6424642i bk6: 2528a 6424300i bk7: 2495a 6425651i bk8: 2533a 6417214i bk9: 2411a 6424886i bk10: 2512a 6422224i bk11: 2422a 6426269i bk12: 2444a 6422068i bk13: 2394a 6426680i bk14: 2424a 6425707i bk15: 2382a 6427591i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125926
Row_Buffer_Locality_read = 0.125983
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.584386
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085908
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024132 
total_CMD = 6562965 
util_bw = 158376 
Wasted_Col = 510287 
Wasted_Row = 204630 
Idle = 5689672 

BW Util Bottlenecks: 
RCDc_limit = 687681 
RCDWRc_limit = 187 
WTRc_limit = 820 
RTWc_limit = 1801 
CCDLc_limit = 18251 
rwq = 0 
CCDLc_limit_alone = 18080 
WTRc_limit_alone = 778 
RTWc_limit_alone = 1672 

Commands details: 
total_CMD = 6562965 
n_nop = 6457855 
Read = 39529 
Write = 0 
L2_Alloc = 0 
L2_WB = 65 
n_act = 34578 
n_pre = 34562 
n_ref = 2891422515659624736 
n_req = 39547 
total_req = 39594 

Dual Bus Interface Util: 
issued_total_row = 69140 
issued_total_col = 39594 
Row_Bus_Util =  0.010535 
CoL_Bus_Util = 0.006033 
Either_Row_CoL_Bus_Util = 0.016016 
Issued_on_Two_Bus_Simul_Util = 0.000552 
issued_two_Eff = 0.034478 
queue_avg = 0.211667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211667
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6451724 n_act=36892 n_pre=36876 n_ref_event=2891422515659624736 n_req=42407 n_rd=42398 n_rd_L2_A=0 n_write=0 n_wr_bk=35 bw_util=0.02586
n_activity=1014611 dram_eff=0.1673
bk0: 2782a 6403463i bk1: 2663a 6412231i bk2: 2677a 6409045i bk3: 2581a 6415653i bk4: 2650a 6409146i bk5: 2586a 6418537i bk6: 2805a 6402322i bk7: 2586a 6412809i bk8: 2727a 6399662i bk9: 2644a 6406585i bk10: 2774a 6401708i bk11: 2659a 6407678i bk12: 2717a 6399545i bk13: 2525a 6411785i bk14: 2585a 6406859i bk15: 2437a 6415291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130356
Row_Buffer_Locality_read = 0.130384
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.908781
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.086418
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025862 
total_CMD = 6562965 
util_bw = 169732 
Wasted_Col = 514009 
Wasted_Row = 188227 
Idle = 5690997 

BW Util Bottlenecks: 
RCDc_limit = 715725 
RCDWRc_limit = 74 
WTRc_limit = 741 
RTWc_limit = 288 
CCDLc_limit = 21149 
rwq = 0 
CCDLc_limit_alone = 21099 
WTRc_limit_alone = 713 
RTWc_limit_alone = 266 

Commands details: 
total_CMD = 6562965 
n_nop = 6451724 
Read = 42398 
Write = 0 
L2_Alloc = 0 
L2_WB = 35 
n_act = 36892 
n_pre = 36876 
n_ref = 2891422515659624736 
n_req = 42407 
total_req = 42433 

Dual Bus Interface Util: 
issued_total_row = 73768 
issued_total_col = 42433 
Row_Bus_Util =  0.011240 
CoL_Bus_Util = 0.006466 
Either_Row_CoL_Bus_Util = 0.016950 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.044588 
queue_avg = 0.283637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283637
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6451153 n_act=37420 n_pre=37404 n_ref_event=3544670595274797939 n_req=43064 n_rd=43043 n_rd_L2_A=0 n_write=0 n_wr_bk=81 bw_util=0.02628
n_activity=1007174 dram_eff=0.1713
bk0: 2644a 6406353i bk1: 2854a 6391359i bk2: 2608a 6407647i bk3: 2722a 6402173i bk4: 2643a 6403895i bk5: 2899a 6389048i bk6: 2610a 6405309i bk7: 2828a 6388506i bk8: 2576a 6399600i bk9: 2865a 6381739i bk10: 2595a 6403599i bk11: 2835a 6389323i bk12: 2506a 6405259i bk13: 2669a 6396940i bk14: 2546a 6404863i bk15: 2643a 6399706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131293
Row_Buffer_Locality_read = 0.131287
Row_Buffer_Locality_write = 0.142857
Bank_Level_Parallism = 3.123015
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.083107
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026283 
total_CMD = 6562965 
util_bw = 172496 
Wasted_Col = 508079 
Wasted_Row = 183339 
Idle = 5699051 

BW Util Bottlenecks: 
RCDc_limit = 714933 
RCDWRc_limit = 150 
WTRc_limit = 1563 
RTWc_limit = 1620 
CCDLc_limit = 22949 
rwq = 0 
CCDLc_limit_alone = 22728 
WTRc_limit_alone = 1459 
RTWc_limit_alone = 1503 

Commands details: 
total_CMD = 6562965 
n_nop = 6451153 
Read = 43043 
Write = 0 
L2_Alloc = 0 
L2_WB = 81 
n_act = 37420 
n_pre = 37404 
n_ref = 3544670595274797939 
n_req = 43064 
total_req = 43124 

Dual Bus Interface Util: 
issued_total_row = 74824 
issued_total_col = 43124 
Row_Bus_Util =  0.011401 
CoL_Bus_Util = 0.006571 
Either_Row_CoL_Bus_Util = 0.017037 
Issued_on_Two_Bus_Simul_Util = 0.000935 
issued_two_Eff = 0.054878 
queue_avg = 0.318099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.318099
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6455104 n_act=35652 n_pre=35636 n_ref_event=3544670595274797939 n_req=40853 n_rd=40839 n_rd_L2_A=0 n_write=0 n_wr_bk=56 bw_util=0.02492
n_activity=1022233 dram_eff=0.16
bk0: 2544a 6420749i bk1: 2562a 6419413i bk2: 2539a 6423245i bk3: 2559a 6423246i bk4: 2621a 6416857i bk5: 2578a 6421928i bk6: 2573a 6418547i bk7: 2609a 6415657i bk8: 2559a 6414136i bk9: 2555a 6413451i bk10: 2663a 6411046i bk11: 2565a 6417468i bk12: 2574a 6414655i bk13: 2447a 6420581i bk14: 2449a 6424167i bk15: 2442a 6422752i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127604
Row_Buffer_Locality_read = 0.127623
Row_Buffer_Locality_write = 0.071429
Bank_Level_Parallism = 2.695526
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.074623
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.024925 
total_CMD = 6562965 
util_bw = 163580 
Wasted_Col = 514988 
Wasted_Row = 199371 
Idle = 5685026 

BW Util Bottlenecks: 
RCDc_limit = 702043 
RCDWRc_limit = 139 
WTRc_limit = 868 
RTWc_limit = 862 
CCDLc_limit = 19854 
rwq = 0 
CCDLc_limit_alone = 19738 
WTRc_limit_alone = 822 
RTWc_limit_alone = 792 

Commands details: 
total_CMD = 6562965 
n_nop = 6455104 
Read = 40839 
Write = 0 
L2_Alloc = 0 
L2_WB = 56 
n_act = 35652 
n_pre = 35636 
n_ref = 3544670595274797939 
n_req = 40853 
total_req = 40895 

Dual Bus Interface Util: 
issued_total_row = 71288 
issued_total_col = 40895 
Row_Bus_Util =  0.010862 
CoL_Bus_Util = 0.006231 
Either_Row_CoL_Bus_Util = 0.016435 
Issued_on_Two_Bus_Simul_Util = 0.000659 
issued_two_Eff = 0.040070 
queue_avg = 0.234437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234437
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=6562965 n_nop=6458803 n_act=34137 n_pre=34121 n_ref_event=3544670595274797939 n_req=39264 n_rd=39254 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.02395
n_activity=1032367 dram_eff=0.1522
bk0: 2533a 6424982i bk1: 2477a 6430810i bk2: 2483a 6428402i bk3: 2419a 6431049i bk4: 2557a 6425548i bk5: 2364a 6435114i bk6: 2644a 6416655i bk7: 2349a 6434411i bk8: 2554a 6418231i bk9: 2415a 6425450i bk10: 2500a 6421093i bk11: 2409a 6427924i bk12: 2465a 6423438i bk13: 2296a 6432964i bk14: 2485a 6426611i bk15: 2304a 6435510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130807
Row_Buffer_Locality_read = 0.130840
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.532018
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.088162
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.023948 
total_CMD = 6562965 
util_bw = 157168 
Wasted_Col = 509848 
Wasted_Row = 211771 
Idle = 5684178 

BW Util Bottlenecks: 
RCDc_limit = 681182 
RCDWRc_limit = 111 
WTRc_limit = 280 
RTWc_limit = 217 
CCDLc_limit = 17555 
rwq = 0 
CCDLc_limit_alone = 17535 
WTRc_limit_alone = 268 
RTWc_limit_alone = 209 

Commands details: 
total_CMD = 6562965 
n_nop = 6458803 
Read = 39254 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 34137 
n_pre = 34121 
n_ref = 3544670595274797939 
n_req = 39264 
total_req = 39292 

Dual Bus Interface Util: 
issued_total_row = 68258 
issued_total_col = 39292 
Row_Bus_Util =  0.010400 
CoL_Bus_Util = 0.005987 
Either_Row_CoL_Bus_Util = 0.015871 
Issued_on_Two_Bus_Simul_Util = 0.000516 
issued_two_Eff = 0.032526 
queue_avg = 0.218615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.218615

========= L2 cache stats =========
L2_cache_bank[0]: Access = 187502, Miss = 20154, Miss_rate = 0.107, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[1]: Access = 188324, Miss = 19545, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[2]: Access = 195426, Miss = 20881, Miss_rate = 0.107, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 187386, Miss = 21118, Miss_rate = 0.113, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 187427, Miss = 20552, Miss_rate = 0.110, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[5]: Access = 188895, Miss = 20406, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 58
L2_cache_bank[6]: Access = 190725, Miss = 20240, Miss_rate = 0.106, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 192116, Miss = 20499, Miss_rate = 0.107, Pending_hits = 4, Reservation_fails = 22
L2_cache_bank[8]: Access = 190859, Miss = 21601, Miss_rate = 0.113, Pending_hits = 31, Reservation_fails = 0
L2_cache_bank[9]: Access = 192154, Miss = 20852, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[10]: Access = 189978, Miss = 19901, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 186199, Miss = 19549, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 6
L2_cache_bank[12]: Access = 186090, Miss = 23169, Miss_rate = 0.125, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 190038, Miss = 22340, Miss_rate = 0.118, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[14]: Access = 190957, Miss = 20126, Miss_rate = 0.105, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 186513, Miss = 19408, Miss_rate = 0.104, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 189732, Miss = 21720, Miss_rate = 0.114, Pending_hits = 41, Reservation_fails = 0
L2_cache_bank[17]: Access = 190772, Miss = 20681, Miss_rate = 0.108, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 189185, Miss = 20728, Miss_rate = 0.110, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[19]: Access = 190288, Miss = 22319, Miss_rate = 0.117, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[20]: Access = 189523, Miss = 20522, Miss_rate = 0.108, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 187101, Miss = 20319, Miss_rate = 0.109, Pending_hits = 3, Reservation_fails = 2
L2_cache_bank[22]: Access = 188571, Miss = 20221, Miss_rate = 0.107, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 185576, Miss = 19033, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4541337
L2_total_cache_misses = 495884
L2_total_cache_miss_rate = 0.1092
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 88
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4024818
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 316361
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 156
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4520818
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20519
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 88
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=4541337
icnt_total_pkts_simt_to_mem=4541337
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4541337
Req_Network_cycles = 2559194
Req_Network_injected_packets_per_cycle =       1.7745 
Req_Network_conflicts_per_cycle =       1.3356
Req_Network_conflicts_per_cycle_util =       8.0927
Req_Bank_Level_Parallism =      10.7522
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.0780
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1158

Reply_Network_injected_packets_num = 4541337
Reply_Network_cycles = 2559194
Reply_Network_injected_packets_per_cycle =        1.7745
Reply_Network_conflicts_per_cycle =        0.7854
Reply_Network_conflicts_per_cycle_util =       4.7608
Reply_Bank_Level_Parallism =      10.7562
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2041
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0592
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 14 sec (7334 sec)
gpgpu_simulation_rate = 5936 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 3922413x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc80067efc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ef0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067ed8..

GPGPU-Sim PTX: cudaLaunch for 0x0x563bc8588ecf (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z4hookiPKmPKiPiPb 
GPGPU-Sim PTX: pushing kernel '_Z4hookiPKmPKiPiPb' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z4hookiPKmPKiPiPb'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Simulation cycle for kernel 4 is = 945000
Simulation cycle for kernel 4 is = 950000
Simulation cycle for kernel 4 is = 955000
Simulation cycle for kernel 4 is = 960000
Simulation cycle for kernel 4 is = 965000
Simulation cycle for kernel 4 is = 970000
Simulation cycle for kernel 4 is = 975000
Simulation cycle for kernel 4 is = 980000
Simulation cycle for kernel 4 is = 985000
Simulation cycle for kernel 4 is = 990000
Simulation cycle for kernel 4 is = 995000
Simulation cycle for kernel 4 is = 1000000
Simulation cycle for kernel 4 is = 1005000
Simulation cycle for kernel 4 is = 1010000
Simulation cycle for kernel 4 is = 1015000
Simulation cycle for kernel 4 is = 1020000
Simulation cycle for kernel 4 is = 1025000
Simulation cycle for kernel 4 is = 1030000
Simulation cycle for kernel 4 is = 1035000
Destroy streams for kernel 5: size 0
kernel_name = _Z4hookiPKmPKiPiPb 
kernel_launch_uid = 5 
gpu_sim_cycle = 1038281
gpu_sim_insn = 12861985
gpu_ipc =      12.3878
gpu_tot_sim_cycle = 3597475
gpu_tot_sim_insn = 56399032
gpu_tot_ipc =      15.6774
gpu_tot_issued_cta = 450
gpu_occupancy = 41.9392% 
gpu_tot_occupancy = 40.7833% 
max_total_param_size = 0
gpu_stall_dramfull = 62095
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1940
partiton_level_parallism_total  =       1.8956
partiton_level_parallism_util =      11.3774
partiton_level_parallism_util_total  =      10.9549
L2_BW  =      95.8319 GB/Sec
L2_BW_total  =      82.7986 GB/Sec
gpu_total_sim_rate=5468

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 400824, Miss = 243189, Miss_rate = 0.607, Pending_hits = 7393, Reservation_fails = 453462
	L1D_cache_core[1]: Access = 354520, Miss = 220662, Miss_rate = 0.622, Pending_hits = 7508, Reservation_fails = 409464
	L1D_cache_core[2]: Access = 355318, Miss = 217740, Miss_rate = 0.613, Pending_hits = 7015, Reservation_fails = 406061
	L1D_cache_core[3]: Access = 392687, Miss = 239561, Miss_rate = 0.610, Pending_hits = 7892, Reservation_fails = 457852
	L1D_cache_core[4]: Access = 358379, Miss = 220606, Miss_rate = 0.616, Pending_hits = 7672, Reservation_fails = 405226
	L1D_cache_core[5]: Access = 372319, Miss = 229550, Miss_rate = 0.617, Pending_hits = 7663, Reservation_fails = 447062
	L1D_cache_core[6]: Access = 372144, Miss = 230191, Miss_rate = 0.619, Pending_hits = 7810, Reservation_fails = 424312
	L1D_cache_core[7]: Access = 361309, Miss = 218500, Miss_rate = 0.605, Pending_hits = 7314, Reservation_fails = 404790
	L1D_cache_core[8]: Access = 386652, Miss = 237850, Miss_rate = 0.615, Pending_hits = 8169, Reservation_fails = 458523
	L1D_cache_core[9]: Access = 346167, Miss = 211154, Miss_rate = 0.610, Pending_hits = 7124, Reservation_fails = 396679
	L1D_cache_core[10]: Access = 386005, Miss = 227995, Miss_rate = 0.591, Pending_hits = 7838, Reservation_fails = 412431
	L1D_cache_core[11]: Access = 393071, Miss = 241967, Miss_rate = 0.616, Pending_hits = 8437, Reservation_fails = 475652
	L1D_cache_core[12]: Access = 369973, Miss = 222023, Miss_rate = 0.600, Pending_hits = 7446, Reservation_fails = 419066
	L1D_cache_core[13]: Access = 360159, Miss = 222091, Miss_rate = 0.617, Pending_hits = 7360, Reservation_fails = 437994
	L1D_cache_core[14]: Access = 392547, Miss = 242181, Miss_rate = 0.617, Pending_hits = 8290, Reservation_fails = 485735
	L1D_cache_core[15]: Access = 370371, Miss = 222023, Miss_rate = 0.599, Pending_hits = 7402, Reservation_fails = 406429
	L1D_cache_core[16]: Access = 385243, Miss = 230606, Miss_rate = 0.599, Pending_hits = 7715, Reservation_fails = 445469
	L1D_cache_core[17]: Access = 371256, Miss = 224807, Miss_rate = 0.606, Pending_hits = 7533, Reservation_fails = 436978
	L1D_cache_core[18]: Access = 402774, Miss = 248174, Miss_rate = 0.616, Pending_hits = 8498, Reservation_fails = 512731
	L1D_cache_core[19]: Access = 388769, Miss = 236877, Miss_rate = 0.609, Pending_hits = 7762, Reservation_fails = 473087
	L1D_cache_core[20]: Access = 374176, Miss = 227891, Miss_rate = 0.609, Pending_hits = 7587, Reservation_fails = 445210
	L1D_cache_core[21]: Access = 361278, Miss = 220645, Miss_rate = 0.611, Pending_hits = 7849, Reservation_fails = 442653
	L1D_cache_core[22]: Access = 378286, Miss = 228920, Miss_rate = 0.605, Pending_hits = 7701, Reservation_fails = 438568
	L1D_cache_core[23]: Access = 351502, Miss = 212521, Miss_rate = 0.605, Pending_hits = 7433, Reservation_fails = 434458
	L1D_cache_core[24]: Access = 365645, Miss = 218012, Miss_rate = 0.596, Pending_hits = 7301, Reservation_fails = 415352
	L1D_cache_core[25]: Access = 378136, Miss = 227442, Miss_rate = 0.601, Pending_hits = 7787, Reservation_fails = 437266
	L1D_cache_core[26]: Access = 394203, Miss = 234316, Miss_rate = 0.594, Pending_hits = 8008, Reservation_fails = 464770
	L1D_cache_core[27]: Access = 398837, Miss = 234284, Miss_rate = 0.587, Pending_hits = 7669, Reservation_fails = 457545
	L1D_cache_core[28]: Access = 396451, Miss = 228793, Miss_rate = 0.577, Pending_hits = 7793, Reservation_fails = 425216
	L1D_cache_core[29]: Access = 305107, Miss = 178255, Miss_rate = 0.584, Pending_hits = 6342, Reservation_fails = 270997
	L1D_total_cache_accesses = 11224108
	L1D_total_cache_misses = 6798826
	L1D_total_cache_miss_rate = 0.6057
	L1D_total_cache_pending_hits = 229311
	L1D_total_cache_reservation_fails = 13001038
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.205
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4175519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 229311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5395849
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12999853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1402910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 229311
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11203589
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20519

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 549491
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12450362
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1185
ctas_completed 450, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
9446, 18418, 9070, 13104, 5562, 12174, 24978, 4506, 11785, 10375, 21925, 11013, 12892, 8362, 16020, 13196, 17594, 7425, 39050, 10383, 14022, 8180, 8118, 9358, 
gpgpu_n_tot_thrd_icount = 260776928
gpgpu_n_tot_w_icount = 8149279
gpgpu_n_stall_shd_mem = 7164114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6798759
gpgpu_n_mem_write_global = 20519
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12964481
gpgpu_n_store_insn = 95059
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 437760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6864409
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 299705
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:162516	W0_Idle:34426246	W0_Scoreboard:90218299	W1:2545218	W2:940732	W3:613808	W4:458092	W5:366920	W6:291904	W7:264899	W8:242084	W9:211226	W10:185790	W11:170816	W12:145102	W13:142645	W14:129888	W15:105698	W16:106413	W17:99021	W18:89277	W19:81105	W20:84446	W21:84175	W22:84354	W23:79157	W24:78532	W25:73469	W26:73334	W27:73523	W28:69677	W29:58804	W30:52739	W31:35096	W32:111335
single_issue_nums: WS0:2128807	WS1:2013349	WS2:2022571	WS3:1984552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54390072 {8:6798759,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820760 {40:20519,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 271950360 {40:6798759,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164152 {8:20519,}
maxmflatency = 3295 
max_icnt2mem_latency = 1732 
maxmrqlatency = 2245 
max_icnt2sh_latency = 77 
averagemflatency = 449 
avg_icnt2mem_latency = 227 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:577858 	8647 	16680 	35397 	38362 	21339 	17509 	21470 	13810 	741 	83 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109217 	3711333 	1966953 	27717 	4058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1467583 	353453 	1595794 	3345544 	56194 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3508548 	2212450 	941400 	149874 	6843 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1403 	1979 	184 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         7        13        12         5         6         8         7 
dram[1]:        64        64        64        64        64        64        48        50         6         7        12        12         6         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         8        12        12         7         5         5         4 
dram[3]:        64        64        64        64        64        64        50        48         5         5        12        12         6         8         5         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         6         8         8         6 
dram[5]:        64        64        64        64        64        64        48        49         4         6        12        12         7         6         5         5 
dram[6]:        64        64        64        64        64        64        48        52         6         7        12        12         5         5         7         6 
dram[7]:        64        64        64        64        64        64        49        47        11         4        12        12         6         8         8         9 
dram[8]:        64        64        64        64        64        64        46        44         7        11        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45        10        10        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8        12        16         5         5         4         7 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         6         8         7         6 
maximum service time to same row:
dram[0]:     91061     92721     54892     61187    174664    178689     87482     93673     71541     72759    156586    151087    104767    104474     61209     20546 
dram[1]:     94012     96412     58842     62442    185985    198386     98444    116117     73161     19450    149994    148198    103675    105211     19367     22569 
dram[2]:    150530    147181     63448     59458    200653    202474    118108    119491     19491     22228    146329    139155    107737    106112     95364     96485 
dram[3]:    174059    170289     57294     66996    205097    207467    123090    126270     25516     25574    137586    137406    105257    103024     96102     95267 
dram[4]:    167175    163683     67182     51555    212069    215856    132439    138404     33067     41839    138826    140053    100993    141763     95063     95234 
dram[5]:    161776    159708     51118     50499    219725     34862    156067    160926     41445     39910    140864    142818    137521    149133     96288     96749 
dram[6]:    158251    160206    130515     54058     35851     75709    165839    172100     56072     22829    145554    148396    159264    158156     97525     45164 
dram[7]:    161830    162437     49143     53944     78529     80011    177679    182482     30879     31498    151259    153898    157155    186302     66739     68490 
dram[8]:     79546    118536     57762     61897     85588    121424    187819    193674     34143     32328    157147    160193    211830    211693     17110     19563 
dram[9]:    115402    109200    129596    126336    105512    111402    229875     50173     38216     43846    163441    167095    212010    212251     19186     20044 
dram[10]:     78052     77480     31579     58942    150495    168356     66845     72559     43015     39850    170545    100998    169440    167236     64164     62876 
dram[11]:     86322     88053     54885     48124    169945    157129     77592     82119     59080     77653    161110    158660    104579    106556     61830     59828 
average row accesses per activate:
dram[0]:  1.166027  1.164114  1.166170  1.181445  1.194436  1.190371  1.152757  1.156037  1.107081  1.133111  1.140676  1.140195  1.114173  1.128314  1.130000  1.110025 
dram[1]:  1.164030  1.161552  1.161349  1.179828  1.176860  1.170317  1.161765  1.176471  1.118916  1.126816  1.132915  1.136689  1.148691  1.143981  1.130949  1.125343 
dram[2]:  1.151533  1.148006  1.190167  1.167520  1.176260  1.183839  1.176019  1.163857  1.096218  1.093253  1.114689  1.137931  1.114909  1.120857  1.138864  1.122400 
dram[3]:  1.178453  1.193161  1.200188  1.191802  1.196594  1.192840  1.165875  1.178378  1.096457  1.095798  1.111878  1.121880  1.120521  1.155422  1.115911  1.119650 
dram[4]:  1.200749  1.208754  1.191277  1.182060  1.183324  1.194601  1.172696  1.176991  1.106949  1.110092  1.136670  1.134067  1.127091  1.136560  1.127695  1.111367 
dram[5]:  1.181385  1.174079  1.185058  1.190077  1.205096  1.182707  1.170206  1.170770  1.100000  1.102774  1.125293  1.119299  1.124142  1.120351  1.117269  1.126027 
dram[6]:  1.150054  1.171687  1.182274  1.182432  1.171794  1.178600  1.172755  1.166254  1.136073  1.108560  1.131195  1.155568  1.142167  1.128841  1.151458  1.150785 
dram[7]:  1.165393  1.173127  1.192238  1.181296  1.176774  1.163602  1.160097  1.164815  1.105399  1.097679  1.132680  1.123856  1.102222  1.115844  1.131773  1.121429 
dram[8]:  1.186953  1.177485  1.175377  1.175854  1.172858  1.180042  1.201125  1.176225  1.114626  1.129259  1.157084  1.139647  1.123770  1.092281  1.123311  1.104446 
dram[9]:  1.192962  1.197234  1.194951  1.153998  1.175516  1.186267  1.152632  1.163188  1.113267  1.126753  1.144267  1.148286  1.110331  1.126319  1.144330  1.124930 
dram[10]:  1.170702  1.176364  1.164143  1.177636  1.169412  1.193127  1.155280  1.168095  1.118952  1.117289  1.142938  1.131167  1.108819  1.108949  1.119674  1.129613 
dram[11]:  1.167274  1.175803  1.182272  1.161578  1.195898  1.185441  1.160916  1.160912  1.127331  1.118329  1.112021  1.115725  1.110714  1.132511  1.159718  1.149126 
average row locality = 751904/653880 = 1.149911
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3944      3721      3916      3744      3907      3783      3826      3734      3815      3737      3811      3733      3677      3696      3615      3520 
dram[1]:      3971      4008      3858      3989      3906      4061      4108      4100      4046      4034      3972      4133      3992      3923      3822      3687 
dram[2]:      3938      3882      3849      3875      3944      3941      3982      3935      3942      3986      3946      3762      3780      3816      3746      3721 
dram[3]:      3910      3869      3837      3896      3865      3965      3929      3924      3899      3912      3866      3866      3782      3833      3589      3714 
dram[4]:      4164      3943      4179      4006      4215      4027      4149      3857      4078      3993      3884      4018      4171      3943      4021      3862 
dram[5]:      3717      3695      3791      3694      3878      3748      3692      3709      3806      3777      3844      3706      3766      3704      3648      3562 
dram[6]:      4264      4275      4482      4200      4495      4428      4270      4237      4450      4442      4337      4182      4488      4187      4258      4099 
dram[7]:      3812      3632      3963      3701      3881      3734      3826      3774      3849      3641      3816      3684      3710      3635      3669      3609 
dram[8]:      4197      4027      4048      3925      4010      3926      4270      3938      4123      4010      4206      4007      4110      3833      3906      3699 
dram[9]:      4000      4316      3929      4099      3985      4388      3942      4291      3902      4338      3942      4321      3792      4050      3879      4003 
dram[10]:      3866      3879      3844      3865      3976      3923      3906      3954      3885      3858      4054      3898      3918      3700      3704      3697 
dram[11]:      3842      3732      3788      3652      3907      3599      4004      3564      3869      3667      3802      3654      3726      3484      3780      3483 
total dram reads = 751659
bank skew: 4495/3483 = 1.29
chip skew: 69094/59553 = 1.16
number of total write accesses:
dram[0]:        12        12         0         0         0         0         0         0         0         0         0         0         8        21         4         4 
dram[1]:        12        14         0         0         0         0         0         0         0         0         0         0         8         8        15        12 
dram[2]:        23        14         0         0         0         0         0         0         0         0         0         0        15        19         8         8 
dram[3]:        23        16         0         0         0         0         0         0         0         0         0         0         8        12         8         4 
dram[4]:        19        21         0         0         0         0         0         0         0         0         0         0        24         8        24         0 
dram[5]:         5         4         0         0         0         0         0         0         0         0         0         0         4         4         4        12 
dram[6]:        14        15         0         0         0         0         0         0         0         0         0         0        12         4        28        27 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        32        23        28         8 
dram[8]:        23         0         0         0         0         0         0         0         0         0         0         0        12         8         8         8 
dram[9]:         0        47         0         0         0         0         0         0         0         0         0         0         8        25        24        15 
dram[10]:         7        12         0         0         0         0         0         0         0         0         0         0        20        20         4        25 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        22        11        12         0 
total dram writes = 931
min_bank_accesses = 0!
chip skew: 119/33 = 3.61
average mf latency per bank:
dram[0]:       4215      4347      2170      2365      2159      2286      2352      2350      2317      2519      2403      2512      6668      6515     11252     11605
dram[1]:       4333      4119      2393      2355      2320      2184      2073      2139      2406      2373      2395      2237      6621      6391     10683     10543
dram[2]:       4048      4360      2375      2308      2283      2281      2320      2265      2391      2148      2314      2469      6797      6620     10529     10979
dram[3]:       4197      4333      2375      2438      2261      2129      2329      2384      2278      2375      2324      2361      6597      6687     11452     11046
dram[4]:       4152      4147      2375      2443      2115      2126      2224      2372      2235      2284      2396      2378      5869      6388     10135     10932
dram[5]:       4373      4248      2359      2377      2208      2393      2426      2274      2435      2443      2378      2412      6769      6809     11091     11304
dram[6]:       3417      3480      2116      2207      2090      2213      1947      2089      2155      2239      2127      2319      5703      6228      9590     10127
dram[7]:       4238      4383      2278      2336      2416      2361      2346      2275      2571      2539      2531      2430      6851      6924     10780     10725
dram[8]:       3677      3866      2110      2300      2232      2320      2134      2503      2135      2381      2228      2391      6540      6793     10578     10964
dram[9]:       3920      3612      2304      2059      2314      2110      2399      2113      2537      2303      2371      2243      6861      6634      9857      9873
dram[10]:       4008      4126      2147      2094      2252      2209      2255      2182      2549      2547      2424      2436      6834      6837     10636     10617
dram[11]:       3885      4028      2140      2262      2297      2405      2274      2482      2609      2553      2498      2428      7053      7212     10476     11308
maximum mf latency per bank:
dram[0]:       2553      2167      2514      2422      2502      2428      2368      2245      2619      2390      2227      2295      2700      2763      2313      2473
dram[1]:       2400      2453      2470      2610      2614      2276      2438      2617      2798      2596      2730      2806      2776      2420      2451      2729
dram[2]:       3012      2483      2695      2406      3056      2582      2672      2653      2803      2954      2930      2974      2817      2632      2971      2667
dram[3]:       2785      2508      2512      2584      2767      2793      2906      2841      2743      2687      2821      2852      2777      2690      2750      2656
dram[4]:       3295      2710      2422      2637      2464      2753      2777      2767      2687      2886      2690      2634      2551      2830      2742      2973
dram[5]:       2708      2575      2293      2490      2907      2514      2986      2557      2648      2490      2708      2732      2590      2664      2941      3087
dram[6]:       3127      3028      2568      2913      2717      2823      2543      2894      2722      3103      2671      3036      2756      3096      2915      2926
dram[7]:       2092      2653      2520      2324      2382      2659      2350      2397      2345      2578      2690      2288      2359      2494      3137      2430
dram[8]:       2729      2761      2366      2565      2837      2693      2587      2326      2643      2717      2730      2683      2703      2405      2842      2605
dram[9]:       2482      2441      2225      2403      2518      2572      2501      2681      2886      2450      2542      2748      2701      2448      2576      2515
dram[10]:       2649      2754      2296      2296      2493      2607      2553      2682      2450      2691      2625      2582      2194      2624      2130      2518
dram[11]:       2700      2373      2771      2054      2458      2446      2698      2424      2817      2511      2526      2280      2532      2363      2729      2497

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9066098 n_act=52433 n_pre=52417 n_ref_event=4572360550251980812 n_req=60195 n_rd=60179 n_rd_L2_A=0 n_write=0 n_wr_bk=61 bw_util=0.02612
n_activity=1526640 dram_eff=0.1578
bk0: 3944a 9006109i bk1: 3721a 9018007i bk2: 3916a 9009277i bk3: 3744a 9019786i bk4: 3907a 9010387i bk5: 3783a 9017892i bk6: 3826a 9010283i bk7: 3734a 9018078i bk8: 3815a 9002883i bk9: 3737a 9012072i bk10: 3811a 9009714i bk11: 3733a 9016078i bk12: 3677a 9014879i bk13: 3696a 9015726i bk14: 3615a 9017752i bk15: 3520a 9022106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129114
Row_Buffer_Locality_read = 0.129148
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.635472
Bank_Level_Parallism_Col = 1.498687
Bank_Level_Parallism_Ready = 1.080234
write_to_read_ratio_blp_rw_average = 0.000464
GrpLevelPara = 1.328145 

BW Util details:
bwutil = 0.026119 
total_CMD = 9225602 
util_bw = 240960 
Wasted_Col = 769754 
Wasted_Row = 306497 
Idle = 7908391 

BW Util Bottlenecks: 
RCDc_limit = 1039491 
RCDWRc_limit = 158 
WTRc_limit = 1048 
RTWc_limit = 366 
CCDLc_limit = 27234 
rwq = 0 
CCDLc_limit_alone = 27169 
WTRc_limit_alone = 996 
RTWc_limit_alone = 353 

Commands details: 
total_CMD = 9225602 
n_nop = 9066098 
Read = 60179 
Write = 0 
L2_Alloc = 0 
L2_WB = 61 
n_act = 52433 
n_pre = 52417 
n_ref = 4572360550251980812 
n_req = 60195 
total_req = 60240 

Dual Bus Interface Util: 
issued_total_row = 104850 
issued_total_col = 60240 
Row_Bus_Util =  0.011365 
CoL_Bus_Util = 0.006530 
Either_Row_CoL_Bus_Util = 0.017289 
Issued_on_Two_Bus_Simul_Util = 0.000605 
issued_two_Eff = 0.035021 
queue_avg = 0.260154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260154
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9058661 n_act=55302 n_pre=55286 n_ref_event=3908412411465448049 n_req=63628 n_rd=63610 n_rd_L2_A=0 n_write=0 n_wr_bk=69 bw_util=0.02761
n_activity=1532952 dram_eff=0.1662
bk0: 3971a 9001757i bk1: 4008a 8995068i bk2: 3858a 9004759i bk3: 3989a 8996853i bk4: 3906a 9003829i bk5: 4061a 8989951i bk6: 4108a 8991231i bk7: 4100a 8987494i bk8: 4046a 8986890i bk9: 4034a 8985111i bk10: 3972a 8993981i bk11: 4133a 8980190i bk12: 3992a 8996422i bk13: 3923a 8993671i bk14: 3822a 8997005i bk15: 3687a 9005987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131059
Row_Buffer_Locality_read = 0.131080
Row_Buffer_Locality_write = 0.055556
Bank_Level_Parallism = 2.874677
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.083637
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027610 
total_CMD = 9225602 
util_bw = 254716 
Wasted_Col = 773424 
Wasted_Row = 290466 
Idle = 7906996 

BW Util Bottlenecks: 
RCDc_limit = 1072658 
RCDWRc_limit = 152 
WTRc_limit = 1332 
RTWc_limit = 4693 
CCDLc_limit = 32043 
rwq = 0 
CCDLc_limit_alone = 31700 
WTRc_limit_alone = 1232 
RTWc_limit_alone = 4450 

Commands details: 
total_CMD = 9225602 
n_nop = 9058661 
Read = 63610 
Write = 0 
L2_Alloc = 0 
L2_WB = 69 
n_act = 55302 
n_pre = 55286 
n_ref = 3908412411465448049 
n_req = 63628 
total_req = 63679 

Dual Bus Interface Util: 
issued_total_row = 110588 
issued_total_col = 63679 
Row_Bus_Util =  0.011987 
CoL_Bus_Util = 0.006902 
Either_Row_CoL_Bus_Util = 0.018095 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.043884 
queue_avg = 0.297032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297032
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9061094 n_act=54323 n_pre=54307 n_ref_event=3908412411465448049 n_req=62068 n_rd=62045 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.02694
n_activity=1524246 dram_eff=0.163
bk0: 3938a 8999194i bk1: 3882a 9000915i bk2: 3849a 9007919i bk3: 3875a 9006668i bk4: 3944a 8999883i bk5: 3941a 9007527i bk6: 3982a 8998659i bk7: 3935a 9001824i bk8: 3942a 8990050i bk9: 3986a 8987365i bk10: 3946a 8994297i bk11: 3762a 9007193i bk12: 3780a 9000406i bk13: 3816a 9003147i bk14: 3746a 9010628i bk15: 3721a 9008381i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124976
Row_Buffer_Locality_read = 0.125022
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.799429
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.072225
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026939 
total_CMD = 9225602 
util_bw = 248528 
Wasted_Col = 772224 
Wasted_Row = 291313 
Idle = 7913537 

BW Util Bottlenecks: 
RCDc_limit = 1063386 
RCDWRc_limit = 240 
WTRc_limit = 1266 
RTWc_limit = 514 
CCDLc_limit = 29964 
rwq = 0 
CCDLc_limit_alone = 29887 
WTRc_limit_alone = 1209 
RTWc_limit_alone = 494 

Commands details: 
total_CMD = 9225602 
n_nop = 9061094 
Read = 62045 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 54323 
n_pre = 54307 
n_ref = 3908412411465448049 
n_req = 62068 
total_req = 62132 

Dual Bus Interface Util: 
issued_total_row = 108630 
issued_total_col = 62132 
Row_Bus_Util =  0.011775 
CoL_Bus_Util = 0.006735 
Either_Row_CoL_Bus_Util = 0.017832 
Issued_on_Two_Bus_Simul_Util = 0.000678 
issued_two_Eff = 0.038016 
queue_avg = 0.277367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.277367
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9063529 n_act=53583 n_pre=53567 n_ref_event=2891422515659624736 n_req=61674 n_rd=61656 n_rd_L2_A=0 n_write=0 n_wr_bk=71 bw_util=0.02676
n_activity=1526712 dram_eff=0.1617
bk0: 3910a 9006769i bk1: 3869a 9008924i bk2: 3837a 9013663i bk3: 3896a 9006082i bk4: 3865a 9012284i bk5: 3965a 9005046i bk6: 3929a 8999726i bk7: 3924a 9001867i bk8: 3899a 8995991i bk9: 3912a 8990868i bk10: 3866a 8997009i bk11: 3866a 8997590i bk12: 3782a 9005405i bk13: 3833a 9004731i bk14: 3589a 9015239i bk15: 3714a 9007765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131384
Row_Buffer_Locality_read = 0.131423
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.768679
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.095787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026763 
total_CMD = 9225602 
util_bw = 246908 
Wasted_Col = 766764 
Wasted_Row = 297087 
Idle = 7914843 

BW Util Bottlenecks: 
RCDc_limit = 1049512 
RCDWRc_limit = 176 
WTRc_limit = 1304 
RTWc_limit = 1573 
CCDLc_limit = 30141 
rwq = 0 
CCDLc_limit_alone = 29954 
WTRc_limit_alone = 1220 
RTWc_limit_alone = 1470 

Commands details: 
total_CMD = 9225602 
n_nop = 9063529 
Read = 61656 
Write = 0 
L2_Alloc = 0 
L2_WB = 71 
n_act = 53583 
n_pre = 53567 
n_ref = 2891422515659624736 
n_req = 61674 
total_req = 61727 

Dual Bus Interface Util: 
issued_total_row = 107150 
issued_total_col = 61727 
Row_Bus_Util =  0.011614 
CoL_Bus_Util = 0.006691 
Either_Row_CoL_Bus_Util = 0.017568 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.041981 
queue_avg = 0.284661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284661
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9056745 n_act=55859 n_pre=55843 n_ref_event=2891422515659624736 n_req=64535 n_rd=64510 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02801
n_activity=1529732 dram_eff=0.1689
bk0: 4164a 8990282i bk1: 3943a 9002780i bk2: 4179a 8985403i bk3: 4006a 8996408i bk4: 4215a 8986734i bk5: 4027a 8998776i bk6: 4149a 8985299i bk7: 3857a 9004394i bk8: 4078a 8982958i bk9: 3993a 8989217i bk10: 3884a 9000770i bk11: 4018a 8990583i bk12: 4171a 8977157i bk13: 3943a 8996305i bk14: 4021a 8984294i bk15: 3862a 8996473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134609
Row_Buffer_Locality_read = 0.134646
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 2.905399
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085358
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028012 
total_CMD = 9225602 
util_bw = 258424 
Wasted_Col = 775291 
Wasted_Row = 285747 
Idle = 7906140 

BW Util Bottlenecks: 
RCDc_limit = 1080123 
RCDWRc_limit = 218 
WTRc_limit = 1661 
RTWc_limit = 6292 
CCDLc_limit = 33080 
rwq = 0 
CCDLc_limit_alone = 32597 
WTRc_limit_alone = 1581 
RTWc_limit_alone = 5889 

Commands details: 
total_CMD = 9225602 
n_nop = 9056745 
Read = 64510 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 55859 
n_pre = 55843 
n_ref = 2891422515659624736 
n_req = 64535 
total_req = 64606 

Dual Bus Interface Util: 
issued_total_row = 111702 
issued_total_col = 64606 
Row_Bus_Util =  0.012108 
CoL_Bus_Util = 0.007003 
Either_Row_CoL_Bus_Util = 0.018303 
Issued_on_Two_Bus_Simul_Util = 0.000808 
issued_two_Eff = 0.044126 
queue_avg = 0.306029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.306029
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9067982 n_act=52024 n_pre=52008 n_ref_event=2891422515659624736 n_req=59746 n_rd=59737 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02591
n_activity=1534569 dram_eff=0.1558
bk0: 3717a 9020641i bk1: 3695a 9021528i bk2: 3791a 9013799i bk3: 3694a 9020514i bk4: 3878a 9012343i bk5: 3748a 9018580i bk6: 3692a 9020339i bk7: 3709a 9021142i bk8: 3806a 9002103i bk9: 3777a 9003725i bk10: 3844a 9004460i bk11: 3706a 9010880i bk12: 3766a 9007018i bk13: 3704a 9007479i bk14: 3648a 9011666i bk15: 3562a 9017812i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129465
Row_Buffer_Locality_read = 0.129484
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.659358
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025915 
total_CMD = 9225602 
util_bw = 239080 
Wasted_Col = 761917 
Wasted_Row = 308809 
Idle = 7915796 

BW Util Bottlenecks: 
RCDc_limit = 1029134 
RCDWRc_limit = 77 
WTRc_limit = 741 
RTWc_limit = 527 
CCDLc_limit = 27599 
rwq = 0 
CCDLc_limit_alone = 27563 
WTRc_limit_alone = 729 
RTWc_limit_alone = 503 

Commands details: 
total_CMD = 9225602 
n_nop = 9067982 
Read = 59737 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 52024 
n_pre = 52008 
n_ref = 2891422515659624736 
n_req = 59746 
total_req = 59770 

Dual Bus Interface Util: 
issued_total_row = 104032 
issued_total_col = 59770 
Row_Bus_Util =  0.011276 
CoL_Bus_Util = 0.006479 
Either_Row_CoL_Bus_Util = 0.017085 
Issued_on_Two_Bus_Simul_Util = 0.000670 
issued_two_Eff = 0.039221 
queue_avg = 0.282063 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.282063
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9047960 n_act=59877 n_pre=59861 n_ref_event=2891422515659624736 n_req=69121 n_rd=69094 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.03
n_activity=1529867 dram_eff=0.1809
bk0: 4264a 8960049i bk1: 4275a 8959284i bk2: 4482a 8934578i bk3: 4200a 8967838i bk4: 4495a 8939390i bk5: 4428a 8942023i bk6: 4270a 8958793i bk7: 4237a 8954972i bk8: 4450a 8932316i bk9: 4442a 8930946i bk10: 4337a 8939067i bk11: 4182a 8955274i bk12: 4488a 8929240i bk13: 4187a 8950503i bk14: 4258a 8945067i bk15: 4099a 8955399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133910
Row_Buffer_Locality_read = 0.133962
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.451259
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080266
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.030001 
total_CMD = 9225602 
util_bw = 276776 
Wasted_Col = 777533 
Wasted_Row = 267600 
Idle = 7903693 

BW Util Bottlenecks: 
RCDc_limit = 1120877 
RCDWRc_limit = 207 
WTRc_limit = 2260 
RTWc_limit = 6415 
CCDLc_limit = 39606 
rwq = 0 
CCDLc_limit_alone = 39155 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 6046 

Commands details: 
total_CMD = 9225602 
n_nop = 9047960 
Read = 69094 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 59877 
n_pre = 59861 
n_ref = 2891422515659624736 
n_req = 69121 
total_req = 69194 

Dual Bus Interface Util: 
issued_total_row = 119738 
issued_total_col = 69194 
Row_Bus_Util =  0.012979 
CoL_Bus_Util = 0.007500 
Either_Row_CoL_Bus_Util = 0.019255 
Issued_on_Two_Bus_Simul_Util = 0.001224 
issued_two_Eff = 0.063555 
queue_avg = 0.450228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.450228
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9066478 n_act=52432 n_pre=52416 n_ref_event=2891422515659624736 n_req=59961 n_rd=59936 n_rd_L2_A=0 n_write=0 n_wr_bk=91 bw_util=0.02603
n_activity=1515306 dram_eff=0.1585
bk0: 3812a 9017159i bk1: 3632a 9025122i bk2: 3963a 9009084i bk3: 3701a 9024447i bk4: 3881a 9011152i bk5: 3734a 9015994i bk6: 3826a 9014546i bk7: 3774a 9015280i bk8: 3849a 9001182i bk9: 3641a 9014363i bk10: 3816a 9009157i bk11: 3684a 9014867i bk12: 3710a 9009016i bk13: 3635a 9015744i bk14: 3669a 9016819i bk15: 3609a 9016797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125748
Row_Buffer_Locality_read = 0.125801
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.661614
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085374
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026026 
total_CMD = 9225602 
util_bw = 240108 
Wasted_Col = 763570 
Wasted_Row = 296922 
Idle = 7925002 

BW Util Bottlenecks: 
RCDc_limit = 1037467 
RCDWRc_limit = 248 
WTRc_limit = 1183 
RTWc_limit = 1976 
CCDLc_limit = 27894 
rwq = 0 
CCDLc_limit_alone = 27693 
WTRc_limit_alone = 1119 
RTWc_limit_alone = 1839 

Commands details: 
total_CMD = 9225602 
n_nop = 9066478 
Read = 59936 
Write = 0 
L2_Alloc = 0 
L2_WB = 91 
n_act = 52432 
n_pre = 52416 
n_ref = 2891422515659624736 
n_req = 59961 
total_req = 60027 

Dual Bus Interface Util: 
issued_total_row = 104848 
issued_total_col = 60027 
Row_Bus_Util =  0.011365 
CoL_Bus_Util = 0.006507 
Either_Row_CoL_Bus_Util = 0.017248 
Issued_on_Two_Bus_Simul_Util = 0.000623 
issued_two_Eff = 0.036142 
queue_avg = 0.243613 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243613
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9057688 n_act=55807 n_pre=55791 n_ref_event=2891422515659624736 n_req=64250 n_rd=64235 n_rd_L2_A=0 n_write=0 n_wr_bk=59 bw_util=0.02788
n_activity=1503347 dram_eff=0.1711
bk0: 4197a 8981219i bk1: 4027a 8993579i bk2: 4048a 8990795i bk3: 3925a 8998078i bk4: 4010a 8991115i bk5: 3926a 9002130i bk6: 4270a 8978309i bk7: 3938a 8995621i bk8: 4123a 8974220i bk9: 4010a 8984825i bk10: 4206a 8978247i bk11: 4007a 8990454i bk12: 4110a 8977452i bk13: 3833a 8992171i bk14: 3906a 8986996i bk15: 3699a 9000983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131611
Row_Buffer_Locality_read = 0.131626
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 2.987246
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083327
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027876 
total_CMD = 9225602 
util_bw = 257176 
Wasted_Col = 768783 
Wasted_Row = 274700 
Idle = 7924943 

BW Util Bottlenecks: 
RCDc_limit = 1077137 
RCDWRc_limit = 119 
WTRc_limit = 1231 
RTWc_limit = 2434 
CCDLc_limit = 33010 
rwq = 0 
CCDLc_limit_alone = 32741 
WTRc_limit_alone = 1138 
RTWc_limit_alone = 2258 

Commands details: 
total_CMD = 9225602 
n_nop = 9057688 
Read = 64235 
Write = 0 
L2_Alloc = 0 
L2_WB = 59 
n_act = 55807 
n_pre = 55791 
n_ref = 2891422515659624736 
n_req = 64250 
total_req = 64294 

Dual Bus Interface Util: 
issued_total_row = 111598 
issued_total_col = 64294 
Row_Bus_Util =  0.012097 
CoL_Bus_Util = 0.006969 
Either_Row_CoL_Bus_Util = 0.018201 
Issued_on_Two_Bus_Simul_Util = 0.000865 
issued_two_Eff = 0.047512 
queue_avg = 0.334170 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.33417
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9056605 n_act=56555 n_pre=56539 n_ref_event=3544670595274797939 n_req=65208 n_rd=65177 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.02831
n_activity=1495065 dram_eff=0.1747
bk0: 4000a 8984928i bk1: 4316a 8963017i bk2: 3929a 8990696i bk3: 4099a 8981151i bk4: 3985a 8983230i bk5: 4388a 8959308i bk6: 3942a 8984093i bk7: 4291a 8958087i bk8: 3902a 8974610i bk9: 4338a 8946069i bk10: 3942a 8981074i bk11: 4321a 8955663i bk12: 3792a 8983190i bk13: 4050a 8969252i bk14: 3879a 8980663i bk15: 4003a 8975029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132852
Row_Buffer_Locality_read = 0.132869
Row_Buffer_Locality_write = 0.096774
Bank_Level_Parallism = 3.205803
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.082911
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028311 
total_CMD = 9225602 
util_bw = 261184 
Wasted_Col = 759168 
Wasted_Row = 270520 
Idle = 7934730 

BW Util Bottlenecks: 
RCDc_limit = 1075312 
RCDWRc_limit = 231 
WTRc_limit = 2326 
RTWc_limit = 3947 
CCDLc_limit = 35528 
rwq = 0 
CCDLc_limit_alone = 35105 
WTRc_limit_alone = 2188 
RTWc_limit_alone = 3662 

Commands details: 
total_CMD = 9225602 
n_nop = 9056605 
Read = 65177 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 56555 
n_pre = 56539 
n_ref = 3544670595274797939 
n_req = 65208 
total_req = 65296 

Dual Bus Interface Util: 
issued_total_row = 113094 
issued_total_col = 65296 
Row_Bus_Util =  0.012259 
CoL_Bus_Util = 0.007078 
Either_Row_CoL_Bus_Util = 0.018318 
Issued_on_Two_Bus_Simul_Util = 0.001018 
issued_two_Eff = 0.055581 
queue_avg = 0.382277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.382277
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9062304 n_act=54039 n_pre=54023 n_ref_event=3544670595274797939 n_req=61950 n_rd=61927 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.02689
n_activity=1511728 dram_eff=0.1641
bk0: 3866a 9007411i bk1: 3879a 9006467i bk2: 3844a 9012269i bk3: 3865a 9013364i bk4: 3976a 9001428i bk5: 3923a 9008655i bk6: 3906a 9002204i bk7: 3954a 9000539i bk8: 3885a 8996281i bk9: 3858a 8997484i bk10: 4054a 8991031i bk11: 3898a 9000364i bk12: 3918a 8997485i bk13: 3700a 9007935i bk14: 3704a 9012520i bk15: 3697a 9009603i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.127893
Row_Buffer_Locality_read = 0.127893
Row_Buffer_Locality_write = 0.130435
Bank_Level_Parallism = 2.778169
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.077447
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026888 
total_CMD = 9225602 
util_bw = 248060 
Wasted_Col = 770330 
Wasted_Row = 288273 
Idle = 7918939 

BW Util Bottlenecks: 
RCDc_limit = 1058728 
RCDWRc_limit = 205 
WTRc_limit = 1505 
RTWc_limit = 1689 
CCDLc_limit = 30286 
rwq = 0 
CCDLc_limit_alone = 30089 
WTRc_limit_alone = 1430 
RTWc_limit_alone = 1567 

Commands details: 
total_CMD = 9225602 
n_nop = 9062304 
Read = 61927 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 54039 
n_pre = 54023 
n_ref = 3544670595274797939 
n_req = 61950 
total_req = 62015 

Dual Bus Interface Util: 
issued_total_row = 108062 
issued_total_col = 62015 
Row_Bus_Util =  0.011713 
CoL_Bus_Util = 0.006722 
Either_Row_CoL_Bus_Util = 0.017701 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.041513 
queue_avg = 0.272308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.272308
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9225602 n_nop=9067913 n_act=51784 n_pre=51768 n_ref_event=3544670595274797939 n_req=59568 n_rd=59553 n_rd_L2_A=0 n_write=0 n_wr_bk=57 bw_util=0.02585
n_activity=1529500 dram_eff=0.1559
bk0: 3842a 9015478i bk1: 3732a 9023643i bk2: 3788a 9019687i bk3: 3652a 9024641i bk4: 3907a 9013652i bk5: 3599a 9029000i bk6: 4004a 9000501i bk7: 3564a 9028660i bk8: 3869a 9005100i bk9: 3667a 9015078i bk10: 3802a 9007169i bk11: 3654a 9017760i bk12: 3726a 9012210i bk13: 3484a 9025790i bk14: 3780a 9015846i bk15: 3483a 9031963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130825
Row_Buffer_Locality_read = 0.130858
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.598384
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.085606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025845 
total_CMD = 9225602 
util_bw = 238440 
Wasted_Col = 764052 
Wasted_Row = 308699 
Idle = 7914411 

BW Util Bottlenecks: 
RCDc_limit = 1028322 
RCDWRc_limit = 167 
WTRc_limit = 639 
RTWc_limit = 308 
CCDLc_limit = 27144 
rwq = 0 
CCDLc_limit_alone = 27111 
WTRc_limit_alone = 618 
RTWc_limit_alone = 296 

Commands details: 
total_CMD = 9225602 
n_nop = 9067913 
Read = 59553 
Write = 0 
L2_Alloc = 0 
L2_WB = 57 
n_act = 51784 
n_pre = 51768 
n_ref = 3544670595274797939 
n_req = 59568 
total_req = 59610 

Dual Bus Interface Util: 
issued_total_row = 103552 
issued_total_col = 59610 
Row_Bus_Util =  0.011224 
CoL_Bus_Util = 0.006461 
Either_Row_CoL_Bus_Util = 0.017093 
Issued_on_Two_Bus_Simul_Util = 0.000593 
issued_two_Eff = 0.034708 
queue_avg = 0.251866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 281298, Miss = 30511, Miss_rate = 0.108, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 283269, Miss = 29668, Miss_rate = 0.105, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 291956, Miss = 31678, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 282123, Miss = 31937, Miss_rate = 0.113, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 281705, Miss = 31127, Miss_rate = 0.110, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 284680, Miss = 30920, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 58
L2_cache_bank[6]: Access = 285186, Miss = 30679, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 288687, Miss = 30982, Miss_rate = 0.107, Pending_hits = 6, Reservation_fails = 22
L2_cache_bank[8]: Access = 286942, Miss = 32865, Miss_rate = 0.115, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[9]: Access = 289200, Miss = 31650, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 283390, Miss = 30142, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 280194, Miss = 29595, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 6
L2_cache_bank[12]: Access = 279637, Miss = 35048, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 286150, Miss = 34055, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 286456, Miss = 30530, Miss_rate = 0.107, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 280139, Miss = 29411, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 284734, Miss = 32873, Miss_rate = 0.115, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[17]: Access = 286191, Miss = 31365, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 283251, Miss = 31371, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 285851, Miss = 33810, Miss_rate = 0.118, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 284809, Miss = 31153, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 281613, Miss = 30776, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 2
L2_cache_bank[22]: Access = 282985, Miss = 30718, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 278832, Miss = 28835, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6819278
L2_total_cache_misses = 751699
L2_total_cache_miss_rate = 0.1102
L2_total_cache_pending_hits = 257
L2_total_cache_reservation_fails = 88
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6046844
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6798759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20519
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 88
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6819278
icnt_total_pkts_simt_to_mem=6819278
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6819278
Req_Network_cycles = 3597475
Req_Network_injected_packets_per_cycle =       1.8956 
Req_Network_conflicts_per_cycle =       1.4345
Req_Network_conflicts_per_cycle_util =       8.2880
Req_Bank_Level_Parallism =      10.9518
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.0218
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1248

Reply_Network_injected_packets_num = 6819278
Reply_Network_cycles = 3597475
Reply_Network_injected_packets_per_cycle =        1.8956
Reply_Network_conflicts_per_cycle =        0.8378
Reply_Network_conflicts_per_cycle_util =       4.8430
Reply_Bank_Level_Parallism =      10.9583
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2165
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0632
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 51 min, 53 sec (10313 sec)
gpgpu_simulation_rate = 5468 (inst/sec)
gpgpu_simulation_rate = 348 (cycle/sec)
gpgpu_silicon_slowdown = 3922413x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc80067f2c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc80067f20..

GPGPU-Sim PTX: cudaLaunch for 0x0x563bc858904a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z8shortcutiPi 
GPGPU-Sim PTX: pushing kernel '_Z8shortcutiPi' to stream 0, gridDim= (90,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z8shortcutiPi'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z8shortcutiPi'
Destroy streams for kernel 6: size 0
kernel_name = _Z8shortcutiPi 
kernel_launch_uid = 6 
gpu_sim_cycle = 5742
gpu_sim_insn = 390700
gpu_ipc =      68.0425
gpu_tot_sim_cycle = 3603217
gpu_tot_sim_insn = 56789732
gpu_tot_ipc =      15.7608
gpu_tot_issued_cta = 540
gpu_occupancy = 72.8222% 
gpu_tot_occupancy = 40.8024% 
max_total_param_size = 0
gpu_stall_dramfull = 62095
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5037
partiton_level_parallism_total  =       1.8934
partiton_level_parallism_util =      12.1513
partiton_level_parallism_util_total  =      10.9554
L2_BW  =      21.9997 GB/Sec
L2_BW_total  =      82.7018 GB/Sec
gpu_total_sim_rate=5500

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 400944, Miss = 243285, Miss_rate = 0.607, Pending_hits = 7393, Reservation_fails = 453567
	L1D_cache_core[1]: Access = 354640, Miss = 220759, Miss_rate = 0.622, Pending_hits = 7531, Reservation_fails = 409572
	L1D_cache_core[2]: Access = 355438, Miss = 217837, Miss_rate = 0.613, Pending_hits = 7038, Reservation_fails = 406169
	L1D_cache_core[3]: Access = 392807, Miss = 239658, Miss_rate = 0.610, Pending_hits = 7915, Reservation_fails = 457961
	L1D_cache_core[4]: Access = 358499, Miss = 220703, Miss_rate = 0.616, Pending_hits = 7695, Reservation_fails = 405329
	L1D_cache_core[5]: Access = 372439, Miss = 229647, Miss_rate = 0.617, Pending_hits = 7686, Reservation_fails = 447170
	L1D_cache_core[6]: Access = 372264, Miss = 230288, Miss_rate = 0.619, Pending_hits = 7833, Reservation_fails = 424420
	L1D_cache_core[7]: Access = 361429, Miss = 218597, Miss_rate = 0.605, Pending_hits = 7337, Reservation_fails = 404899
	L1D_cache_core[8]: Access = 386772, Miss = 237947, Miss_rate = 0.615, Pending_hits = 8191, Reservation_fails = 458628
	L1D_cache_core[9]: Access = 346287, Miss = 211251, Miss_rate = 0.610, Pending_hits = 7147, Reservation_fails = 396784
	L1D_cache_core[10]: Access = 386125, Miss = 228092, Miss_rate = 0.591, Pending_hits = 7856, Reservation_fails = 412528
	L1D_cache_core[11]: Access = 393191, Miss = 242064, Miss_rate = 0.616, Pending_hits = 8460, Reservation_fails = 475761
	L1D_cache_core[12]: Access = 370093, Miss = 222120, Miss_rate = 0.600, Pending_hits = 7469, Reservation_fails = 419174
	L1D_cache_core[13]: Access = 360279, Miss = 222188, Miss_rate = 0.617, Pending_hits = 7383, Reservation_fails = 438102
	L1D_cache_core[14]: Access = 392667, Miss = 242278, Miss_rate = 0.617, Pending_hits = 8313, Reservation_fails = 485838
	L1D_cache_core[15]: Access = 370491, Miss = 222120, Miss_rate = 0.600, Pending_hits = 7425, Reservation_fails = 406538
	L1D_cache_core[16]: Access = 385363, Miss = 230703, Miss_rate = 0.599, Pending_hits = 7738, Reservation_fails = 445572
	L1D_cache_core[17]: Access = 371376, Miss = 224904, Miss_rate = 0.606, Pending_hits = 7556, Reservation_fails = 437081
	L1D_cache_core[18]: Access = 402894, Miss = 248271, Miss_rate = 0.616, Pending_hits = 8521, Reservation_fails = 512840
	L1D_cache_core[19]: Access = 388889, Miss = 236974, Miss_rate = 0.609, Pending_hits = 7785, Reservation_fails = 473190
	L1D_cache_core[20]: Access = 374296, Miss = 227988, Miss_rate = 0.609, Pending_hits = 7610, Reservation_fails = 445318
	L1D_cache_core[21]: Access = 361398, Miss = 220742, Miss_rate = 0.611, Pending_hits = 7872, Reservation_fails = 442762
	L1D_cache_core[22]: Access = 378406, Miss = 229017, Miss_rate = 0.605, Pending_hits = 7724, Reservation_fails = 438677
	L1D_cache_core[23]: Access = 351622, Miss = 212618, Miss_rate = 0.605, Pending_hits = 7456, Reservation_fails = 434567
	L1D_cache_core[24]: Access = 365765, Miss = 218109, Miss_rate = 0.596, Pending_hits = 7324, Reservation_fails = 415445
	L1D_cache_core[25]: Access = 378256, Miss = 227539, Miss_rate = 0.602, Pending_hits = 7810, Reservation_fails = 437369
	L1D_cache_core[26]: Access = 394323, Miss = 234413, Miss_rate = 0.594, Pending_hits = 8030, Reservation_fails = 464879
	L1D_cache_core[27]: Access = 398957, Miss = 234381, Miss_rate = 0.587, Pending_hits = 7692, Reservation_fails = 457653
	L1D_cache_core[28]: Access = 396571, Miss = 228890, Miss_rate = 0.577, Pending_hits = 7816, Reservation_fails = 425324
	L1D_cache_core[29]: Access = 305206, Miss = 178335, Miss_rate = 0.584, Pending_hits = 6361, Reservation_fails = 271082
	L1D_total_cache_accesses = 11227687
	L1D_total_cache_misses = 6801718
	L1D_total_cache_miss_rate = 0.6058
	L1D_total_cache_pending_hits = 229967
	L1D_total_cache_reservation_fails = 13004199
	L1D_cache_data_port_util = 0.126
	L1D_cache_fill_port_util = 0.205
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4175550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 229967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5396594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13003014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1405057
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 229967
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20452
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 67
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 11207168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20519

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 552652
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 12450362
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1185
ctas_completed 540, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 
distro:
9464, 18436, 9088, 13122, 5580, 12192, 24996, 4524, 11803, 10393, 21943, 11031, 12910, 8380, 16038, 13214, 17612, 7443, 39068, 10401, 14040, 8198, 8136, 9376, 
gpgpu_n_tot_thrd_icount = 261190624
gpgpu_n_tot_w_icount = 8162207
gpgpu_n_stall_shd_mem = 7164114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6801651
gpgpu_n_mem_write_global = 20519
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 13010281
gpgpu_n_store_insn = 95059
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 483840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6864409
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 299705
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:166904	W0_Idle:34427602	W0_Scoreboard:90278955	W1:2545218	W2:940732	W3:613808	W4:458092	W5:366920	W6:291904	W7:264899	W8:242084	W9:211226	W10:185790	W11:170816	W12:145102	W13:142645	W14:129888	W15:105698	W16:106413	W17:99021	W18:89277	W19:81105	W20:84454	W21:84175	W22:84354	W23:79157	W24:78532	W25:73469	W26:73334	W27:73523	W28:69677	W29:58804	W30:52739	W31:35096	W32:124255
single_issue_nums: WS0:2132039	WS1:2016581	WS2:2025803	WS3:1987784	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 54413208 {8:6801651,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 820760 {40:20519,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 272066040 {40:6801651,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 164152 {8:20519,}
maxmflatency = 3295 
max_icnt2mem_latency = 1732 
maxmrqlatency = 2245 
max_icnt2sh_latency = 77 
averagemflatency = 449 
avg_icnt2mem_latency = 227 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 4 
mrq_lat_table:577897 	8648 	16686 	35416 	38369 	21339 	17509 	21470 	13810 	741 	83 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1109465 	3713975 	1966955 	27717 	4058 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1467944 	354573 	1597205 	3345544 	56194 	710 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3510048 	2213227 	941791 	150098 	6843 	163 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1404 	1979 	184 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        50        49         5         7        13        12         5         6         8         7 
dram[1]:        64        64        64        64        64        64        48        50         6         7        12        12         6         5         8         7 
dram[2]:        64        64        64        64        64        64        50        48         5         8        12        12         7         5         5         4 
dram[3]:        64        64        64        64        64        64        50        48         5         5        12        12         6         8         5         5 
dram[4]:        64        64        64        64        64        64        48        49         5         6        12        12         6         8         8         6 
dram[5]:        64        64        64        64        64        64        48        49         4         6        12        12         7         6         5         5 
dram[6]:        64        64        64        64        64        64        48        52         6         7        12        12         5         5         7         6 
dram[7]:        64        64        64        64        64        64        49        47        11         4        12        12         6         8         8         9 
dram[8]:        64        64        64        64        64        64        46        44         7        11        12        12         8         8        11         8 
dram[9]:        64        64        64        64        64        64        44        45        10        10        12        12         8         6         8         7 
dram[10]:        64        64        64        64        64        64        44        44        14         8        12        16         5         5         4         7 
dram[11]:        64        64        64        64        64        64        44        44         9         8        16        16         6         8         7         6 
maximum service time to same row:
dram[0]:     91061     92721     54892     61187    174664    178689     87482     93673     71541     72759    156586    151087    104767    104474     61209     20546 
dram[1]:     94012     96412     58842     62442    185985    198386     98444    116117     73161     19450    149994    148198    103675    105211     19367     22569 
dram[2]:    150530    147181     63448     59458    200653    202474    118108    119491     19491     22228    146329    139155    107737    106112     95364     96485 
dram[3]:    174059    170289     57294     66996    205097    207467    123090    126270     25516     25574    137586    137406    105257    103024     96102     95267 
dram[4]:    167175    163683     67182     51555    212069    215856    132439    138404     33067     41839    138826    140053    100993    141763     95063     95234 
dram[5]:    161776    159708     51118     50499    219725     34862    156067    160926     41445     39910    140864    142818    137521    149133     96288     96749 
dram[6]:    158251    160206    130515     54058     35851     75709    165839    172100     56072     22829    145554    148396    159264    158156     97525     45164 
dram[7]:    161830    162437     49143     53944     78529     80011    177679    182482     30879     31498    151259    153898    157155    186302     66739     68490 
dram[8]:     79546    118536     57762     61897     85588    121424    187819    193674     34143     32328    157147    160193    211830    211693     17110     19563 
dram[9]:    115402    109200    129596    126336    105512    111402    229875     50173     38216     43846    163441    167095    212010    212251     19186     20044 
dram[10]:     78052     77480     31579     58942    150495    168356     66845     72559     43015     39850    170545    100998    169440    167236     64164     62876 
dram[11]:     86322     88053     54885     48124    169945    157129     77592     82119     59080     77653    161110    158660    104579    106556     61830     59828 
average row accesses per activate:
dram[0]:  1.166027  1.164114  1.166170  1.181445  1.194436  1.190371  1.152757  1.156037  1.107081  1.133111  1.140676  1.140195  1.115047  1.129494  1.130000  1.110025 
dram[1]:  1.164030  1.161552  1.161349  1.179828  1.176860  1.170317  1.161765  1.176471  1.118916  1.126816  1.132915  1.136689  1.149511  1.144814  1.130949  1.125343 
dram[2]:  1.151533  1.148006  1.190167  1.167520  1.176260  1.183839  1.176019  1.163857  1.096218  1.093253  1.114689  1.137931  1.115169  1.120821  1.138864  1.122400 
dram[3]:  1.178453  1.193161  1.200188  1.191802  1.196594  1.192840  1.165875  1.178378  1.096457  1.095798  1.111878  1.121880  1.121374  1.155422  1.115911  1.119650 
dram[4]:  1.200749  1.208754  1.191277  1.182060  1.183324  1.194601  1.172696  1.176991  1.106949  1.110092  1.136670  1.134067  1.127057  1.136521  1.127695  1.111367 
dram[5]:  1.181385  1.174079  1.185058  1.190077  1.205096  1.182707  1.170206  1.170770  1.100000  1.102774  1.125293  1.119299  1.124142  1.120351  1.117269  1.126027 
dram[6]:  1.150054  1.171687  1.182274  1.182432  1.171794  1.178600  1.172755  1.166254  1.136073  1.108560  1.131195  1.155568  1.142167  1.128841  1.151458  1.150785 
dram[7]:  1.165393  1.173127  1.192238  1.181296  1.176774  1.163602  1.160097  1.164815  1.105399  1.097679  1.132680  1.123856  1.103377  1.116728  1.131773  1.121429 
dram[8]:  1.186953  1.177485  1.175377  1.175854  1.172858  1.180042  1.201125  1.176225  1.114626  1.129259  1.157084  1.139647  1.125102  1.093109  1.123311  1.104446 
dram[9]:  1.192962  1.197234  1.194951  1.153998  1.175516  1.186267  1.152632  1.163188  1.113267  1.126753  1.144267  1.148286  1.111176  1.127116  1.144330  1.124930 
dram[10]:  1.170702  1.176364  1.164143  1.177636  1.169412  1.193127  1.155280  1.168095  1.118952  1.117289  1.142938  1.131167  1.109918  1.110114  1.119674  1.129613 
dram[11]:  1.167274  1.175803  1.182272  1.161578  1.195898  1.185441  1.160916  1.160912  1.127331  1.118329  1.112021  1.115725  1.111871  1.133442  1.159718  1.149126 
average row locality = 751976/653899 = 1.149988
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3944      3721      3916      3744      3907      3783      3826      3734      3815      3737      3811      3733      3681      3701      3615      3520 
dram[1]:      3971      4008      3858      3989      3906      4061      4108      4100      4046      4034      3972      4133      3996      3927      3822      3687 
dram[2]:      3938      3882      3849      3875      3944      3941      3982      3935      3942      3986      3946      3762      3782      3817      3746      3721 
dram[3]:      3910      3869      3837      3896      3865      3965      3929      3924      3899      3912      3866      3866      3786      3833      3589      3714 
dram[4]:      4164      3943      4179      4006      4215      4027      4149      3857      4078      3993      3884      4018      4172      3944      4021      3862 
dram[5]:      3717      3695      3791      3694      3878      3748      3692      3709      3806      3777      3844      3706      3766      3704      3648      3562 
dram[6]:      4264      4275      4482      4200      4495      4428      4270      4237      4450      4442      4337      4182      4488      4187      4258      4099 
dram[7]:      3812      3632      3963      3701      3881      3734      3826      3774      3849      3641      3816      3684      3715      3639      3669      3609 
dram[8]:      4197      4027      4048      3925      4010      3926      4270      3938      4123      4010      4206      4007      4116      3837      3906      3699 
dram[9]:      4000      4316      3929      4099      3985      4388      3942      4291      3902      4338      3942      4321      3796      4054      3879      4003 
dram[10]:      3866      3879      3844      3865      3976      3923      3906      3954      3885      3858      4054      3898      3923      3705      3704      3697 
dram[11]:      3842      3732      3788      3652      3907      3599      4004      3564      3869      3667      3802      3654      3731      3488      3780      3483 
total dram reads = 751731
bank skew: 4495/3483 = 1.29
chip skew: 69094/59562 = 1.16
number of total write accesses:
dram[0]:        12        12         0         0         0         0         0         0         0         0         0         0         8        21         4         4 
dram[1]:        12        14         0         0         0         0         0         0         0         0         0         0         8         8        15        12 
dram[2]:        23        14         0         0         0         0         0         0         0         0         0         0        15        19         8         8 
dram[3]:        23        16         0         0         0         0         0         0         0         0         0         0         8        12         8         4 
dram[4]:        19        21         0         0         0         0         0         0         0         0         0         0        24         8        24         0 
dram[5]:         5         4         0         0         0         0         0         0         0         0         0         0         4         4         4        12 
dram[6]:        14        15         0         0         0         0         0         0         0         0         0         0        12         4        28        27 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0        32        23        28         8 
dram[8]:        23         0         0         0         0         0         0         0         0         0         0         0        12         8         8         8 
dram[9]:         0        47         0         0         0         0         0         0         0         0         0         0         8        25        24        15 
dram[10]:         7        12         0         0         0         0         0         0         0         0         0         0        20        20         4        25 
dram[11]:        12         0         0         0         0         0         0         0         0         0         0         0        22        11        12         0 
total dram writes = 931
min_bank_accesses = 0!
chip skew: 119/33 = 3.61
average mf latency per bank:
dram[0]:       4217      4349      2170      2365      2159      2286      2352      2350      2317      2519      2403      2512      6663      6509     11257     11612
dram[1]:       4335      4121      2393      2355      2320      2184      2073      2139      2406      2373      2395      2237      6617      6387     10688     10549
dram[2]:       4050      4363      2375      2308      2283      2281      2320      2265      2391      2148      2314      2469      6796      6621     10535     10985
dram[3]:       4199      4335      2375      2438      2261      2129      2329      2384      2278      2375      2324      2361      6593      6689     11458     11051
dram[4]:       4154      4149      2375      2443      2115      2126      2224      2372      2235      2284      2396      2378      5870      6389     10140     10938
dram[5]:       4375      4250      2359      2377      2208      2393      2426      2274      2435      2443      2378      2412      6772      6811     11097     11310
dram[6]:       3419      3481      2116      2207      2090      2213      1947      2089      2155      2239      2127      2319      5705      6231      9595     10132
dram[7]:       4240      4385      2278      2336      2416      2361      2346      2275      2571      2539      2531      2430      6846      6919     10786     10731
dram[8]:       3679      3868      2110      2300      2232      2320      2134      2503      2135      2381      2228      2391      6533      6788     10584     10970
dram[9]:       3922      3614      2304      2059      2314      2110      2399      2113      2537      2303      2371      2243      6857      6630      9863      9879
dram[10]:       4010      4128      2147      2094      2252      2209      2255      2182      2549      2547      2424      2436      6828      6831     10642     10623
dram[11]:       3887      4029      2140      2262      2297      2405      2274      2482      2609      2553      2498      2428      7046      7207     10481     11314
maximum mf latency per bank:
dram[0]:       2553      2167      2514      2422      2502      2428      2368      2245      2619      2390      2227      2295      2700      2763      2313      2473
dram[1]:       2400      2453      2470      2610      2614      2276      2438      2617      2798      2596      2730      2806      2776      2420      2451      2729
dram[2]:       3012      2483      2695      2406      3056      2582      2672      2653      2803      2954      2930      2974      2817      2632      2971      2667
dram[3]:       2785      2508      2512      2584      2767      2793      2906      2841      2743      2687      2821      2852      2777      2690      2750      2656
dram[4]:       3295      2710      2422      2637      2464      2753      2777      2767      2687      2886      2690      2634      2551      2830      2742      2973
dram[5]:       2708      2575      2293      2490      2907      2514      2986      2557      2648      2490      2708      2732      2590      2664      2941      3087
dram[6]:       3127      3028      2568      2913      2717      2823      2543      2894      2722      3103      2671      3036      2756      3096      2915      2926
dram[7]:       2092      2653      2520      2324      2382      2659      2350      2397      2345      2578      2690      2288      2359      2494      3137      2430
dram[8]:       2729      2761      2366      2565      2837      2693      2587      2326      2643      2717      2730      2683      2703      2405      2842      2605
dram[9]:       2482      2441      2225      2403      2518      2572      2501      2681      2886      2450      2542      2748      2701      2448      2576      2515
dram[10]:       2649      2754      2296      2296      2493      2607      2553      2682      2450      2691      2625      2582      2194      2624      2130      2518
dram[11]:       2700      2373      2771      2054      2458      2446      2698      2424      2817      2511      2526      2280      2532      2363      2729      2497

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9080808 n_act=52435 n_pre=52419 n_ref_event=4572360550251980812 n_req=60204 n_rd=60188 n_rd_L2_A=0 n_write=0 n_wr_bk=61 bw_util=0.02608
n_activity=1526791 dram_eff=0.1578
bk0: 3944a 9020831i bk1: 3721a 9032729i bk2: 3916a 9023999i bk3: 3744a 9034509i bk4: 3907a 9025110i bk5: 3783a 9032615i bk6: 3826a 9025006i bk7: 3734a 9032801i bk8: 3815a 9017606i bk9: 3737a 9026796i bk10: 3811a 9024438i bk11: 3733a 9030803i bk12: 3681a 9029536i bk13: 3701a 9030399i bk14: 3615a 9032473i bk15: 3520a 9036828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129211
Row_Buffer_Locality_read = 0.129245
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.635324
Bank_Level_Parallism_Col = 1.498655
Bank_Level_Parallism_Ready = 1.080223
write_to_read_ratio_blp_rw_average = 0.000464
GrpLevelPara = 1.328126 

BW Util details:
bwutil = 0.026081 
total_CMD = 9240325 
util_bw = 240996 
Wasted_Col = 769796 
Wasted_Row = 306542 
Idle = 7922991 

BW Util Bottlenecks: 
RCDc_limit = 1039529 
RCDWRc_limit = 158 
WTRc_limit = 1048 
RTWc_limit = 366 
CCDLc_limit = 27238 
rwq = 0 
CCDLc_limit_alone = 27173 
WTRc_limit_alone = 996 
RTWc_limit_alone = 353 

Commands details: 
total_CMD = 9240325 
n_nop = 9080808 
Read = 60188 
Write = 0 
L2_Alloc = 0 
L2_WB = 61 
n_act = 52435 
n_pre = 52419 
n_ref = 4572360550251980812 
n_req = 60204 
total_req = 60249 

Dual Bus Interface Util: 
issued_total_row = 104854 
issued_total_col = 60249 
Row_Bus_Util =  0.011347 
CoL_Bus_Util = 0.006520 
Either_Row_CoL_Bus_Util = 0.017263 
Issued_on_Two_Bus_Simul_Util = 0.000605 
issued_two_Eff = 0.035018 
queue_avg = 0.259753 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.259753
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9073372 n_act=55304 n_pre=55288 n_ref_event=3908412411465448049 n_req=63636 n_rd=63618 n_rd_L2_A=0 n_write=0 n_wr_bk=69 bw_util=0.02757
n_activity=1533114 dram_eff=0.1662
bk0: 3971a 9016479i bk1: 4008a 9009790i bk2: 3858a 9019482i bk3: 3989a 9011576i bk4: 3906a 9018552i bk5: 4061a 9004674i bk6: 4108a 9005954i bk7: 4100a 9002217i bk8: 4046a 9001614i bk9: 4034a 8999835i bk10: 3972a 9008705i bk11: 4133a 8994914i bk12: 3996a 9011087i bk13: 3927a 9008322i bk14: 3822a 9011726i bk15: 3687a 9020709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131136
Row_Buffer_Locality_read = 0.131158
Row_Buffer_Locality_write = 0.055556
Bank_Level_Parallism = 2.874612
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.083642
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027569 
total_CMD = 9240325 
util_bw = 254748 
Wasted_Col = 773454 
Wasted_Row = 290490 
Idle = 7921633 

BW Util Bottlenecks: 
RCDc_limit = 1072698 
RCDWRc_limit = 152 
WTRc_limit = 1332 
RTWc_limit = 4693 
CCDLc_limit = 32049 
rwq = 0 
CCDLc_limit_alone = 31706 
WTRc_limit_alone = 1232 
RTWc_limit_alone = 4450 

Commands details: 
total_CMD = 9240325 
n_nop = 9073372 
Read = 63618 
Write = 0 
L2_Alloc = 0 
L2_WB = 69 
n_act = 55304 
n_pre = 55288 
n_ref = 3908412411465448049 
n_req = 63636 
total_req = 63687 

Dual Bus Interface Util: 
issued_total_row = 110592 
issued_total_col = 63687 
Row_Bus_Util =  0.011968 
CoL_Bus_Util = 0.006892 
Either_Row_CoL_Bus_Util = 0.018068 
Issued_on_Two_Bus_Simul_Util = 0.000793 
issued_two_Eff = 0.043881 
queue_avg = 0.296574 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296574
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9075810 n_act=54325 n_pre=54309 n_ref_event=3908412411465448049 n_req=62071 n_rd=62048 n_rd_L2_A=0 n_write=0 n_wr_bk=87 bw_util=0.0269
n_activity=1524450 dram_eff=0.163
bk0: 3938a 9013916i bk1: 3882a 9015637i bk2: 3849a 9022642i bk3: 3875a 9021391i bk4: 3944a 9014606i bk5: 3941a 9022250i bk6: 3982a 9013382i bk7: 3935a 9016547i bk8: 3942a 9004774i bk9: 3986a 9002089i bk10: 3946a 9009021i bk11: 3762a 9021917i bk12: 3782a 9015076i bk13: 3817a 9017821i bk14: 3746a 9025349i bk15: 3721a 9023103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.124986
Row_Buffer_Locality_read = 0.125032
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.799284
Bank_Level_Parallism_Col = 1.925669
Bank_Level_Parallism_Ready = 1.072222
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026897 
total_CMD = 9240325 
util_bw = 248540 
Wasted_Col = 772274 
Wasted_Row = 291361 
Idle = 7928150 

BW Util Bottlenecks: 
RCDc_limit = 1063434 
RCDWRc_limit = 240 
WTRc_limit = 1266 
RTWc_limit = 514 
CCDLc_limit = 29966 
rwq = 0 
CCDLc_limit_alone = 29889 
WTRc_limit_alone = 1209 
RTWc_limit_alone = 494 

Commands details: 
total_CMD = 9240325 
n_nop = 9075810 
Read = 62048 
Write = 0 
L2_Alloc = 0 
L2_WB = 87 
n_act = 54325 
n_pre = 54309 
n_ref = 3908412411465448049 
n_req = 62071 
total_req = 62135 

Dual Bus Interface Util: 
issued_total_row = 108634 
issued_total_col = 62135 
Row_Bus_Util =  0.011757 
CoL_Bus_Util = 0.006724 
Either_Row_CoL_Bus_Util = 0.017804 
Issued_on_Two_Bus_Simul_Util = 0.000677 
issued_two_Eff = 0.038015 
queue_avg = 0.276930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27693
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9078246 n_act=53584 n_pre=53568 n_ref_event=2891422515659624736 n_req=61678 n_rd=61660 n_rd_L2_A=0 n_write=0 n_wr_bk=71 bw_util=0.02672
n_activity=1526814 dram_eff=0.1617
bk0: 3910a 9021491i bk1: 3869a 9023646i bk2: 3837a 9028386i bk3: 3896a 9020805i bk4: 3865a 9027007i bk5: 3965a 9019769i bk6: 3929a 9014449i bk7: 3924a 9016590i bk8: 3899a 9010715i bk9: 3912a 9005592i bk10: 3866a 9011733i bk11: 3866a 9012314i bk12: 3786a 9020065i bk13: 3833a 9019453i bk14: 3589a 9029961i bk15: 3714a 9022487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131425
Row_Buffer_Locality_read = 0.131463
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.768587
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.095781
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026722 
total_CMD = 9240325 
util_bw = 246924 
Wasted_Col = 766794 
Wasted_Row = 297111 
Idle = 7929496 

BW Util Bottlenecks: 
RCDc_limit = 1049536 
RCDWRc_limit = 176 
WTRc_limit = 1304 
RTWc_limit = 1573 
CCDLc_limit = 30147 
rwq = 0 
CCDLc_limit_alone = 29960 
WTRc_limit_alone = 1220 
RTWc_limit_alone = 1470 

Commands details: 
total_CMD = 9240325 
n_nop = 9078246 
Read = 61660 
Write = 0 
L2_Alloc = 0 
L2_WB = 71 
n_act = 53584 
n_pre = 53568 
n_ref = 2891422515659624736 
n_req = 61678 
total_req = 61731 

Dual Bus Interface Util: 
issued_total_row = 107152 
issued_total_col = 61731 
Row_Bus_Util =  0.011596 
CoL_Bus_Util = 0.006681 
Either_Row_CoL_Bus_Util = 0.017540 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.041980 
queue_avg = 0.284219 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284219
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9071462 n_act=55861 n_pre=55845 n_ref_event=2891422515659624736 n_req=64537 n_rd=64512 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.02797
n_activity=1529888 dram_eff=0.1689
bk0: 4164a 9005004i bk1: 3943a 9017502i bk2: 4179a 9000126i bk3: 4006a 9011131i bk4: 4215a 9001457i bk5: 4027a 9013499i bk6: 4149a 9000022i bk7: 3857a 9019117i bk8: 4078a 8997682i bk9: 3993a 9003941i bk10: 3884a 9015494i bk11: 4018a 9005307i bk12: 4172a 8991832i bk13: 3944a 9010979i bk14: 4021a 8999016i bk15: 3862a 9011195i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.134605
Row_Buffer_Locality_read = 0.134642
Row_Buffer_Locality_write = 0.040000
Bank_Level_Parallism = 2.905255
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085356
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027968 
total_CMD = 9240325 
util_bw = 258432 
Wasted_Col = 775339 
Wasted_Row = 285795 
Idle = 7920759 

BW Util Bottlenecks: 
RCDc_limit = 1080171 
RCDWRc_limit = 218 
WTRc_limit = 1661 
RTWc_limit = 6292 
CCDLc_limit = 33080 
rwq = 0 
CCDLc_limit_alone = 32597 
WTRc_limit_alone = 1581 
RTWc_limit_alone = 5889 

Commands details: 
total_CMD = 9240325 
n_nop = 9071462 
Read = 64512 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 55861 
n_pre = 55845 
n_ref = 2891422515659624736 
n_req = 64537 
total_req = 64608 

Dual Bus Interface Util: 
issued_total_row = 111706 
issued_total_col = 64608 
Row_Bus_Util =  0.012089 
CoL_Bus_Util = 0.006992 
Either_Row_CoL_Bus_Util = 0.018275 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.044125 
queue_avg = 0.305542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9082705 n_act=52024 n_pre=52008 n_ref_event=2891422515659624736 n_req=59746 n_rd=59737 n_rd_L2_A=0 n_write=0 n_wr_bk=33 bw_util=0.02587
n_activity=1534569 dram_eff=0.1558
bk0: 3717a 9035364i bk1: 3695a 9036251i bk2: 3791a 9028522i bk3: 3694a 9035237i bk4: 3878a 9027066i bk5: 3748a 9033303i bk6: 3692a 9035062i bk7: 3709a 9035865i bk8: 3806a 9016826i bk9: 3777a 9018448i bk10: 3844a 9019183i bk11: 3706a 9025603i bk12: 3766a 9021741i bk13: 3704a 9022202i bk14: 3648a 9026389i bk15: 3562a 9032535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.129465
Row_Buffer_Locality_read = 0.129484
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.659358
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.088278
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025874 
total_CMD = 9240325 
util_bw = 239080 
Wasted_Col = 761917 
Wasted_Row = 308809 
Idle = 7930519 

BW Util Bottlenecks: 
RCDc_limit = 1029134 
RCDWRc_limit = 77 
WTRc_limit = 741 
RTWc_limit = 527 
CCDLc_limit = 27599 
rwq = 0 
CCDLc_limit_alone = 27563 
WTRc_limit_alone = 729 
RTWc_limit_alone = 503 

Commands details: 
total_CMD = 9240325 
n_nop = 9082705 
Read = 59737 
Write = 0 
L2_Alloc = 0 
L2_WB = 33 
n_act = 52024 
n_pre = 52008 
n_ref = 2891422515659624736 
n_req = 59746 
total_req = 59770 

Dual Bus Interface Util: 
issued_total_row = 104032 
issued_total_col = 59770 
Row_Bus_Util =  0.011258 
CoL_Bus_Util = 0.006468 
Either_Row_CoL_Bus_Util = 0.017058 
Issued_on_Two_Bus_Simul_Util = 0.000669 
issued_two_Eff = 0.039221 
queue_avg = 0.281614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281614
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9062683 n_act=59877 n_pre=59861 n_ref_event=2891422515659624736 n_req=69121 n_rd=69094 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.02995
n_activity=1529867 dram_eff=0.1809
bk0: 4264a 8974772i bk1: 4275a 8974007i bk2: 4482a 8949301i bk3: 4200a 8982561i bk4: 4495a 8954113i bk5: 4428a 8956746i bk6: 4270a 8973516i bk7: 4237a 8969695i bk8: 4450a 8947039i bk9: 4442a 8945669i bk10: 4337a 8953790i bk11: 4182a 8969997i bk12: 4488a 8943963i bk13: 4187a 8965226i bk14: 4258a 8959790i bk15: 4099a 8970122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.133910
Row_Buffer_Locality_read = 0.133962
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 3.451259
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.080266
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.029953 
total_CMD = 9240325 
util_bw = 276776 
Wasted_Col = 777533 
Wasted_Row = 267600 
Idle = 7918416 

BW Util Bottlenecks: 
RCDc_limit = 1120877 
RCDWRc_limit = 207 
WTRc_limit = 2260 
RTWc_limit = 6415 
CCDLc_limit = 39606 
rwq = 0 
CCDLc_limit_alone = 39155 
WTRc_limit_alone = 2178 
RTWc_limit_alone = 6046 

Commands details: 
total_CMD = 9240325 
n_nop = 9062683 
Read = 69094 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 59877 
n_pre = 59861 
n_ref = 2891422515659624736 
n_req = 69121 
total_req = 69194 

Dual Bus Interface Util: 
issued_total_row = 119738 
issued_total_col = 69194 
Row_Bus_Util =  0.012958 
CoL_Bus_Util = 0.007488 
Either_Row_CoL_Bus_Util = 0.019225 
Issued_on_Two_Bus_Simul_Util = 0.001222 
issued_two_Eff = 0.063555 
queue_avg = 0.449511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.449511
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9081188 n_act=52434 n_pre=52418 n_ref_event=2891422515659624736 n_req=59970 n_rd=59945 n_rd_L2_A=0 n_write=0 n_wr_bk=91 bw_util=0.02599
n_activity=1515531 dram_eff=0.1585
bk0: 3812a 9031881i bk1: 3632a 9039844i bk2: 3963a 9023807i bk3: 3701a 9039170i bk4: 3881a 9025875i bk5: 3734a 9030717i bk6: 3826a 9029269i bk7: 3774a 9030003i bk8: 3849a 9015905i bk9: 3641a 9029086i bk10: 3816a 9023882i bk11: 3684a 9029592i bk12: 3715a 9023689i bk13: 3639a 9030403i bk14: 3669a 9031540i bk15: 3609a 9031518i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.125846
Row_Buffer_Locality_read = 0.125899
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.661454
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.085362
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025989 
total_CMD = 9240325 
util_bw = 240144 
Wasted_Col = 763627 
Wasted_Row = 296967 
Idle = 7939587 

BW Util Bottlenecks: 
RCDc_limit = 1037515 
RCDWRc_limit = 248 
WTRc_limit = 1183 
RTWc_limit = 1976 
CCDLc_limit = 27903 
rwq = 0 
CCDLc_limit_alone = 27702 
WTRc_limit_alone = 1119 
RTWc_limit_alone = 1839 

Commands details: 
total_CMD = 9240325 
n_nop = 9081188 
Read = 59945 
Write = 0 
L2_Alloc = 0 
L2_WB = 91 
n_act = 52434 
n_pre = 52418 
n_ref = 2891422515659624736 
n_req = 59970 
total_req = 60036 

Dual Bus Interface Util: 
issued_total_row = 104852 
issued_total_col = 60036 
Row_Bus_Util =  0.011347 
CoL_Bus_Util = 0.006497 
Either_Row_CoL_Bus_Util = 0.017222 
Issued_on_Two_Bus_Simul_Util = 0.000622 
issued_two_Eff = 0.036139 
queue_avg = 0.243232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243232
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9072397 n_act=55809 n_pre=55793 n_ref_event=2891422515659624736 n_req=64260 n_rd=64245 n_rd_L2_A=0 n_write=0 n_wr_bk=59 bw_util=0.02784
n_activity=1503523 dram_eff=0.1711
bk0: 4197a 8995941i bk1: 4027a 9008301i bk2: 4048a 9005517i bk3: 3925a 9012801i bk4: 4010a 9005838i bk5: 3926a 9016853i bk6: 4270a 8993032i bk7: 3938a 9010344i bk8: 4123a 8988943i bk9: 4010a 8999549i bk10: 4206a 8992971i bk11: 4007a 9005178i bk12: 4116a 8992102i bk13: 3837a 9006830i bk14: 3906a 9001718i bk15: 3699a 9015705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.131715
Row_Buffer_Locality_read = 0.131730
Row_Buffer_Locality_write = 0.066667
Bank_Level_Parallism = 2.987031
Bank_Level_Parallism_Col = 2.188063
Bank_Level_Parallism_Ready = 1.083315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.027836 
total_CMD = 9240325 
util_bw = 257216 
Wasted_Col = 768847 
Wasted_Row = 274740 
Idle = 7939522 

BW Util Bottlenecks: 
RCDc_limit = 1077185 
RCDWRc_limit = 119 
WTRc_limit = 1231 
RTWc_limit = 2434 
CCDLc_limit = 33026 
rwq = 0 
CCDLc_limit_alone = 32757 
WTRc_limit_alone = 1138 
RTWc_limit_alone = 2258 

Commands details: 
total_CMD = 9240325 
n_nop = 9072397 
Read = 64245 
Write = 0 
L2_Alloc = 0 
L2_WB = 59 
n_act = 55809 
n_pre = 55793 
n_ref = 2891422515659624736 
n_req = 64260 
total_req = 64304 

Dual Bus Interface Util: 
issued_total_row = 111602 
issued_total_col = 64304 
Row_Bus_Util =  0.012078 
CoL_Bus_Util = 0.006959 
Either_Row_CoL_Bus_Util = 0.018173 
Issued_on_Two_Bus_Simul_Util = 0.000863 
issued_two_Eff = 0.047508 
queue_avg = 0.333659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.333659
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9071316 n_act=56557 n_pre=56541 n_ref_event=3544670595274797939 n_req=65216 n_rd=65185 n_rd_L2_A=0 n_write=0 n_wr_bk=119 bw_util=0.02827
n_activity=1495216 dram_eff=0.1747
bk0: 4000a 8999649i bk1: 4316a 8977739i bk2: 3929a 9005419i bk3: 4099a 8995874i bk4: 3985a 8997953i bk5: 4388a 8974031i bk6: 3942a 8998816i bk7: 4291a 8972810i bk8: 3902a 8989334i bk9: 4338a 8960793i bk10: 3942a 8995798i bk11: 4321a 8970388i bk12: 3796a 8997852i bk13: 4054a 8983911i bk14: 3879a 8995384i bk15: 4003a 8989750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.132928
Row_Buffer_Locality_read = 0.132945
Row_Buffer_Locality_write = 0.096774
Bank_Level_Parallism = 3.205614
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.082901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.028269 
total_CMD = 9240325 
util_bw = 261216 
Wasted_Col = 759228 
Wasted_Row = 270547 
Idle = 7949334 

BW Util Bottlenecks: 
RCDc_limit = 1075360 
RCDWRc_limit = 231 
WTRc_limit = 2326 
RTWc_limit = 3947 
CCDLc_limit = 35540 
rwq = 0 
CCDLc_limit_alone = 35117 
WTRc_limit_alone = 2188 
RTWc_limit_alone = 3662 

Commands details: 
total_CMD = 9240325 
n_nop = 9071316 
Read = 65185 
Write = 0 
L2_Alloc = 0 
L2_WB = 119 
n_act = 56557 
n_pre = 56541 
n_ref = 3544670595274797939 
n_req = 65216 
total_req = 65304 

Dual Bus Interface Util: 
issued_total_row = 113098 
issued_total_col = 65304 
Row_Bus_Util =  0.012240 
CoL_Bus_Util = 0.007067 
Either_Row_CoL_Bus_Util = 0.018290 
Issued_on_Two_Bus_Simul_Util = 0.001017 
issued_two_Eff = 0.055577 
queue_avg = 0.381689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381689
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9077013 n_act=54041 n_pre=54025 n_ref_event=3544670595274797939 n_req=61960 n_rd=61937 n_rd_L2_A=0 n_write=0 n_wr_bk=88 bw_util=0.02685
n_activity=1511984 dram_eff=0.1641
bk0: 3866a 9022134i bk1: 3879a 9021190i bk2: 3844a 9026992i bk3: 3865a 9028087i bk4: 3976a 9016151i bk5: 3923a 9023378i bk6: 3906a 9016927i bk7: 3954a 9015262i bk8: 3885a 9011004i bk9: 3858a 9012207i bk10: 4054a 9005754i bk11: 3898a 9015088i bk12: 3923a 9012160i bk13: 3705a 9022601i bk14: 3704a 9027242i bk15: 3697a 9024326i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.128002
Row_Buffer_Locality_read = 0.128001
Row_Buffer_Locality_write = 0.130435
Bank_Level_Parallism = 2.778015
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.077435
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.026850 
total_CMD = 9240325 
util_bw = 248100 
Wasted_Col = 770376 
Wasted_Row = 288321 
Idle = 7933528 

BW Util Bottlenecks: 
RCDc_limit = 1058772 
RCDWRc_limit = 205 
WTRc_limit = 1505 
RTWc_limit = 1689 
CCDLc_limit = 30288 
rwq = 0 
CCDLc_limit_alone = 30091 
WTRc_limit_alone = 1430 
RTWc_limit_alone = 1567 

Commands details: 
total_CMD = 9240325 
n_nop = 9077013 
Read = 61937 
Write = 0 
L2_Alloc = 0 
L2_WB = 88 
n_act = 54041 
n_pre = 54025 
n_ref = 3544670595274797939 
n_req = 61960 
total_req = 62025 

Dual Bus Interface Util: 
issued_total_row = 108066 
issued_total_col = 62025 
Row_Bus_Util =  0.011695 
CoL_Bus_Util = 0.006712 
Either_Row_CoL_Bus_Util = 0.017674 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.041510 
queue_avg = 0.271874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271874
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9240325 n_nop=9082623 n_act=51786 n_pre=51770 n_ref_event=3544670595274797939 n_req=59577 n_rd=59562 n_rd_L2_A=0 n_write=0 n_wr_bk=57 bw_util=0.02581
n_activity=1529671 dram_eff=0.1559
bk0: 3842a 9030200i bk1: 3732a 9038366i bk2: 3788a 9034410i bk3: 3652a 9039364i bk4: 3907a 9028375i bk5: 3599a 9043723i bk6: 4004a 9015224i bk7: 3564a 9043383i bk8: 3869a 9019823i bk9: 3667a 9029801i bk10: 3802a 9021893i bk11: 3654a 9032485i bk12: 3731a 9026869i bk13: 3488a 9040449i bk14: 3780a 9030566i bk15: 3483a 9046684i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.130923
Row_Buffer_Locality_read = 0.130956
Row_Buffer_Locality_write = 0.000000
Bank_Level_Parallism = 2.598220
Bank_Level_Parallism_Col = 0.499841
Bank_Level_Parallism_Ready = 1.085594
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.025808 
total_CMD = 9240325 
util_bw = 238476 
Wasted_Col = 764114 
Wasted_Row = 308740 
Idle = 7928995 

BW Util Bottlenecks: 
RCDc_limit = 1028370 
RCDWRc_limit = 167 
WTRc_limit = 639 
RTWc_limit = 308 
CCDLc_limit = 27158 
rwq = 0 
CCDLc_limit_alone = 27125 
WTRc_limit_alone = 618 
RTWc_limit_alone = 296 

Commands details: 
total_CMD = 9240325 
n_nop = 9082623 
Read = 59562 
Write = 0 
L2_Alloc = 0 
L2_WB = 57 
n_act = 51786 
n_pre = 51770 
n_ref = 3544670595274797939 
n_req = 59577 
total_req = 59619 

Dual Bus Interface Util: 
issued_total_row = 103556 
issued_total_col = 59619 
Row_Bus_Util =  0.011207 
CoL_Bus_Util = 0.006452 
Either_Row_CoL_Bus_Util = 0.017067 
Issued_on_Two_Bus_Simul_Util = 0.000592 
issued_two_Eff = 0.034705 
queue_avg = 0.251482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251482

========= L2 cache stats =========
L2_cache_bank[0]: Access = 281418, Miss = 30515, Miss_rate = 0.108, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[1]: Access = 283389, Miss = 29673, Miss_rate = 0.105, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 292076, Miss = 31682, Miss_rate = 0.108, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[3]: Access = 282243, Miss = 31941, Miss_rate = 0.113, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[4]: Access = 281825, Miss = 31129, Miss_rate = 0.110, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[5]: Access = 284800, Miss = 30921, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 58
L2_cache_bank[6]: Access = 285306, Miss = 30683, Miss_rate = 0.108, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 288807, Miss = 30982, Miss_rate = 0.107, Pending_hits = 6, Reservation_fails = 22
L2_cache_bank[8]: Access = 287062, Miss = 32866, Miss_rate = 0.114, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[9]: Access = 289319, Miss = 31651, Miss_rate = 0.109, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 283506, Miss = 30142, Miss_rate = 0.106, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 280310, Miss = 29595, Miss_rate = 0.106, Pending_hits = 1, Reservation_fails = 6
L2_cache_bank[12]: Access = 279753, Miss = 35048, Miss_rate = 0.125, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 286266, Miss = 34055, Miss_rate = 0.119, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[14]: Access = 286605, Miss = 30535, Miss_rate = 0.107, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[15]: Access = 280259, Miss = 29415, Miss_rate = 0.105, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[16]: Access = 284854, Miss = 32879, Miss_rate = 0.115, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[17]: Access = 286311, Miss = 31369, Miss_rate = 0.110, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 283371, Miss = 31375, Miss_rate = 0.111, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[19]: Access = 285971, Miss = 33814, Miss_rate = 0.118, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[20]: Access = 284929, Miss = 31158, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[21]: Access = 281733, Miss = 30781, Miss_rate = 0.109, Pending_hits = 8, Reservation_fails = 2
L2_cache_bank[22]: Access = 283105, Miss = 30723, Miss_rate = 0.109, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[23]: Access = 278952, Miss = 28839, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6822170
L2_total_cache_misses = 751771
L2_total_cache_miss_rate = 0.1102
L2_total_cache_pending_hits = 257
L2_total_cache_reservation_fails = 88
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6049664
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 272469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 88
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 479262
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20478
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6801651
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 20519
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 88
L2_cache_data_port_util = 0.070
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=6822170
icnt_total_pkts_simt_to_mem=6822170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6822170
Req_Network_cycles = 3603217
Req_Network_injected_packets_per_cycle =       1.8934 
Req_Network_conflicts_per_cycle =       1.4331
Req_Network_conflicts_per_cycle_util =       8.2898
Req_Bank_Level_Parallism =      10.9523
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      10.0075
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1246

Reply_Network_injected_packets_num = 6822170
Reply_Network_cycles = 3603217
Reply_Network_injected_packets_per_cycle =        1.8934
Reply_Network_conflicts_per_cycle =        0.8369
Reply_Network_conflicts_per_cycle_util =       4.8434
Reply_Bank_Level_Parallism =      10.9581
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2163
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0631
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 52 min, 4 sec (10324 sec)
gpgpu_simulation_rate = 5500 (inst/sec)
gpgpu_simulation_rate = 349 (cycle/sec)
gpgpu_silicon_slowdown = 3911174x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	iterations = 3.
	runtime [cuda_base] = 10321829.347000 ms.
Verifying...
Total element = 1704838, || elements whose err <= %0.1 = 0 || elements whose 0.1 < err  <= %1 = 0 || elements whose %1 < err <= %5 = 0 || elements whose %5 < err <= %10 = 0 || elements whose %10 < err = 22899 || total err Element = 22899
	runtime [serial] = 25.606000 ms.
Correct
GPGPU-Sim: *** exit detected ***
