5 16 fd01 5 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (concat2.vcd) 2 -o (concat2.cdd) 2 -v (concat2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 concat2.v 1 24 1 
2 1 7 7 1b001b 2 1 100c 0 0 1 1 c
2 2 7 7 170017 2 1 100c 0 0 1 1 b
2 3 7 7 16001c 3 8 201184 1 2 1 18 0 1 1 1 0 0
2 4 7 7 120012 2 1 100c 0 0 1 1 c
2 5 7 7 e000e 2 1 100c 0 0 1 1 b
2 6 7 7 d0013 3 9 2011cc 4 5 1 18 0 1 1 1 1 0
2 7 7 7 d001c 3 31 100c 3 6 2 18 0 3 3 2 0 0
2 8 7 7 b001e 3 26 100c 7 0 2 18 0 3 3 2 0 0
2 9 7 7 70007 0 1 1410 0 0 2 1 a
2 10 7 7 7001e 4 35 e 8 9
1 a 1 3 6000d 1 0 1 0 2 17 3 3 0 2 2 0
1 b 2 4 7000d 1 0 0 0 1 17 0 1 0 0 1 0
1 c 3 5 7000d 1 0 0 0 1 17 0 1 0 1 0 0
4 10 f 10 10 10
3 1 main.u$0 "main.u$0" 0 concat2.v 9 22 1 
