// Seed: 2973845261
module module_0 (
    input tri1 id_0,
    output tri id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output tri id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    input wor id_9
);
  wire id_11;
endmodule
module module_0 #(
    parameter id_13 = 32'd80
) (
    input uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    input supply0 id_3,
    output wand id_4,
    input tri id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    output supply0 module_1,
    input wire id_12,
    input tri1 _id_13,
    input wor id_14,
    input tri1 id_15
);
  logic [id_13 : ""] id_17;
  ;
  logic id_18;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_9,
      id_5,
      id_1,
      id_4,
      id_12,
      id_14,
      id_0,
      id_12
  );
  assign modCall_1.id_7 = 0;
  parameter id_19 = 1;
  wire id_20;
  ;
endmodule
