	component vga_interface is
		port (
			alt_vip_itc_0_clocked_video_vid_clk       : in  std_logic                     := 'X';             -- vid_clk
			alt_vip_itc_0_clocked_video_vid_data      : out std_logic_vector(23 downto 0);                    -- vid_data
			alt_vip_itc_0_clocked_video_underflow     : out std_logic;                                        -- underflow
			alt_vip_itc_0_clocked_video_vid_datavalid : out std_logic;                                        -- vid_datavalid
			alt_vip_itc_0_clocked_video_vid_v_sync    : out std_logic;                                        -- vid_v_sync
			alt_vip_itc_0_clocked_video_vid_h_sync    : out std_logic;                                        -- vid_h_sync
			alt_vip_itc_0_clocked_video_vid_f         : out std_logic;                                        -- vid_f
			alt_vip_itc_0_clocked_video_vid_h         : out std_logic;                                        -- vid_h
			alt_vip_itc_0_clocked_video_vid_v         : out std_logic;                                        -- vid_v
			alt_vip_vfr_0_interrupt_sender_irq        : out std_logic;                                        -- irq
			clk_50m_clk                               : in  std_logic                     := 'X';             -- clk
			clk_50m_reset_reset_n                     : in  std_logic                     := 'X';             -- reset_n
			nios_clk_clk                              : in  std_logic                     := 'X';             -- clk
			nios_clk_reset_reset_n                    : in  std_logic                     := 'X';             -- reset_n
			to_nios_2_datamaster_address              : in  std_logic_vector(4 downto 0)  := (others => 'X'); -- address
			to_nios_2_datamaster_write                : in  std_logic                     := 'X';             -- write
			to_nios_2_datamaster_writedata            : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			to_nios_2_datamaster_read                 : in  std_logic                     := 'X';             -- read
			to_nios_2_datamaster_readdata             : out std_logic_vector(31 downto 0);                    -- readdata
			to_sdram_address                          : out std_logic_vector(31 downto 0);                    -- address
			to_sdram_burstcount                       : out std_logic_vector(5 downto 0);                     -- burstcount
			to_sdram_readdata                         : in  std_logic_vector(31 downto 0) := (others => 'X'); -- readdata
			to_sdram_read                             : out std_logic;                                        -- read
			to_sdram_readdatavalid                    : in  std_logic                     := 'X';             -- readdatavalid
			to_sdram_waitrequest                      : in  std_logic                     := 'X';             -- waitrequest
			vga_clk_clk                               : out std_logic                                         -- clk
		);
	end component vga_interface;

