$date
	Sun Feb 20 21:31:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module bo $end
$var wire 1 " a $end
$var wire 1 % a1 $end
$var wire 1 # b $end
$var wire 1 & b1 $end
$var wire 1 $ c $end
$var wire 1 ' c1 $end
$var wire 1 ( o1 $end
$var wire 1 ) o2 $end
$var wire 1 * o3 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
0)
1(
1'
1&
1%
0$
0#
0"
1!
$end
#5
0(
0'
1)
1$
#10
1(
1!
1'
0)
0&
0$
1#
#15
0(
0'
1)
1$
#20
1*
1'
0)
1&
0%
0$
0#
1"
#25
0'
1$
#30
0!
0*
1'
0&
0$
1#
#35
0'
1$
#40
