

================================================================
== Vivado HLS Report for 'aes_get_round_key5'
================================================================
* Date:           Sat Dec 18 12:10:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES-XTS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.900|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- aes_get_round_key_label5  |    8|    8|         3|          2|          1|     4|    yes   |
        +----------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    140|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    114|    -|
|Register         |        -|      -|      51|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      51|    254|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln180_6_fu_239_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln180_7_fu_253_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln180_8_fu_262_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln180_fu_229_p2    |     +    |      0|  0|  15|           9|           9|
    |i_fu_197_p2            |     +    |      0|  0|  12|           3|           1|
    |sub_ln180_fu_223_p2    |     -    |      0|  0|  15|           9|           9|
    |icmp_ln138_fu_191_p2   |   icmp   |      0|  0|   9|           3|           4|
    |or_ln1353_1_fu_179_p2  |    or    |      0|  0|   9|           9|           2|
    |or_ln1353_2_fu_185_p2  |    or    |      0|  0|   9|           9|           2|
    |or_ln1353_fu_173_p2    |    or    |      0|  0|   9|           9|           1|
    |or_ln180_3_fu_285_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln180_4_fu_299_p2   |    or    |      0|  0|   5|           5|           2|
    |or_ln180_fu_271_p2     |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0          |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 140|          94|          62|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_158_p4  |   9|          2|    3|          6|
    |expanded_key_V_address0       |  15|          3|    8|         24|
    |expanded_key_V_address1       |  15|          3|    8|         24|
    |i_0_reg_154                   |   9|          2|    3|          6|
    |round_key_V_address0          |  15|          3|    4|         12|
    |round_key_V_address1          |  15|          3|    4|         12|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 114|         23|   32|         91|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                   |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0     |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |  1|   0|    1|          0|
    |i_0_reg_154                 |  3|   0|    3|          0|
    |i_reg_337                   |  3|   0|    3|          0|
    |icmp_ln138_reg_333          |  1|   0|    1|          0|
    |key_column_index_V_reg_313  |  7|   0|    9|          2|
    |or_ln1353_1_reg_323         |  7|   0|    9|          2|
    |or_ln1353_2_reg_328         |  7|   0|    9|          2|
    |or_ln1353_reg_318           |  7|   0|    9|          2|
    |sub_ln180_reg_350           |  7|   0|    9|          2|
    |tmp_17_reg_342              |  3|   0|    5|          2|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 51|   0|   63|         12|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | aes_get_round_key5 | return value |
|round                    |  in |    7|   ap_none  |        round       |    scalar    |
|expanded_key_V_address0  | out |    8|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_ce0       | out |    1|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_q0        |  in |   16|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_address1  | out |    8|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_ce1       | out |    1|  ap_memory |   expanded_key_V   |     array    |
|expanded_key_V_q1        |  in |   16|  ap_memory |   expanded_key_V   |     array    |
|round_key_V_address0     | out |    4|  ap_memory |     round_key_V    |     array    |
|round_key_V_ce0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_we0          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_d0           | out |   16|  ap_memory |     round_key_V    |     array    |
|round_key_V_address1     | out |    4|  ap_memory |     round_key_V    |     array    |
|round_key_V_ce1          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_we1          | out |    1|  ap_memory |     round_key_V    |     array    |
|round_key_V_d1           | out |   16|  ap_memory |     round_key_V    |     array    |
+-------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%round_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %round)" [AES-XTS/main.cpp:135]   --->   Operation 6 'read' 'round_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%key_column_index_V = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %round_read, i2 0)" [AES-XTS/main.cpp:137]   --->   Operation 7 'bitconcatenate' 'key_column_index_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%or_ln1353 = or i9 %key_column_index_V, 1" [AES-XTS/main.cpp:142]   --->   Operation 8 'or' 'or_ln1353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%or_ln1353_1 = or i9 %key_column_index_V, 2" [AES-XTS/main.cpp:142]   --->   Operation 9 'or' 'or_ln1353_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%or_ln1353_2 = or i9 %key_column_index_V, 3" [AES-XTS/main.cpp:142]   --->   Operation 10 'or' 'or_ln1353_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [AES-XTS/main.cpp:138]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.90>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %aes_get_round_key_label5 ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln138 = icmp eq i3 %i_0, -4" [AES-XTS/main.cpp:138]   --->   Operation 13 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [AES-XTS/main.cpp:138]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln138, label %2, label %aes_get_round_key_label5" [AES-XTS/main.cpp:138]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %i_0, i6 0)" [AES-XTS/main.cpp:142]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_0, i2 0)" [AES-XTS/main.cpp:142]   --->   Operation 18 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i5 %tmp_17 to i9" [AES-XTS/main.cpp:142]   --->   Operation 19 'zext' 'zext_ln180' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.82ns)   --->   "%sub_ln180 = sub i9 %tmp_s, %zext_ln180" [AES-XTS/main.cpp:142]   --->   Operation 20 'sub' 'sub_ln180' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln180 = add i9 %key_column_index_V, %sub_ln180" [AES-XTS/main.cpp:142]   --->   Operation 21 'add' 'add_ln180' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i9 %add_ln180 to i64" [AES-XTS/main.cpp:142]   --->   Operation 22 'sext' 'sext_ln180' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%expanded_key_V_addr = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %sext_ln180" [AES-XTS/main.cpp:142]   --->   Operation 23 'getelementptr' 'expanded_key_V_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln180_6 = add i9 %or_ln1353, %sub_ln180" [AES-XTS/main.cpp:142]   --->   Operation 24 'add' 'add_ln180_6' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln180_1 = sext i9 %add_ln180_6 to i64" [AES-XTS/main.cpp:142]   --->   Operation 25 'sext' 'sext_ln180_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%expanded_key_V_addr_1 = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %sext_ln180_1" [AES-XTS/main.cpp:142]   --->   Operation 26 'getelementptr' 'expanded_key_V_addr_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%expanded_key_V_load = load i16* %expanded_key_V_addr, align 2" [AES-XTS/main.cpp:142]   --->   Operation 27 'load' 'expanded_key_V_load' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%expanded_key_V_load_1 = load i16* %expanded_key_V_addr_1, align 2" [AES-XTS/main.cpp:142]   --->   Operation 28 'load' 'expanded_key_V_load_1' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln180_8 = zext i5 %tmp_17 to i64" [AES-XTS/main.cpp:142]   --->   Operation 29 'zext' 'zext_ln180_8' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.82ns)   --->   "%add_ln180_7 = add i9 %or_ln1353_1, %sub_ln180" [AES-XTS/main.cpp:142]   --->   Operation 30 'add' 'add_ln180_7' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln180_2 = sext i9 %add_ln180_7 to i64" [AES-XTS/main.cpp:142]   --->   Operation 31 'sext' 'sext_ln180_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%expanded_key_V_addr_2 = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %sext_ln180_2" [AES-XTS/main.cpp:142]   --->   Operation 32 'getelementptr' 'expanded_key_V_addr_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln180_8 = add i9 %or_ln1353_2, %sub_ln180" [AES-XTS/main.cpp:142]   --->   Operation 33 'add' 'add_ln180_8' <Predicate = (!icmp_ln138)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln180_3 = sext i9 %add_ln180_8 to i64" [AES-XTS/main.cpp:142]   --->   Operation 34 'sext' 'sext_ln180_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%expanded_key_V_addr_3 = getelementptr [240 x i16]* %expanded_key_V, i64 0, i64 %sext_ln180_3" [AES-XTS/main.cpp:142]   --->   Operation 35 'getelementptr' 'expanded_key_V_addr_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%round_key_V_addr = getelementptr [16 x i16]* %round_key_V, i64 0, i64 %zext_ln180_8" [AES-XTS/main.cpp:142]   --->   Operation 36 'getelementptr' 'round_key_V_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln180 = or i5 %tmp_17, 1" [AES-XTS/main.cpp:142]   --->   Operation 37 'or' 'or_ln180' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln180)" [AES-XTS/main.cpp:142]   --->   Operation 38 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%round_key_V_addr_1 = getelementptr [16 x i16]* %round_key_V, i64 0, i64 %tmp_18" [AES-XTS/main.cpp:142]   --->   Operation 39 'getelementptr' 'round_key_V_addr_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%expanded_key_V_load = load i16* %expanded_key_V_addr, align 2" [AES-XTS/main.cpp:142]   --->   Operation 40 'load' 'expanded_key_V_load' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 41 [1/1] (2.32ns)   --->   "store i16 %expanded_key_V_load, i16* %round_key_V_addr, align 2" [AES-XTS/main.cpp:142]   --->   Operation 41 'store' <Predicate = (!icmp_ln138)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%expanded_key_V_load_1 = load i16* %expanded_key_V_addr_1, align 2" [AES-XTS/main.cpp:142]   --->   Operation 42 'load' 'expanded_key_V_load_1' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 43 [1/1] (2.32ns)   --->   "store i16 %expanded_key_V_load_1, i16* %round_key_V_addr_1, align 2" [AES-XTS/main.cpp:142]   --->   Operation 43 'store' <Predicate = (!icmp_ln138)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%expanded_key_V_load_2 = load i16* %expanded_key_V_addr_2, align 2" [AES-XTS/main.cpp:142]   --->   Operation 44 'load' 'expanded_key_V_load_2' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%expanded_key_V_load_3 = load i16* %expanded_key_V_addr_3, align 2" [AES-XTS/main.cpp:142]   --->   Operation 45 'load' 'expanded_key_V_load_3' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str6) nounwind" [AES-XTS/main.cpp:139]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str6)" [AES-XTS/main.cpp:139]   --->   Operation 47 'specregionbegin' 'tmp' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [AES-XTS/main.cpp:140]   --->   Operation 48 'specpipeline' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%or_ln180_3 = or i5 %tmp_17, 2" [AES-XTS/main.cpp:142]   --->   Operation 49 'or' 'or_ln180_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln180_3)" [AES-XTS/main.cpp:142]   --->   Operation 50 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%round_key_V_addr_2 = getelementptr [16 x i16]* %round_key_V, i64 0, i64 %tmp_19" [AES-XTS/main.cpp:142]   --->   Operation 51 'getelementptr' 'round_key_V_addr_2' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln180_4 = or i5 %tmp_17, 3" [AES-XTS/main.cpp:142]   --->   Operation 52 'or' 'or_ln180_4' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %or_ln180_4)" [AES-XTS/main.cpp:142]   --->   Operation 53 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%round_key_V_addr_3 = getelementptr [16 x i16]* %round_key_V, i64 0, i64 %tmp_20" [AES-XTS/main.cpp:142]   --->   Operation 54 'getelementptr' 'round_key_V_addr_3' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 55 [1/2] (3.25ns)   --->   "%expanded_key_V_load_2 = load i16* %expanded_key_V_addr_2, align 2" [AES-XTS/main.cpp:142]   --->   Operation 55 'load' 'expanded_key_V_load_2' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 56 [1/1] (2.32ns)   --->   "store i16 %expanded_key_V_load_2, i16* %round_key_V_addr_2, align 2" [AES-XTS/main.cpp:142]   --->   Operation 56 'store' <Predicate = (!icmp_ln138)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 57 [1/2] (3.25ns)   --->   "%expanded_key_V_load_3 = load i16* %expanded_key_V_addr_3, align 2" [AES-XTS/main.cpp:142]   --->   Operation 57 'load' 'expanded_key_V_load_3' <Predicate = (!icmp_ln138)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 58 [1/1] (2.32ns)   --->   "store i16 %expanded_key_V_load_3, i16* %round_key_V_addr_3, align 2" [AES-XTS/main.cpp:142]   --->   Operation 58 'store' <Predicate = (!icmp_ln138)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str6, i32 %tmp)" [AES-XTS/main.cpp:145]   --->   Operation 59 'specregionend' 'empty_26' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %1" [AES-XTS/main.cpp:138]   --->   Operation 60 'br' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "ret void" [AES-XTS/main.cpp:147]   --->   Operation 61 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ round]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expanded_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ round_key_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
round_read            (read             ) [ 000000]
key_column_index_V    (bitconcatenate   ) [ 001110]
or_ln1353             (or               ) [ 001110]
or_ln1353_1           (or               ) [ 001110]
or_ln1353_2           (or               ) [ 001110]
br_ln138              (br               ) [ 011110]
i_0                   (phi              ) [ 001000]
icmp_ln138            (icmp             ) [ 001110]
empty                 (speclooptripcount) [ 000000]
i                     (add              ) [ 011110]
br_ln138              (br               ) [ 000000]
tmp_s                 (bitconcatenate   ) [ 000000]
tmp_17                (bitconcatenate   ) [ 001110]
zext_ln180            (zext             ) [ 000000]
sub_ln180             (sub              ) [ 000100]
add_ln180             (add              ) [ 000000]
sext_ln180            (sext             ) [ 000000]
expanded_key_V_addr   (getelementptr    ) [ 000100]
add_ln180_6           (add              ) [ 000000]
sext_ln180_1          (sext             ) [ 000000]
expanded_key_V_addr_1 (getelementptr    ) [ 000100]
zext_ln180_8          (zext             ) [ 000000]
add_ln180_7           (add              ) [ 000000]
sext_ln180_2          (sext             ) [ 000000]
expanded_key_V_addr_2 (getelementptr    ) [ 001010]
add_ln180_8           (add              ) [ 000000]
sext_ln180_3          (sext             ) [ 000000]
expanded_key_V_addr_3 (getelementptr    ) [ 001010]
round_key_V_addr      (getelementptr    ) [ 000000]
or_ln180              (or               ) [ 000000]
tmp_18                (bitconcatenate   ) [ 000000]
round_key_V_addr_1    (getelementptr    ) [ 000000]
expanded_key_V_load   (load             ) [ 000000]
store_ln142           (store            ) [ 000000]
expanded_key_V_load_1 (load             ) [ 000000]
store_ln142           (store            ) [ 000000]
specloopname_ln139    (specloopname     ) [ 000000]
tmp                   (specregionbegin  ) [ 000000]
specpipeline_ln140    (specpipeline     ) [ 000000]
or_ln180_3            (or               ) [ 000000]
tmp_19                (bitconcatenate   ) [ 000000]
round_key_V_addr_2    (getelementptr    ) [ 000000]
or_ln180_4            (or               ) [ 000000]
tmp_20                (bitconcatenate   ) [ 000000]
round_key_V_addr_3    (getelementptr    ) [ 000000]
expanded_key_V_load_2 (load             ) [ 000000]
store_ln142           (store            ) [ 000000]
expanded_key_V_load_3 (load             ) [ 000000]
store_ln142           (store            ) [ 000000]
empty_26              (specregionend    ) [ 000000]
br_ln138              (br               ) [ 011110]
ret_ln147             (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="round">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="expanded_key_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expanded_key_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="round_key_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="round_key_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i3.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="round_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="7" slack="0"/>
<pin id="67" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="round_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="expanded_key_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_V_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="expanded_key_V_addr_1_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="16" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_V_addr_1/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="0"/>
<pin id="90" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="91" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="92" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="16" slack="0"/>
<pin id="93" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="expanded_key_V_load/2 expanded_key_V_load_1/2 expanded_key_V_load_2/3 expanded_key_V_load_3/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="expanded_key_V_addr_2_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="9" slack="0"/>
<pin id="99" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_V_addr_2/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="expanded_key_V_addr_3_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="9" slack="0"/>
<pin id="106" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="expanded_key_V_addr_3/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="round_key_V_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_V_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="round_key_V_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="64" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_V_addr_1/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="4" slack="0"/>
<pin id="131" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="133" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/3 store_ln142/3 store_ln142/4 store_ln142/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="round_key_V_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_V_addr_2/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="round_key_V_addr_3_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="round_key_V_addr_3/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="i_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="1"/>
<pin id="156" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="i_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="1"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="key_column_index_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="key_column_index_V/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="or_ln1353_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="9" slack="0"/>
<pin id="175" dir="0" index="1" bw="9" slack="0"/>
<pin id="176" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln1353_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="0"/>
<pin id="181" dir="0" index="1" bw="9" slack="0"/>
<pin id="182" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln1353_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="9" slack="0"/>
<pin id="188" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1353_2/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln138_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="9" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_17_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln180_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="5" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sub_ln180_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln180/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="add_ln180_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="1"/>
<pin id="231" dir="0" index="1" bw="9" slack="0"/>
<pin id="232" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="sext_ln180_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln180_6_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="9" slack="1"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sext_ln180_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln180_8_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_8/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln180_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="9" slack="2"/>
<pin id="255" dir="0" index="1" bw="9" slack="1"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_7/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln180_2_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_2/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln180_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="2"/>
<pin id="264" dir="0" index="1" bw="9" slack="1"/>
<pin id="265" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_8/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sext_ln180_3_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="9" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_3/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln180_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="0" index="1" bw="5" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln180/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_18_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="5" slack="0"/>
<pin id="280" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="or_ln180_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="2"/>
<pin id="287" dir="0" index="1" bw="5" slack="0"/>
<pin id="288" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln180_3/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_19_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln180_4_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="2"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln180_4/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_20_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="313" class="1005" name="key_column_index_V_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="9" slack="1"/>
<pin id="315" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="key_column_index_V "/>
</bind>
</comp>

<comp id="318" class="1005" name="or_ln1353_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1353 "/>
</bind>
</comp>

<comp id="323" class="1005" name="or_ln1353_1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="2"/>
<pin id="325" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="or_ln1353_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="or_ln1353_2_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="2"/>
<pin id="330" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="or_ln1353_2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln138_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="0"/>
<pin id="339" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="tmp_17_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="1"/>
<pin id="344" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="350" class="1005" name="sub_ln180_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="1"/>
<pin id="352" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln180 "/>
</bind>
</comp>

<comp id="356" class="1005" name="expanded_key_V_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_V_addr "/>
</bind>
</comp>

<comp id="361" class="1005" name="expanded_key_V_addr_1_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="1"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_V_addr_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="expanded_key_V_addr_2_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_V_addr_2 "/>
</bind>
</comp>

<comp id="371" class="1005" name="expanded_key_V_addr_3_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="1"/>
<pin id="373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="expanded_key_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="70" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="77" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="34" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="84" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="109" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="84" pin="7"/><net_sink comp="123" pin=4"/></net>

<net id="135"><net_src comp="116" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="95" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="137"><net_src comp="102" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="138" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="153"><net_src comp="145" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="64" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="10" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="165" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="165" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="158" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="158" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="158" pin="4"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="158" pin="4"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="203" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="223" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="229" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="243"><net_src comp="223" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="260"><net_src comp="253" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="269"><net_src comp="262" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="271" pin="2"/><net_sink comp="276" pin=2"/></net>

<net id="284"><net_src comp="276" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="289"><net_src comp="58" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="285" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="303"><net_src comp="60" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="316"><net_src comp="165" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="321"><net_src comp="173" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="326"><net_src comp="179" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="331"><net_src comp="185" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="336"><net_src comp="191" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="197" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="345"><net_src comp="211" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="348"><net_src comp="342" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="349"><net_src comp="342" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="353"><net_src comp="223" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="359"><net_src comp="70" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="364"><net_src comp="77" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="369"><net_src comp="95" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="374"><net_src comp="102" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: expanded_key_V | {}
	Port: round_key_V | {3 4 }
 - Input state : 
	Port: aes_get_round_key5 : round | {1 }
	Port: aes_get_round_key5 : expanded_key_V | {2 3 4 }
  - Chain level:
	State 1
		or_ln1353 : 1
		or_ln1353_1 : 1
		or_ln1353_2 : 1
	State 2
		icmp_ln138 : 1
		i : 1
		br_ln138 : 2
		tmp_s : 1
		tmp_17 : 1
		zext_ln180 : 2
		sub_ln180 : 3
		add_ln180 : 4
		sext_ln180 : 5
		expanded_key_V_addr : 6
		add_ln180_6 : 4
		sext_ln180_1 : 5
		expanded_key_V_addr_1 : 6
		expanded_key_V_load : 7
		expanded_key_V_load_1 : 7
	State 3
		sext_ln180_2 : 1
		expanded_key_V_addr_2 : 2
		sext_ln180_3 : 1
		expanded_key_V_addr_3 : 2
		round_key_V_addr : 1
		round_key_V_addr_1 : 1
		store_ln142 : 2
		store_ln142 : 2
		expanded_key_V_load_2 : 3
		expanded_key_V_load_3 : 3
	State 4
		round_key_V_addr_2 : 1
		round_key_V_addr_3 : 1
		store_ln142 : 2
		store_ln142 : 2
		empty_26 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |          i_fu_197         |    0    |    12   |
|          |      add_ln180_fu_229     |    0    |    15   |
|    add   |     add_ln180_6_fu_239    |    0    |    15   |
|          |     add_ln180_7_fu_253    |    0    |    15   |
|          |     add_ln180_8_fu_262    |    0    |    15   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln180_fu_223     |    0    |    15   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln138_fu_191     |    0    |    9    |
|----------|---------------------------|---------|---------|
|   read   |   round_read_read_fu_64   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | key_column_index_V_fu_165 |    0    |    0    |
|          |        tmp_s_fu_203       |    0    |    0    |
|bitconcatenate|       tmp_17_fu_211       |    0    |    0    |
|          |       tmp_18_fu_276       |    0    |    0    |
|          |       tmp_19_fu_290       |    0    |    0    |
|          |       tmp_20_fu_304       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      or_ln1353_fu_173     |    0    |    0    |
|          |     or_ln1353_1_fu_179    |    0    |    0    |
|    or    |     or_ln1353_2_fu_185    |    0    |    0    |
|          |      or_ln180_fu_271      |    0    |    0    |
|          |     or_ln180_3_fu_285     |    0    |    0    |
|          |     or_ln180_4_fu_299     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |     zext_ln180_fu_219     |    0    |    0    |
|          |    zext_ln180_8_fu_249    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     sext_ln180_fu_234     |    0    |    0    |
|   sext   |    sext_ln180_1_fu_244    |    0    |    0    |
|          |    sext_ln180_2_fu_257    |    0    |    0    |
|          |    sext_ln180_3_fu_266    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    96   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|expanded_key_V_addr_1_reg_361|    8   |
|expanded_key_V_addr_2_reg_366|    8   |
|expanded_key_V_addr_3_reg_371|    8   |
| expanded_key_V_addr_reg_356 |    8   |
|         i_0_reg_154         |    3   |
|          i_reg_337          |    3   |
|      icmp_ln138_reg_333     |    1   |
|  key_column_index_V_reg_313 |    9   |
|     or_ln1353_1_reg_323     |    9   |
|     or_ln1353_2_reg_328     |    9   |
|      or_ln1353_reg_318      |    9   |
|      sub_ln180_reg_350      |    9   |
|        tmp_17_reg_342       |    5   |
+-----------------------------+--------+
|            Total            |   89   |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84 |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_84 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_123 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_123 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  7.259  ||    60   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   96   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   60   |
|  Register |    -   |   89   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   89   |   156  |
+-----------+--------+--------+--------+
