library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

library lpm;
use lpm.lpm_components.all;

entity instROM is
port(clk: in std_logic;
	  addr: in std_logic_vector(7 downto 0);  -- 256 words, 8 bit addr
	  data: out std_logic_vector(15 downto 0)); -- 16 bit per word
end entity ROM;


architecture behavioral of instROM is

-- no signals
begin
	myROM: lpm_rom
	GENERIC MAP(lpm_widthad => 16	,
					lpm_outdata => "UNREGISTERED",
					lpm_address_control => "REGISTERED",
					lpm_file => "rom_init.mif",
					lpm_width => 8)
					
	PORT MAP(inclock => clk,
				address => addr,
				q => data);
--end myROM;
end behavioral;
