#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019267227fe0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0000019267275da0_0 .var "D", 0 0;
v0000019267276d40_0 .var "E", 0 0;
v0000019267276980_0 .net "Q", 0 0, L_0000019267219d10;  1 drivers
v0000019267275a80_0 .net "Qbar", 0 0, L_000001926721a020;  1 drivers
S_0000019267228170 .scope module, "D_flipflop" "D_flipflop" 2 19, 3 3 0, S_0000019267227fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_0000019267219a00 .functor NOT 1, v0000019267276d40_0, C4<0>, C4<0>, C4<0>;
v0000019267275bc0_0 .net "D", 0 0, v0000019267275da0_0;  1 drivers
v00000192672760c0_0 .net "E", 0 0, v0000019267276d40_0;  1 drivers
v0000019267275d00_0 .net "Ebar", 0 0, L_0000019267219a00;  1 drivers
v0000019267276160_0 .net "Q", 0 0, L_0000019267219d10;  alias, 1 drivers
v0000019267276ac0_0 .net "Q2", 0 0, L_0000019267219b50;  1 drivers
v0000019267276200_0 .net "Qbar", 0 0, L_000001926721a020;  alias, 1 drivers
v0000019267276340_0 .net "useless", 0 0, L_0000019267219e60;  1 drivers
S_0000019267228300 .scope module, "D1" "D_latch" 3 11, 4 3 0, S_0000019267228170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_000001926721a090 .functor NOT 1, v0000019267275da0_0, C4<0>, C4<0>, C4<0>;
L_0000019267219990 .functor AND 1, L_000001926721a090, L_0000019267219a00, C4<1>, C4<1>;
L_0000019267219ed0 .functor AND 1, v0000019267275da0_0, L_0000019267219a00, C4<1>, C4<1>;
v000001926721b840_0 .net "D", 0 0, v0000019267275da0_0;  alias, 1 drivers
v000001926721be80_0 .net "Dbar", 0 0, L_000001926721a090;  1 drivers
v000001926721b8e0_0 .net "E", 0 0, L_0000019267219a00;  alias, 1 drivers
v000001926721c240_0 .net "Q", 0 0, L_0000019267219b50;  alias, 1 drivers
v000001926721b980_0 .net "Qbar", 0 0, L_0000019267219e60;  alias, 1 drivers
v000001926721bac0_0 .net "R", 0 0, L_0000019267219990;  1 drivers
v000001926721ba20_0 .net "S", 0 0, L_0000019267219ed0;  1 drivers
S_00000192672251d0 .scope module, "SRr_latch" "SR_latch" 4 11, 5 1 0, S_0000019267228300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_0000019267219bc0 .functor OR 1, L_0000019267219990, L_0000019267219e60, C4<0>, C4<0>;
L_0000019267219b50 .functor NOT 1, L_0000019267219bc0, C4<0>, C4<0>, C4<0>;
L_0000019267219a70 .functor OR 1, L_0000019267219ed0, L_0000019267219b50, C4<0>, C4<0>;
L_0000019267219e60 .functor NOT 1, L_0000019267219a70, C4<0>, C4<0>, C4<0>;
v000001926721c060_0 .net "Q", 0 0, L_0000019267219b50;  alias, 1 drivers
v000001926721c2e0_0 .net "Qbar", 0 0, L_0000019267219e60;  alias, 1 drivers
v000001926721b700_0 .net "R", 0 0, L_0000019267219990;  alias, 1 drivers
v000001926721bb60_0 .net "S", 0 0, L_0000019267219ed0;  alias, 1 drivers
v000001926721c100_0 .net *"_ivl_0", 0 0, L_0000019267219bc0;  1 drivers
v000001926721c1a0_0 .net *"_ivl_4", 0 0, L_0000019267219a70;  1 drivers
S_0000019267225360 .scope module, "D2" "D_latch" 3 12, 4 3 0, S_0000019267228170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_0000019267219ae0 .functor NOT 1, L_0000019267219b50, C4<0>, C4<0>, C4<0>;
L_0000019267219fb0 .functor AND 1, L_0000019267219ae0, v0000019267276d40_0, C4<1>, C4<1>;
L_0000019267219c30 .functor AND 1, L_0000019267219b50, v0000019267276d40_0, C4<1>, C4<1>;
v000001926721b660_0 .net "D", 0 0, L_0000019267219b50;  alias, 1 drivers
v000001926721b7a0_0 .net "Dbar", 0 0, L_0000019267219ae0;  1 drivers
v000001926721bf20_0 .net "E", 0 0, v0000019267276d40_0;  alias, 1 drivers
v000001926721bfc0_0 .net "Q", 0 0, L_0000019267219d10;  alias, 1 drivers
v0000019267276020_0 .net "Qbar", 0 0, L_000001926721a020;  alias, 1 drivers
v0000019267277380_0 .net "R", 0 0, L_0000019267219fb0;  1 drivers
v0000019267275c60_0 .net "S", 0 0, L_0000019267219c30;  1 drivers
S_00000192672254f0 .scope module, "SRr_latch" "SR_latch" 4 11, 5 1 0, S_0000019267225360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 1 "R";
    .port_info 2 /OUTPUT 1 "Q";
    .port_info 3 /OUTPUT 1 "Qbar";
L_0000019267219ca0 .functor OR 1, L_0000019267219fb0, L_000001926721a020, C4<0>, C4<0>;
L_0000019267219d10 .functor NOT 1, L_0000019267219ca0, C4<0>, C4<0>, C4<0>;
L_0000019267219d80 .functor OR 1, L_0000019267219c30, L_0000019267219d10, C4<0>, C4<0>;
L_000001926721a020 .functor NOT 1, L_0000019267219d80, C4<0>, C4<0>, C4<0>;
v000001926721c380_0 .net "Q", 0 0, L_0000019267219d10;  alias, 1 drivers
v000001926721c420_0 .net "Qbar", 0 0, L_000001926721a020;  alias, 1 drivers
v000001926721bc00_0 .net "R", 0 0, L_0000019267219fb0;  alias, 1 drivers
v000001926721bd40_0 .net "S", 0 0, L_0000019267219c30;  alias, 1 drivers
v000001926721c4c0_0 .net *"_ivl_0", 0 0, L_0000019267219ca0;  1 drivers
v000001926721c560_0 .net *"_ivl_4", 0 0, L_0000019267219d80;  1 drivers
    .scope S_0000019267227fe0;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019267275da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019267276d40_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000019267227fe0;
T_1 ;
    %delay 13, 0;
    %load/vec4 v0000019267275da0_0;
    %inv;
    %store/vec4 v0000019267275da0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019267227fe0;
T_2 ;
    %delay 20, 0;
    %load/vec4 v0000019267276d40_0;
    %inv;
    %store/vec4 v0000019267276d40_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019267227fe0;
T_3 ;
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %vpi_call 2 23 "$display", "Test started..." {0 0 0};
    %delay 200, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "D_flipflop.v";
    "./D_latch.v";
    "./SR_latch.v";
