

================================================================
== Vitis HLS Report for 'concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1'
================================================================
* Date:           Tue Jul 23 09:37:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.103 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ConcatLoop1  |        6|        6|         2|          1|          1|     6|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       24|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       45|     -|
|Register             |        -|      -|        9|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|        9|       69|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln347_fu_189_p2        |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln347_fu_183_p2       |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  24|           8|           7|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9     |   9|          2|    3|          6|
    |i_fu_74                  |   9|          2|    3|          6|
    |layer9_out_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_9_reg_288              |  3|   0|    3|          0|
    |i_fu_74                  |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,43u>,config12>_Pipeline_ConcatLoop1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,43u>,config12>_Pipeline_ConcatLoop1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,43u>,config12>_Pipeline_ConcatLoop1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,43u>,config12>_Pipeline_ConcatLoop1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,43u>,config12>_Pipeline_ConcatLoop1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed,43u>,config12>_Pipeline_ConcatLoop1|  return value|
|layer9_out_dout            |   in|  112|     ap_fifo|                                                                    layer9_out|       pointer|
|layer9_out_num_data_valid  |   in|    4|     ap_fifo|                                                                    layer9_out|       pointer|
|layer9_out_fifo_cap        |   in|    4|     ap_fifo|                                                                    layer9_out|       pointer|
|layer9_out_empty_n         |   in|    1|     ap_fifo|                                                                    layer9_out|       pointer|
|layer9_out_read            |  out|    1|     ap_fifo|                                                                    layer9_out|       pointer|
|out_data_6_address0        |  out|    3|   ap_memory|                                                                    out_data_6|         array|
|out_data_6_ce0             |  out|    1|   ap_memory|                                                                    out_data_6|         array|
|out_data_6_we0             |  out|    1|   ap_memory|                                                                    out_data_6|         array|
|out_data_6_d0              |  out|   16|   ap_memory|                                                                    out_data_6|         array|
|out_data_5_address0        |  out|    3|   ap_memory|                                                                    out_data_5|         array|
|out_data_5_ce0             |  out|    1|   ap_memory|                                                                    out_data_5|         array|
|out_data_5_we0             |  out|    1|   ap_memory|                                                                    out_data_5|         array|
|out_data_5_d0              |  out|   16|   ap_memory|                                                                    out_data_5|         array|
|out_data_4_address0        |  out|    3|   ap_memory|                                                                    out_data_4|         array|
|out_data_4_ce0             |  out|    1|   ap_memory|                                                                    out_data_4|         array|
|out_data_4_we0             |  out|    1|   ap_memory|                                                                    out_data_4|         array|
|out_data_4_d0              |  out|   16|   ap_memory|                                                                    out_data_4|         array|
|out_data_3_address0        |  out|    3|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_ce0             |  out|    1|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_we0             |  out|    1|   ap_memory|                                                                    out_data_3|         array|
|out_data_3_d0              |  out|   16|   ap_memory|                                                                    out_data_3|         array|
|out_data_2_address0        |  out|    3|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_ce0             |  out|    1|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_we0             |  out|    1|   ap_memory|                                                                    out_data_2|         array|
|out_data_2_d0              |  out|   16|   ap_memory|                                                                    out_data_2|         array|
|out_data_1_address0        |  out|    3|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_ce0             |  out|    1|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_we0             |  out|    1|   ap_memory|                                                                    out_data_1|         array|
|out_data_1_d0              |  out|   16|   ap_memory|                                                                    out_data_1|         array|
|out_data_address0          |  out|    3|   ap_memory|                                                                      out_data|         array|
|out_data_ce0               |  out|    1|   ap_memory|                                                                      out_data|         array|
|out_data_we0               |  out|    1|   ap_memory|                                                                      out_data|         array|
|out_data_d0                |  out|   16|   ap_memory|                                                                      out_data|         array|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

