ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_gd32f3x0.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.system_clock_84m_hxtal,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	system_clock_84m_hxtal:
  24              	.LFB118:
  25              		.file 1 "lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c"
   1:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
   2:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \file  system_gd32f3x0.c
   3:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief CMSIS Cortex-M4 Device Peripheral Access Layer Source File for
   4:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****            GD32F3x0 Device Series
   5:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
   6:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
   7:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /* Copyright (c) 2012 ARM LIMITED
   8:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
   9:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    All rights reserved.
  10:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    Redistribution and use in source and binary forms, with or without
  11:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    modification, are permitted provided that the following conditions are met:
  12:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    - Redistributions of source code must retain the above copyright
  13:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****      notice, this list of conditions and the following disclaimer.
  14:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    - Redistributions in binary form must reproduce the above copyright
  15:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****      notice, this list of conditions and the following disclaimer in the
  16:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****      documentation and/or other materials provided with the distribution.
  17:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    - Neither the name of ARM nor the names of its contributors may be used
  18:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****      to endorse or promote products derived from this software without
  19:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****      specific prior written permission.
  20:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    *
  21:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    POSSIBILITY OF SUCH DAMAGE.
  32:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    ---------------------------------------------------------------------------*/
  33:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 2


  34:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /* This file refers the CMSIS standard, some adjustments are made according to
  35:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****  * GigaDevice chips */
  36:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  37:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #include "gd32f3x0.h"
  38:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  39:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /* system frequency define */
  40:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define __IRC8M (IRC8M_VALUE)   /* internal 8 MHz RC oscillator frequency */
  41:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define __HXTAL (HXTAL_VALUE)   /* high speed crystal oscillator frequency */
  42:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define __SYS_OSC_CLK (__IRC8M) /* main oscillator frequency */
  43:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  44:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define VECT_TAB_OFFSET (uint32_t)0x00 /* vector table base offset */
  45:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  46:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /* select a system clock by uncommenting the following line */
  47:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #if defined(GD32F310)
  48:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_8M_HXTAL              (__HXTAL)
  49:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_8M_IRC8M              (__IRC8M)
  50:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define __SYSTEM_CLOCK_72M_PLL_HXTAL (uint32_t)(72000000)
  51:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2    (uint32_t)(72000000)
  52:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2     (uint32_t)(72000000)
  53:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* GD32F310 */
  54:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  55:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #if defined(GD32F330)
  56:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_8M_HXTAL              (__HXTAL)
  57:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_8M_IRC8M              (__IRC8M)
  58:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_72M_PLL_HXTAL         (uint32_t)(72000000)
  59:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2    (uint32_t)(72000000)
  60:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2     (uint32_t)(72000000)
  61:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define __SYSTEM_CLOCK_84M_PLL_HXTAL (uint32_t)(84000000)
  62:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2    (uint32_t)(84000000)
  63:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* GD32F330 */
  64:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  65:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #if defined(GD32F350)
  66:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_8M_HXTAL              (__HXTAL)
  67:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_8M_IRC8M              (__IRC8M)
  68:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_72M_PLL_HXTAL         (uint32_t)(72000000)
  69:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2    (uint32_t)(72000000)
  70:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_84M_PLL_HXTAL         (uint32_t)(84000000)
  71:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2    (uint32_t)(84000000)
  72:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_96M_PLL_HXTAL         (uint32_t)(96000000)
  73:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2      (uint32_t)(96000000)
  74:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2     (uint32_t)(96000000)
  75:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define __SYSTEM_CLOCK_108M_PLL_HXTAL (uint32_t)(108000000)
  76:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** // #define __SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2   (uint32_t)(108000000)
  77:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* GD32F350 */
  78:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  79:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define SEL_IRC8M 0x00
  80:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define SEL_HXTAL 0x01
  81:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define SEL_PLL 0x02
  82:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #define RCU_MODIFY(__delay)           \
  83:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   do {                                \
  84:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     volatile uint32_t i;              \
  85:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     if (0 != __delay) {               \
  86:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       RCU_CFG0 |= RCU_AHB_CKSYS_DIV2; \
  87:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       for (i = 0; i < __delay; i++) { \
  88:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }                               \
  89:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       RCU_CFG0 |= RCU_AHB_CKSYS_DIV4; \
  90:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       for (i = 0; i < __delay; i++) { \
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 3


  91:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }                               \
  92:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     }                                 \
  93:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   } while (0)
  94:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
  95:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /* set the system clock frequency and declare the system clock configuration
  96:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****  * function */
  97:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
  98:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_8M_HXTAL;
  99:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_8m_hxtal(void);
 100:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 101:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_HXTAL)
 102:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_HXTAL;
 103:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_72m_hxtal(void);
 104:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 105:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 106:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2;
 107:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_72m_irc8m(void);
 108:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 109:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2)
 110:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2;
 111:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_72m_irc48m(void);
 112:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 113:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_HXTAL)
 114:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_84M_PLL_HXTAL;
 115:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_84m_hxtal(void);
 116:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 117:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 118:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2;
 119:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_84m_irc8m(void);
 120:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 121:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_HXTAL)
 122:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_HXTAL;
 123:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_96m_hxtal(void);
 124:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 125:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2)
 126:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2;
 127:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_96m_irc8m(void);
 128:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 129:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2)
 130:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2;
 131:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_96m_irc48m(void);
 132:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 133:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_HXTAL)
 134:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_HXTAL;
 135:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_108m_hxtal(void);
 136:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 137:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2)
 138:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2;
 139:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_108m_irc8m(void);
 140:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 141:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #else
 142:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** uint32_t SystemCoreClock = __SYSTEM_CLOCK_8M_IRC8M;
 143:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_8m_irc8m(void);
 144:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
 145:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 146:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /* configure the system clock */
 147:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_config(void);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 4


 148:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 149:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 150:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      setup the microcontroller system, initialize the system
 151:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[in]  none
 152:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[out] none
 153:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \retval     none
 154:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 155:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** void SystemInit(void) {
 156:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #if (defined(GD32F350))
 157:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_APB2EN |= BIT(0);
 158:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   CMP_CS |= (CMP_CS_CMP1MSEL | CMP_CS_CMP0MSEL);
 159:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* GD32F350 */
 160:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   if (((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) != OB_OBSTAT_PLEVEL_HIGH) &&
 161:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 162:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_KEY = UNLOCK_KEY0;
 163:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_KEY = UNLOCK_KEY1;
 164:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_OBKEY = UNLOCK_KEY0;
 165:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_OBKEY = UNLOCK_KEY1;
 166:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_OBER;
 167:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_START;
 168:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 169:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 170:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL &= ~FMC_CTL_OBER;
 171:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_OBPG;
 172:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO) {
 173:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_NSPC;
 174:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     } else if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_LOW) {
 175:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_LSPC;
 176:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     }
 177:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_USER = OB_USER_DEFAULT & ((uint8_t)(FMC_OBSTAT >> 8));
 178:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 179:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 180:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP0 = ((uint8_t)(FMC_WP));
 181:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 182:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 183:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 184:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL &= ~FMC_CTL_OBPG;
 185:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL &= ~FMC_CTL_OBWEN;
 186:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_LK;
 187:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 188:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* FPU settings */
 189:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 190:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   SCB->CPACR |=
 191:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
 192:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif
 193:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 194:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable IRC8M */
 195:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_IRC8MEN;
 196:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
 197:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 198:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_MODIFY(0x50);
 200:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 201:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~(RCU_CFG0_SCS);
 202:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 &=
 203:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 204:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 5


 205:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* reset RCU */
 206:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC |
 207:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****                 RCU_CFG0_APB2PSC | RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL |
 208:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****                 RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
 209:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 210:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
 211:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #if (defined(GD32F350))
 212:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~(RCU_CFG0_USBFSPSC);
 213:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~(RCU_CFG2_CECSEL | RCU_CFG2_USBFSPSC2);
 214:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* GD32F350 */
 215:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 216:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PREDV | RCU_CFG1_PLLMF5 | RCU_CFG1_PLLPRESEL);
 217:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 218:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 219:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 220:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 221:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 222:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_INT = 0x00000000U;
 223:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDINT = 0x00000000U;
 224:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 225:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* configure system clock */
 226:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_config();
 227:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 228:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #ifdef VECT_TAB_SRAM
 229:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   nvic_vector_table_set(NVIC_VECTTAB_RAM, VECT_TAB_OFFSET);
 230:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #else
 231:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   nvic_vector_table_set(NVIC_VECTTAB_FLASH, VECT_TAB_OFFSET);
 232:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif
 233:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 234:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 235:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 236:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock
 237:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[in]  none
 238:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[out] none
 239:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \retval     none
 240:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 241:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_config(void) {
 242:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 243:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_8m_hxtal();
 244:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_HXTAL)
 245:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_72m_hxtal();
 246:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 247:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_72m_irc8m();
 248:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2)
 249:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_72m_irc48m();
 250:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_HXTAL)
 251:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_84m_hxtal();
 252:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 253:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_84m_irc8m();
 254:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_HXTAL)
 255:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_96m_hxtal();
 256:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2)
 257:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_96m_irc8m();
 258:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2)
 259:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_96m_irc48m();
 260:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_HXTAL)
 261:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_108m_hxtal();
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 6


 262:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2)
 263:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_108m_irc8m();
 264:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #else
 265:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   system_clock_8m_irc8m();
 266:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
 267:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 268:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 269:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 270:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 271:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 8M by HXTAL
 272:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[in]  none
 273:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[out] none
 274:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \retval     none
 275:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 276:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_8m_hxtal(void) {
 277:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t timeout = 0U;
 278:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t stab_flag = 0U;
 279:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 280:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable HXTAL */
 281:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_HXTALEN;
 282:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 283:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until HXTAL is stable or the startup time is longer than
 284:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    * HXTAL_STARTUP_TIMEOUT */
 285:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   do {
 286:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     timeout++;
 287:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 288:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 289:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* if fail */
 290:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB)) {
 291:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     return;
 292:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 293:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 294:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* HXTAL is stable */
 295:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 296:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 297:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB */
 298:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 299:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB */
 300:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 301:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 302:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select HXTAL as system clock */
 303:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 304:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_HXTAL;
 305:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 306:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until HXTAL is selected as system clock */
 307:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_HXTAL)) {
 308:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 309:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 310:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 311:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_HXTAL)
 312:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 313:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 72M by PLL which selects HXTAL as
 314:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    its clock source \param[in]  none \param[out] none \retval     none
 315:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 316:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_72m_hxtal(void) {
 317:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t timeout = 0U;
 318:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t stab_flag = 0U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 7


 319:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 320:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable HXTAL */
 321:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_HXTALEN;
 322:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 323:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until HXTAL is stable or the startup time is longer than
 324:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    * HXTAL_STARTUP_TIMEOUT */
 325:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   do {
 326:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     timeout++;
 327:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 328:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 329:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* if fail */
 330:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB)) {
 331:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     return;
 332:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 333:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* HXTAL is stable */
 334:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 335:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 336:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 337:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 338:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 339:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 340:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 341:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = HXTAL * 9 = 72 MHz */
 342:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 343:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 344:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 345:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL9 & (~RCU_CFG1_PLLMF5)));
 346:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL);
 347:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL9 & RCU_CFG1_PLLMF5);
 348:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 349:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 350:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 351:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 352:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 353:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 354:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 355:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 356:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 357:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 358:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 359:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 360:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 361:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 362:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 363:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 364:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC8M_DIV2)
 365:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 366:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 72M by PLL which selects IRC8M/2
 367:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    as its clock source \param[in]  none \param[out] none \retval     none
 368:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 369:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_72m_irc8m(void) {
 370:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 371:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 372:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 373:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 374:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 375:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 8


 376:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = (IRC8M/2) * 18 = 72 MHz */
 377:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 378:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 379:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 380:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL18 & (~RCU_CFG1_PLLMF5)));
 381:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL18 & RCU_CFG1_PLLMF5);
 382:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 383:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 384:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 385:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 386:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 387:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 388:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 389:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 390:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 391:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 392:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 393:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 394:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 395:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 396:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 397:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 398:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_72M_PLL_IRC48M_DIV2)
 399:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 400:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 72M by PLL which selects IRC48M/2
 401:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    as its clock source \param[in]  none \param[out] none \retval     none
 402:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 403:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_72m_irc48m(void) {
 404:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable IRC48M */
 405:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDCTL |= RCU_ADDCTL_IRC48MEN;
 406:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 407:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until IRC48M is stable*/
 408:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_ADDCTL & RCU_ADDCTL_IRC48MSTB)) {
 409:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 410:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 411:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 412:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 413:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 414:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 415:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 416:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = (IRC48M/2) * 3 = 96 MHz */
 417:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 418:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 419:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 420:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL3 & (~RCU_CFG1_PLLMF5)));
 421:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLLPRESEL_IRC48M | RCU_PLL_PREDV2);
 422:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL3 & RCU_CFG1_PLLMF5);
 423:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 424:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 425:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 426:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 427:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 428:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 429:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 430:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 431:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 432:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 9


 433:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 434:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 435:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 436:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 437:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 438:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 439:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_HXTAL)
 440:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 441:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 84M by PLL which selects HXTAL as
 442:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    its clock source \param[in]  none \param[out] none \retval     none
 443:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 444:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_84m_hxtal(void) {
  26              		.loc 1 444 42 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
 445:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t timeout = 0U;
  31              		.loc 1 445 3 view .LVU1
  32              	.LVL0:
 446:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t stab_flag = 0U;
  33              		.loc 1 446 3 view .LVU2
 447:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable HXTAL */
 448:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_HXTALEN;
  34              		.loc 1 448 3 view .LVU3
  35              		.loc 1 448 12 is_stmt 0 view .LVU4
  36 0000 274A     		ldr	r2, .L7
  37 0002 1368     		ldr	r3, [r2]
  38 0004 43F48033 		orr	r3, r3, #65536
  39 0008 1360     		str	r3, [r2]
 445:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t stab_flag = 0U;
  40              		.loc 1 445 12 view .LVU5
  41 000a 0023     		movs	r3, #0
  42              	.LVL1:
  43              	.L3:
 449:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 450:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until HXTAL is stable or the startup time is longer than
 451:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    * HXTAL_STARTUP_TIMEOUT */
 452:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   do {
  44              		.loc 1 452 3 is_stmt 1 discriminator 2 view .LVU6
 453:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     timeout++;
  45              		.loc 1 453 5 discriminator 2 view .LVU7
  46              		.loc 1 453 12 is_stmt 0 discriminator 2 view .LVU8
  47 000c 0133     		adds	r3, r3, #1
  48              	.LVL2:
 454:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
  49              		.loc 1 454 5 is_stmt 1 discriminator 2 view .LVU9
  50              		.loc 1 454 18 is_stmt 0 discriminator 2 view .LVU10
  51 000e 244A     		ldr	r2, .L7
  52 0010 1268     		ldr	r2, [r2]
  53              	.LVL3:
 455:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
  54              		.loc 1 455 11 is_stmt 1 discriminator 2 view .LVU11
  55              		.loc 1 455 3 is_stmt 0 discriminator 2 view .LVU12
  56 0012 12F4003F 		tst	r2, #131072
  57 0016 02D1     		bne	.L2
  58              		.loc 1 455 30 discriminator 1 view .LVU13
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 10


  59 0018 B3F5006F 		cmp	r3, #2048
  60 001c F6D1     		bne	.L3
  61              	.L2:
 456:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* if fail */
 457:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB)) {
  62              		.loc 1 457 3 is_stmt 1 view .LVU14
  63              		.loc 1 457 14 is_stmt 0 view .LVU15
  64 001e 204B     		ldr	r3, .L7
  65              	.LVL4:
  66              		.loc 1 457 14 view .LVU16
  67 0020 1B68     		ldr	r3, [r3]
  68              		.loc 1 457 6 view .LVU17
  69 0022 13F4003F 		tst	r3, #131072
  70 0026 39D0     		beq	.L1
 458:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     return;
 459:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 460:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* HXTAL is stable */
 461:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 462:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
  71              		.loc 1 462 3 is_stmt 1 view .LVU18
  72              		.loc 1 462 12 is_stmt 0 view .LVU19
  73 0028 1D4B     		ldr	r3, .L7
  74 002a 5A68     		ldr	r2, [r3, #4]
  75              	.LVL5:
  76              		.loc 1 462 12 view .LVU20
  77 002c 5A60     		str	r2, [r3, #4]
 463:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 464:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
  78              		.loc 1 464 3 is_stmt 1 view .LVU21
  79              		.loc 1 464 12 is_stmt 0 view .LVU22
  80 002e 5A68     		ldr	r2, [r3, #4]
  81 0030 42F40052 		orr	r2, r2, #8192
  82 0034 5A60     		str	r2, [r3, #4]
 465:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 466:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
  83              		.loc 1 466 3 is_stmt 1 view .LVU23
  84              		.loc 1 466 12 is_stmt 0 view .LVU24
  85 0036 5A68     		ldr	r2, [r3, #4]
  86 0038 42F48062 		orr	r2, r2, #1024
  87 003c 5A60     		str	r2, [r3, #4]
 467:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 468:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = HXTAL /2 * 21 = 84 MHz */
 469:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
  88              		.loc 1 469 3 is_stmt 1 view .LVU25
  89              		.loc 1 469 12 is_stmt 0 view .LVU26
  90 003e 5A68     		ldr	r2, [r3, #4]
  91 0040 22F00362 		bic	r2, r2, #137363456
  92 0044 22F47022 		bic	r2, r2, #983040
  93 0048 5A60     		str	r2, [r3, #4]
 470:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 471:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
  94              		.loc 1 471 3 is_stmt 1 view .LVU27
  95              		.loc 1 471 12 is_stmt 0 view .LVU28
  96 004a DA6A     		ldr	r2, [r3, #44]
  97 004c 22F04042 		bic	r2, r2, #-1073741824
  98 0050 22F00F02 		bic	r2, r2, #15
  99 0054 DA62     		str	r2, [r3, #44]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 11


 472:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL21 & (~RCU_CFG1_PLLMF5)));
 100              		.loc 1 472 3 is_stmt 1 view .LVU29
 101              		.loc 1 472 12 is_stmt 0 view .LVU30
 102 0056 5A68     		ldr	r2, [r3, #4]
 103 0058 42F00162 		orr	r2, r2, #135266304
 104 005c 42F48032 		orr	r2, r2, #65536
 105 0060 5A60     		str	r2, [r3, #4]
 473:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL | RCU_PLL_PREDV2);
 106              		.loc 1 473 3 is_stmt 1 view .LVU31
 107              		.loc 1 473 12 is_stmt 0 view .LVU32
 108 0062 DA6A     		ldr	r2, [r3, #44]
 109 0064 42F00102 		orr	r2, r2, #1
 110 0068 DA62     		str	r2, [r3, #44]
 474:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL21 & RCU_CFG1_PLLMF5);
 111              		.loc 1 474 3 is_stmt 1 view .LVU33
 112              		.loc 1 474 12 is_stmt 0 view .LVU34
 113 006a DA6A     		ldr	r2, [r3, #44]
 114 006c DA62     		str	r2, [r3, #44]
 475:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 476:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 115              		.loc 1 476 3 is_stmt 1 view .LVU35
 116              		.loc 1 476 12 is_stmt 0 view .LVU36
 117 006e 1A68     		ldr	r2, [r3]
 118 0070 42F08072 		orr	r2, r2, #16777216
 119 0074 1A60     		str	r2, [r3]
 477:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 478:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 479:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 120              		.loc 1 479 3 is_stmt 1 view .LVU37
 121              	.L5:
 480:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 122              		.loc 1 480 3 discriminator 1 view .LVU38
 479:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 123              		.loc 1 479 9 discriminator 1 view .LVU39
 479:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 124              		.loc 1 479 17 is_stmt 0 discriminator 1 view .LVU40
 125 0076 0A4B     		ldr	r3, .L7
 126 0078 1B68     		ldr	r3, [r3]
 479:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 127              		.loc 1 479 9 discriminator 1 view .LVU41
 128 007a 13F0007F 		tst	r3, #33554432
 129 007e FAD0     		beq	.L5
 481:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 482:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 483:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 130              		.loc 1 483 3 is_stmt 1 view .LVU42
 131              		.loc 1 483 12 is_stmt 0 view .LVU43
 132 0080 074B     		ldr	r3, .L7
 133 0082 5A68     		ldr	r2, [r3, #4]
 134 0084 22F00302 		bic	r2, r2, #3
 135 0088 5A60     		str	r2, [r3, #4]
 484:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 136              		.loc 1 484 3 is_stmt 1 view .LVU44
 137              		.loc 1 484 12 is_stmt 0 view .LVU45
 138 008a 5A68     		ldr	r2, [r3, #4]
 139 008c 42F00202 		orr	r2, r2, #2
 140 0090 5A60     		str	r2, [r3, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 12


 485:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 486:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 487:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 141              		.loc 1 487 3 is_stmt 1 view .LVU46
 142              	.L6:
 488:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 143              		.loc 1 488 3 discriminator 1 view .LVU47
 487:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 144              		.loc 1 487 9 discriminator 1 view .LVU48
 487:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 145              		.loc 1 487 17 is_stmt 0 discriminator 1 view .LVU49
 146 0092 034B     		ldr	r3, .L7
 147 0094 5B68     		ldr	r3, [r3, #4]
 487:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 148              		.loc 1 487 9 discriminator 1 view .LVU50
 149 0096 13F0080F 		tst	r3, #8
 150 009a FAD0     		beq	.L6
 151              	.L1:
 489:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 152              		.loc 1 489 1 view .LVU51
 153 009c 7047     		bx	lr
 154              	.L8:
 155 009e 00BF     		.align	2
 156              	.L7:
 157 00a0 00100240 		.word	1073876992
 158              		.cfi_endproc
 159              	.LFE118:
 161              		.section	.text.system_clock_config,"ax",%progbits
 162              		.align	1
 163              		.syntax unified
 164              		.thumb
 165              		.thumb_func
 167              	system_clock_config:
 168              	.LFB117:
 241:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #ifdef __SYSTEM_CLOCK_8M_HXTAL
 169              		.loc 1 241 39 is_stmt 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173 0000 08B5     		push	{r3, lr}
 174              	.LCFI0:
 175              		.cfi_def_cfa_offset 8
 176              		.cfi_offset 3, -8
 177              		.cfi_offset 14, -4
 251:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 178              		.loc 1 251 3 view .LVU53
 179 0002 FFF7FEFF 		bl	system_clock_84m_hxtal
 180              	.LVL6:
 267:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 181              		.loc 1 267 1 is_stmt 0 view .LVU54
 182 0006 08BD     		pop	{r3, pc}
 183              		.cfi_endproc
 184              	.LFE117:
 186              		.section	.text.SystemInit,"ax",%progbits
 187              		.align	1
 188              		.global	SystemInit
 189              		.syntax unified
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 13


 190              		.thumb
 191              		.thumb_func
 193              	SystemInit:
 194              	.LFB116:
 155:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #if (defined(GD32F350))
 195              		.loc 1 155 23 is_stmt 1 view -0
 196              		.cfi_startproc
 197              		@ args = 0, pretend = 0, frame = 8
 198              		@ frame_needed = 0, uses_anonymous_args = 0
 199 0000 10B5     		push	{r4, lr}
 200              	.LCFI1:
 201              		.cfi_def_cfa_offset 8
 202              		.cfi_offset 4, -8
 203              		.cfi_offset 14, -4
 204 0002 82B0     		sub	sp, sp, #8
 205              	.LCFI2:
 206              		.cfi_def_cfa_offset 16
 160:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 207              		.loc 1 160 3 view .LVU56
 160:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 208              		.loc 1 160 9 is_stmt 0 view .LVU57
 209 0004 634B     		ldr	r3, .L23
 210 0006 DB69     		ldr	r3, [r3, #28]
 160:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 211              		.loc 1 160 20 view .LVU58
 212 0008 03F00603 		and	r3, r3, #6
 160:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 213              		.loc 1 160 6 view .LVU59
 214 000c 062B     		cmp	r3, #6
 215 000e 50D0     		beq	.L12
 161:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_KEY = UNLOCK_KEY0;
 216              		.loc 1 161 10 discriminator 1 view .LVU60
 217 0010 604B     		ldr	r3, .L23
 218 0012 DB69     		ldr	r3, [r3, #28]
 160:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       (((FMC_OBSTAT >> 13) & 0x1) == SET)) {
 219              		.loc 1 160 71 discriminator 1 view .LVU61
 220 0014 13F4005F 		tst	r3, #8192
 221 0018 4BD0     		beq	.L12
 162:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_KEY = UNLOCK_KEY1;
 222              		.loc 1 162 5 is_stmt 1 view .LVU62
 162:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_KEY = UNLOCK_KEY1;
 223              		.loc 1 162 13 is_stmt 0 view .LVU63
 224 001a 5E4B     		ldr	r3, .L23
 225 001c 5E49     		ldr	r1, .L23+4
 226 001e 5960     		str	r1, [r3, #4]
 163:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_OBKEY = UNLOCK_KEY0;
 227              		.loc 1 163 5 is_stmt 1 view .LVU64
 163:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_OBKEY = UNLOCK_KEY0;
 228              		.loc 1 163 13 is_stmt 0 view .LVU65
 229 0020 5E4A     		ldr	r2, .L23+8
 230 0022 5A60     		str	r2, [r3, #4]
 164:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_OBKEY = UNLOCK_KEY1;
 231              		.loc 1 164 5 is_stmt 1 view .LVU66
 164:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_OBKEY = UNLOCK_KEY1;
 232              		.loc 1 164 15 is_stmt 0 view .LVU67
 233 0024 9960     		str	r1, [r3, #8]
 165:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_OBER;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 14


 234              		.loc 1 165 5 is_stmt 1 view .LVU68
 165:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_OBER;
 235              		.loc 1 165 15 is_stmt 0 view .LVU69
 236 0026 9A60     		str	r2, [r3, #8]
 166:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_START;
 237              		.loc 1 166 5 is_stmt 1 view .LVU70
 166:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_START;
 238              		.loc 1 166 13 is_stmt 0 view .LVU71
 239 0028 1A69     		ldr	r2, [r3, #16]
 240 002a 42F02002 		orr	r2, r2, #32
 241 002e 1A61     		str	r2, [r3, #16]
 167:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 242              		.loc 1 167 5 is_stmt 1 view .LVU72
 167:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 243              		.loc 1 167 13 is_stmt 0 view .LVU73
 244 0030 1A69     		ldr	r2, [r3, #16]
 245 0032 42F04002 		orr	r2, r2, #64
 246 0036 1A61     		str	r2, [r3, #16]
 168:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 247              		.loc 1 168 5 is_stmt 1 view .LVU74
 248              	.L13:
 169:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL &= ~FMC_CTL_OBER;
 249              		.loc 1 169 7 discriminator 1 view .LVU75
 168:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 250              		.loc 1 168 11 discriminator 1 view .LVU76
 168:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 251              		.loc 1 168 32 is_stmt 0 discriminator 1 view .LVU77
 252 0038 564B     		ldr	r3, .L23
 253 003a DB68     		ldr	r3, [r3, #12]
 168:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 254              		.loc 1 168 11 discriminator 1 view .LVU78
 255 003c 13F0010F 		tst	r3, #1
 256 0040 FAD1     		bne	.L13
 170:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_OBPG;
 257              		.loc 1 170 5 is_stmt 1 view .LVU79
 170:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_OBPG;
 258              		.loc 1 170 13 is_stmt 0 view .LVU80
 259 0042 544B     		ldr	r3, .L23
 260 0044 1A69     		ldr	r2, [r3, #16]
 261 0046 22F02002 		bic	r2, r2, #32
 262 004a 1A61     		str	r2, [r3, #16]
 171:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO) {
 263              		.loc 1 171 5 is_stmt 1 view .LVU81
 171:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_NO) {
 264              		.loc 1 171 13 is_stmt 0 view .LVU82
 265 004c 1A69     		ldr	r2, [r3, #16]
 266 004e 42F01002 		orr	r2, r2, #16
 267 0052 1A61     		str	r2, [r3, #16]
 172:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_NSPC;
 268              		.loc 1 172 5 is_stmt 1 view .LVU83
 172:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_NSPC;
 269              		.loc 1 172 10 is_stmt 0 view .LVU84
 270 0054 DB69     		ldr	r3, [r3, #28]
 172:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_NSPC;
 271              		.loc 1 172 8 view .LVU85
 272 0056 13F0060F 		tst	r3, #6
 273 005a 3CD1     		bne	.L14
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 15


 173:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     } else if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_LOW) {
 274              		.loc 1 173 7 is_stmt 1 view .LVU86
 173:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     } else if ((FMC_OBSTAT & OB_OBSTAT_PLEVEL_HIGH) == OB_OBSTAT_PLEVEL_LOW) {
 275              		.loc 1 173 14 is_stmt 0 view .LVU87
 276 005c 504B     		ldr	r3, .L23+12
 277 005e A522     		movs	r2, #165
 278 0060 1A80     		strh	r2, [r3]	@ movhi
 279              	.L15:
 177:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 280              		.loc 1 177 5 is_stmt 1 view .LVU88
 177:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 281              		.loc 1 177 44 is_stmt 0 view .LVU89
 282 0062 4C4A     		ldr	r2, .L23
 283 0064 D169     		ldr	r1, [r2, #28]
 177:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 284              		.loc 1 177 34 view .LVU90
 285 0066 C1F30721 		ubfx	r1, r1, #8, #8
 177:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 286              		.loc 1 177 31 view .LVU91
 287 006a 01F0DF01 		and	r1, r1, #223
 177:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA0 = ((uint8_t)(FMC_OBSTAT >> 16));
 288              		.loc 1 177 13 view .LVU92
 289 006e 4C4B     		ldr	r3, .L23+12
 290 0070 5980     		strh	r1, [r3, #2]	@ movhi
 178:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 291              		.loc 1 178 5 is_stmt 1 view .LVU93
 178:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 292              		.loc 1 178 27 is_stmt 0 view .LVU94
 293 0072 D169     		ldr	r1, [r2, #28]
 178:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 294              		.loc 1 178 17 view .LVU95
 295 0074 C1F30741 		ubfx	r1, r1, #16, #8
 178:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_DATA1 = ((uint8_t)(FMC_OBSTAT >> 24));
 296              		.loc 1 178 14 view .LVU96
 297 0078 9980     		strh	r1, [r3, #4]	@ movhi
 179:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP0 = ((uint8_t)(FMC_WP));
 298              		.loc 1 179 5 is_stmt 1 view .LVU97
 179:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP0 = ((uint8_t)(FMC_WP));
 299              		.loc 1 179 27 is_stmt 0 view .LVU98
 300 007a D169     		ldr	r1, [r2, #28]
 179:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP0 = ((uint8_t)(FMC_WP));
 301              		.loc 1 179 17 view .LVU99
 302 007c 090E     		lsrs	r1, r1, #24
 179:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP0 = ((uint8_t)(FMC_WP));
 303              		.loc 1 179 14 view .LVU100
 304 007e D980     		strh	r1, [r3, #6]	@ movhi
 180:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 305              		.loc 1 180 5 is_stmt 1 view .LVU101
 180:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 306              		.loc 1 180 25 is_stmt 0 view .LVU102
 307 0080 116A     		ldr	r1, [r2, #32]
 180:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 308              		.loc 1 180 15 view .LVU103
 309 0082 C9B2     		uxtb	r1, r1
 180:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     OB_WP1 = ((uint8_t)(FMC_WP >> 8));
 310              		.loc 1 180 12 view .LVU104
 311 0084 1981     		strh	r1, [r3, #8]	@ movhi
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 16


 181:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 312              		.loc 1 181 5 is_stmt 1 view .LVU105
 181:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 313              		.loc 1 181 25 is_stmt 0 view .LVU106
 314 0086 126A     		ldr	r2, [r2, #32]
 181:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 315              		.loc 1 181 15 view .LVU107
 316 0088 C2F30722 		ubfx	r2, r2, #8, #8
 181:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     while ((uint32_t)0x00U != (FMC_STAT & FMC_STAT_BUSY))
 317              		.loc 1 181 12 view .LVU108
 318 008c 5A81     		strh	r2, [r3, #10]	@ movhi
 182:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 319              		.loc 1 182 5 is_stmt 1 view .LVU109
 320              	.L16:
 183:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL &= ~FMC_CTL_OBPG;
 321              		.loc 1 183 7 discriminator 1 view .LVU110
 182:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 322              		.loc 1 182 11 discriminator 1 view .LVU111
 182:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 323              		.loc 1 182 32 is_stmt 0 discriminator 1 view .LVU112
 324 008e 414B     		ldr	r3, .L23
 325 0090 DB68     		ldr	r3, [r3, #12]
 182:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ;
 326              		.loc 1 182 11 discriminator 1 view .LVU113
 327 0092 13F0010F 		tst	r3, #1
 328 0096 FAD1     		bne	.L16
 184:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL &= ~FMC_CTL_OBWEN;
 329              		.loc 1 184 5 is_stmt 1 view .LVU114
 184:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL &= ~FMC_CTL_OBWEN;
 330              		.loc 1 184 13 is_stmt 0 view .LVU115
 331 0098 3E4B     		ldr	r3, .L23
 332 009a 1A69     		ldr	r2, [r3, #16]
 333 009c 22F01002 		bic	r2, r2, #16
 334 00a0 1A61     		str	r2, [r3, #16]
 185:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_LK;
 335              		.loc 1 185 5 is_stmt 1 view .LVU116
 185:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     FMC_CTL |= FMC_CTL_LK;
 336              		.loc 1 185 13 is_stmt 0 view .LVU117
 337 00a2 1A69     		ldr	r2, [r3, #16]
 338 00a4 22F40072 		bic	r2, r2, #512
 339 00a8 1A61     		str	r2, [r3, #16]
 186:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 340              		.loc 1 186 5 is_stmt 1 view .LVU118
 186:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 341              		.loc 1 186 13 is_stmt 0 view .LVU119
 342 00aa 1A69     		ldr	r2, [r3, #16]
 343 00ac 42F08002 		orr	r2, r2, #128
 344 00b0 1A61     		str	r2, [r3, #16]
 345              	.L12:
 195:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
 346              		.loc 1 195 3 is_stmt 1 view .LVU120
 195:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)) {
 347              		.loc 1 195 12 is_stmt 0 view .LVU121
 348 00b2 3C4A     		ldr	r2, .L23+16
 349 00b4 1368     		ldr	r3, [r2]
 350 00b6 43F00103 		orr	r3, r3, #1
 351 00ba 1360     		str	r3, [r2]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 17


 196:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 352              		.loc 1 196 3 is_stmt 1 view .LVU122
 353              	.L17:
 197:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 354              		.loc 1 197 3 discriminator 1 view .LVU123
 196:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 355              		.loc 1 196 9 discriminator 1 view .LVU124
 196:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 356              		.loc 1 196 17 is_stmt 0 discriminator 1 view .LVU125
 357 00bc 394B     		ldr	r3, .L23+16
 358 00be 1B68     		ldr	r3, [r3]
 196:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 359              		.loc 1 196 9 discriminator 1 view .LVU126
 360 00c0 13F0020F 		tst	r3, #2
 361 00c4 FAD0     		beq	.L17
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 362              		.loc 1 199 3 is_stmt 1 discriminator 1 view .LVU127
 363              	.LBB2:
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 364              		.loc 1 199 3 discriminator 1 view .LVU128
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 365              		.loc 1 199 3 discriminator 1 view .LVU129
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 366              		.loc 1 199 3 discriminator 1 view .LVU130
 367 00c6 374A     		ldr	r2, .L23+16
 368 00c8 5368     		ldr	r3, [r2, #4]
 369 00ca 43F08003 		orr	r3, r3, #128
 370 00ce 5360     		str	r3, [r2, #4]
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 371              		.loc 1 199 3 discriminator 1 view .LVU131
 372 00d0 0023     		movs	r3, #0
 373 00d2 0193     		str	r3, [sp, #4]
 374 00d4 0CE0     		b	.L18
 375              	.L14:
 376              	.LBE2:
 174:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_LSPC;
 377              		.loc 1 174 12 view .LVU132
 174:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_LSPC;
 378              		.loc 1 174 17 is_stmt 0 view .LVU133
 379 00d6 2F4B     		ldr	r3, .L23
 380 00d8 DB69     		ldr	r3, [r3, #28]
 174:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_LSPC;
 381              		.loc 1 174 28 view .LVU134
 382 00da 03F00603 		and	r3, r3, #6
 174:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       OB_SPC = FMC_LSPC;
 383              		.loc 1 174 15 view .LVU135
 384 00de 022B     		cmp	r3, #2
 385 00e0 BFD1     		bne	.L15
 175:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     }
 386              		.loc 1 175 7 is_stmt 1 view .LVU136
 175:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     }
 387              		.loc 1 175 14 is_stmt 0 view .LVU137
 388 00e2 2F4B     		ldr	r3, .L23+12
 389 00e4 BB22     		movs	r2, #187
 390 00e6 1A80     		strh	r2, [r3]	@ movhi
 391 00e8 BBE7     		b	.L15
 392              	.L19:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 18


 393              	.LBB3:
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 394              		.loc 1 199 3 is_stmt 1 discriminator 5 view .LVU138
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 395              		.loc 1 199 3 discriminator 5 view .LVU139
 396 00ea 019B     		ldr	r3, [sp, #4]
 397 00ec 0133     		adds	r3, r3, #1
 398 00ee 0193     		str	r3, [sp, #4]
 399              	.L18:
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 400              		.loc 1 199 3 discriminator 3 view .LVU140
 401 00f0 019B     		ldr	r3, [sp, #4]
 402 00f2 4F2B     		cmp	r3, #79
 403 00f4 F9D9     		bls	.L19
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 404              		.loc 1 199 3 discriminator 6 view .LVU141
 405 00f6 2B4A     		ldr	r2, .L23+16
 406 00f8 5368     		ldr	r3, [r2, #4]
 407 00fa 43F09003 		orr	r3, r3, #144
 408 00fe 5360     		str	r3, [r2, #4]
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 409              		.loc 1 199 3 discriminator 6 view .LVU142
 410 0100 0023     		movs	r3, #0
 411 0102 0193     		str	r3, [sp, #4]
 412 0104 02E0     		b	.L20
 413              	.L21:
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 414              		.loc 1 199 3 discriminator 9 view .LVU143
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 415              		.loc 1 199 3 discriminator 9 view .LVU144
 416 0106 019B     		ldr	r3, [sp, #4]
 417 0108 0133     		adds	r3, r3, #1
 418 010a 0193     		str	r3, [sp, #4]
 419              	.L20:
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 420              		.loc 1 199 3 discriminator 7 view .LVU145
 421 010c 019B     		ldr	r3, [sp, #4]
 422 010e 4F2B     		cmp	r3, #79
 423 0110 F9D9     		bls	.L21
 424              	.LBE3:
 199:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 425              		.loc 1 199 3 discriminator 10 view .LVU146
 201:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 &=
 426              		.loc 1 201 3 discriminator 10 view .LVU147
 201:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 &=
 427              		.loc 1 201 12 is_stmt 0 discriminator 10 view .LVU148
 428 0112 244B     		ldr	r3, .L23+16
 429 0114 5A68     		ldr	r2, [r3, #4]
 430 0116 22F00302 		bic	r2, r2, #3
 431 011a 5A60     		str	r2, [r3, #4]
 202:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 432              		.loc 1 202 3 is_stmt 1 discriminator 10 view .LVU149
 202:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
 433              		.loc 1 202 12 is_stmt 0 discriminator 10 view .LVU150
 434 011c 1A68     		ldr	r2, [r3]
 435 011e 22F08672 		bic	r2, r2, #17563648
 436 0122 22F48032 		bic	r2, r2, #65536
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 19


 437 0126 1A60     		str	r2, [r3]
 206:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****                 RCU_CFG0_APB2PSC | RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL |
 438              		.loc 1 206 3 is_stmt 1 discriminator 10 view .LVU151
 206:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****                 RCU_CFG0_APB2PSC | RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL |
 439              		.loc 1 206 12 is_stmt 0 discriminator 10 view .LVU152
 440 0128 5968     		ldr	r1, [r3, #4]
 441 012a 1F4A     		ldr	r2, .L23+20
 442 012c 0A40     		ands	r2, r2, r1
 443 012e 5A60     		str	r2, [r3, #4]
 209:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
 444              		.loc 1 209 3 is_stmt 1 discriminator 10 view .LVU153
 209:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLDV);
 445              		.loc 1 209 12 is_stmt 0 discriminator 10 view .LVU154
 446 0130 5A68     		ldr	r2, [r3, #4]
 447 0132 22F00842 		bic	r2, r2, #-2013265920
 448 0136 22F47412 		bic	r2, r2, #3997696
 449 013a 5A60     		str	r2, [r3, #4]
 216:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 450              		.loc 1 216 3 is_stmt 1 discriminator 10 view .LVU155
 216:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_ADCSEL);
 451              		.loc 1 216 12 is_stmt 0 discriminator 10 view .LVU156
 452 013c DA6A     		ldr	r2, [r3, #44]
 453 013e 22F04042 		bic	r2, r2, #-1073741824
 454 0142 22F00F02 		bic	r2, r2, #15
 455 0146 DA62     		str	r2, [r3, #44]
 217:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 456              		.loc 1 217 3 is_stmt 1 discriminator 10 view .LVU157
 217:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 457              		.loc 1 217 12 is_stmt 0 discriminator 10 view .LVU158
 458 0148 1A6B     		ldr	r2, [r3, #48]
 459 014a 22F48172 		bic	r2, r2, #258
 460 014e 22F00102 		bic	r2, r2, #1
 461 0152 1A63     		str	r2, [r3, #48]
 218:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 462              		.loc 1 218 3 is_stmt 1 discriminator 10 view .LVU159
 218:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG2 &= ~RCU_CFG2_ADCPSC2;
 463              		.loc 1 218 12 is_stmt 0 discriminator 10 view .LVU160
 464 0154 1A6B     		ldr	r2, [r3, #48]
 465 0156 22F48032 		bic	r2, r2, #65536
 466 015a 1A63     		str	r2, [r3, #48]
 219:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 467              		.loc 1 219 3 is_stmt 1 discriminator 10 view .LVU161
 219:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
 468              		.loc 1 219 12 is_stmt 0 discriminator 10 view .LVU162
 469 015c 1A6B     		ldr	r2, [r3, #48]
 470 015e 22F00042 		bic	r2, r2, #-2147483648
 471 0162 1A63     		str	r2, [r3, #48]
 220:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 472              		.loc 1 220 3 is_stmt 1 discriminator 10 view .LVU163
 220:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDCTL &= ~RCU_ADDCTL_IRC48MEN;
 473              		.loc 1 220 12 is_stmt 0 discriminator 10 view .LVU164
 474 0164 5A6B     		ldr	r2, [r3, #52]
 475 0166 22F00102 		bic	r2, r2, #1
 476 016a 5A63     		str	r2, [r3, #52]
 221:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_INT = 0x00000000U;
 477              		.loc 1 221 3 is_stmt 1 discriminator 10 view .LVU165
 221:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_INT = 0x00000000U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 20


 478              		.loc 1 221 14 is_stmt 0 discriminator 10 view .LVU166
 479 016c D3F8C020 		ldr	r2, [r3, #192]
 480 0170 22F48032 		bic	r2, r2, #65536
 481 0174 C3F8C020 		str	r2, [r3, #192]
 222:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDINT = 0x00000000U;
 482              		.loc 1 222 3 is_stmt 1 discriminator 10 view .LVU167
 222:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDINT = 0x00000000U;
 483              		.loc 1 222 11 is_stmt 0 discriminator 10 view .LVU168
 484 0178 0024     		movs	r4, #0
 485 017a 9C60     		str	r4, [r3, #8]
 223:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 486              		.loc 1 223 3 is_stmt 1 discriminator 10 view .LVU169
 223:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 487              		.loc 1 223 14 is_stmt 0 discriminator 10 view .LVU170
 488 017c C3F8CC40 		str	r4, [r3, #204]
 226:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 489              		.loc 1 226 3 is_stmt 1 discriminator 10 view .LVU171
 490 0180 FFF7FEFF 		bl	system_clock_config
 491              	.LVL7:
 231:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif
 492              		.loc 1 231 3 discriminator 10 view .LVU172
 493 0184 2146     		mov	r1, r4
 494 0186 4FF00060 		mov	r0, #134217728
 495 018a FFF7FEFF 		bl	nvic_vector_table_set
 496              	.LVL8:
 233:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 497              		.loc 1 233 1 is_stmt 0 discriminator 10 view .LVU173
 498 018e 02B0     		add	sp, sp, #8
 499              	.LCFI3:
 500              		.cfi_def_cfa_offset 8
 501              		@ sp needed
 502 0190 10BD     		pop	{r4, pc}
 503              	.L24:
 504 0192 00BF     		.align	2
 505              	.L23:
 506 0194 00200240 		.word	1073881088
 507 0198 23016745 		.word	1164378403
 508 019c AB89EFCD 		.word	-839939669
 509 01a0 00F8FF1F 		.word	536868864
 510 01a4 00100240 		.word	1073876992
 511 01a8 0C00FF08 		.word	150929420
 512              		.cfi_endproc
 513              	.LFE116:
 515              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 516              		.align	1
 517              		.global	SystemCoreClockUpdate
 518              		.syntax unified
 519              		.thumb
 520              		.thumb_func
 522              	SystemCoreClockUpdate:
 523              	.LFB119:
 490:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 491:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_84M_PLL_IRC8M_DIV2)
 492:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 493:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 84M by PLL which selects IRC8M/2
 494:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    as its clock source \param[in]  none \param[out] none \retval     none
 495:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 21


 496:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_84m_irc8m(void) {
 497:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 498:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 499:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 500:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 501:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 502:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 503:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = (IRC8M/2) * 21 = 84 MHz */
 504:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 505:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 506:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 507:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL21 & (~RCU_CFG1_PLLMF5)));
 508:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL21 & RCU_CFG1_PLLMF5);
 509:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 510:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 511:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 512:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 513:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 514:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 515:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 516:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 517:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 518:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 519:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 520:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 521:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 522:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 523:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 524:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 525:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_HXTAL)
 526:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 527:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 96M by PLL which selects HXTAL as
 528:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    its clock source \param[in]  none \param[out] none \retval     none
 529:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 530:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_96m_hxtal(void) {
 531:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t timeout = 0U;
 532:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t stab_flag = 0U;
 533:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable HXTAL */
 534:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_HXTALEN;
 535:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 536:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until HXTAL is stable or the startup time is longer than
 537:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    * HXTAL_STARTUP_TIMEOUT */
 538:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   do {
 539:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     timeout++;
 540:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 541:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 542:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* if fail */
 543:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB)) {
 544:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     return;
 545:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 546:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* HXTAL is stable */
 547:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 548:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 549:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 550:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 551:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 552:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 22


 553:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 554:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = HXTAL /2 * 24 = 96 MHz */
 555:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 556:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 557:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 558:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL24 & (~RCU_CFG1_PLLMF5)));
 559:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL | RCU_PLL_PREDV2);
 560:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL24 & RCU_CFG1_PLLMF5);
 561:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 562:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 563:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 564:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 565:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 566:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 567:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 568:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 569:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 570:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 571:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 572:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 573:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 574:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 575:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 576:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 577:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 578:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC8M_DIV2)
 579:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 580:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 96M by PLL which selects IRC8M/2
 581:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    as its clock source \param[in]  none \param[out] none \retval     none
 582:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 583:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_96m_irc8m(void) {
 584:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 585:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 586:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 587:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 588:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 589:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 590:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = (IRC8M/2) * 24 = 96 MHz */
 591:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 592:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 593:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 594:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL24 & (~RCU_CFG1_PLLMF5)));
 595:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL24 & RCU_CFG1_PLLMF5);
 596:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 597:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 598:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 599:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 600:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 601:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 602:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 603:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 604:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 605:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 606:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 607:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 608:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 609:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 23


 610:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 611:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 612:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 613:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_96M_PLL_IRC48M_DIV2)
 614:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 615:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 96M by PLL which selects IRC48M/2
 616:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    as its clock source \param[in]  none \param[out] none \retval     none
 617:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 618:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_96m_irc48m(void) {
 619:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable IRC48M */
 620:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_ADDCTL |= RCU_ADDCTL_IRC48MEN;
 621:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 622:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until IRC48M is stable*/
 623:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_ADDCTL & RCU_ADDCTL_IRC48MSTB)) {
 624:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 625:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 626:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 627:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 628:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 629:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 630:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 631:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = (IRC48M/2) * 4 = 96 MHz */
 632:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 633:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 634:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 635:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL4 & (~RCU_CFG1_PLLMF5)));
 636:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLLPRESEL_IRC48M | RCU_PLL_PREDV2);
 637:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL4 & RCU_CFG1_PLLMF5);
 638:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 639:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 640:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 641:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 642:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 643:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 644:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 645:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 646:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 647:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 648:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 649:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 650:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 651:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 652:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 653:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 654:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 655:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_HXTAL)
 656:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 657:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 84M by PLL which selects HXTAL as
 658:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    its clock source \param[in]  none \param[out] none \retval     none
 659:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 660:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_108m_hxtal(void) {
 661:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t timeout = 0U;
 662:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t stab_flag = 0U;
 663:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 664:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable HXTAL */
 665:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_HXTALEN;
 666:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 24


 667:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until HXTAL is stable or the startup time is longer than
 668:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    * HXTAL_STARTUP_TIMEOUT */
 669:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   do {
 670:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     timeout++;
 671:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     stab_flag = (RCU_CTL0 & RCU_CTL0_HXTALSTB);
 672:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   } while ((0U == stab_flag) && (HXTAL_STARTUP_TIMEOUT != timeout));
 673:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* if fail */
 674:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   if (0U == (RCU_CTL0 & RCU_CTL0_HXTALSTB)) {
 675:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     return;
 676:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 677:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* HXTAL is stable */
 678:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 679:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 680:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 681:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 682:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 683:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 684:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 685:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = HXTAL /2 * 27 = 108 MHz */
 686:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 687:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
 688:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 689:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_HXTAL_IRC48M | (RCU_PLL_MUL27 & (~RCU_CFG1_PLLMF5)));
 690:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLLPRESEL_HXTAL | RCU_PLL_PREDV2);
 691:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL27 & RCU_CFG1_PLLMF5);
 692:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 693:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 694:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 695:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 696:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 697:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 698:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 699:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 700:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 701:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 702:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 703:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 704:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 705:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 706:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 707:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 708:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 709:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #elif defined(__SYSTEM_CLOCK_108M_PLL_IRC8M_DIV2)
 710:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 711:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 108M by PLL which selects IRC8M/2
 712:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    as its clock source \param[in]  none \param[out] none \retval     none
 713:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 714:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_108m_irc8m(void) {
 715:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 716:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 717:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB/2 */
 718:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV2;
 719:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB/2 */
 720:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV2;
 721:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* PLL = (IRC8M/2) * 27 = 108 MHz */
 722:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &=
 723:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLMF4 | RCU_CFG0_PLLPREDV);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 25


 724:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 &= ~(RCU_CFG1_PLLPRESEL | RCU_CFG1_PLLMF5 | RCU_CFG1_PREDV);
 725:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= (RCU_PLLSRC_IRC8M_DIV2 | (RCU_PLL_MUL27 & (~RCU_CFG1_PLLMF5)));
 726:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG1 |= (RCU_PLL_MUL27 & RCU_CFG1_PLLMF5);
 727:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 728:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* enable PLL */
 729:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CTL0 |= RCU_CTL0_PLLEN;
 730:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 731:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is stable */
 732:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CTL0 & RCU_CTL0_PLLSTB)) {
 733:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 734:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 735:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select PLL as system clock */
 736:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 737:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_PLL;
 738:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 739:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until PLL is selected as system clock */
 740:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U == (RCU_CFG0 & RCU_SCSS_PLL)) {
 741:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 742:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 743:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 744:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #else
 745:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 746:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      configure the system clock to 8M by IRC8M
 747:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[in]  none
 748:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \param[out] none
 749:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \retval     none
 750:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 751:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** static void system_clock_8m_irc8m(void) {
 752:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* AHB = SYSCLK */
 753:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_AHB_CKSYS_DIV1;
 754:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB2 = AHB */
 755:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB2_CKAHB_DIV1;
 756:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* APB1 = AHB */
 757:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_APB1_CKAHB_DIV1;
 758:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 759:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* select IRC8M as system clock */
 760:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 &= ~RCU_CFG0_SCS;
 761:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   RCU_CFG0 |= RCU_CKSYSSRC_IRC8M;
 762:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 763:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* wait until IRC8M is selected as system clock */
 764:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   while (0U != (RCU_CFG0 & RCU_SCSS_IRC8M)) {
 765:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 766:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 767:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** #endif /* __SYSTEM_CLOCK_8M_HXTAL */
 768:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 769:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** /*!
 770:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     \brief      update the SystemCoreClock with current core clock retrieved
 771:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****    from cpu registers \param[in]  none \param[out] none \retval     none
 772:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** */
 773:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** void SystemCoreClockUpdate(void) {
 524              		.loc 1 773 34 is_stmt 1 view -0
 525              		.cfi_startproc
 526              		@ args = 0, pretend = 0, frame = 16
 527              		@ frame_needed = 0, uses_anonymous_args = 0
 528              		@ link register save eliminated.
 529 0000 84B0     		sub	sp, sp, #16
 530              	.LCFI4:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 26


 531              		.cfi_def_cfa_offset 16
 774:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t sws = 0U;
 532              		.loc 1 774 3 view .LVU175
 533              	.LVL9:
 775:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   uint32_t pllmf = 0U, pllmf4 = 0U, pllmf5 = 0U, pllsel = 0U, pllpresel = 0U,
 534              		.loc 1 775 3 view .LVU176
 776:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****            prediv = 0U, idx = 0U, clk_exp = 0U;
 777:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* exponent of AHB clock divider */
 778:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 535              		.loc 1 778 3 view .LVU177
 536              		.loc 1 778 17 is_stmt 0 view .LVU178
 537 0002 2C4B     		ldr	r3, .L39
 538 0004 0FCB     		ldm	r3, {r0, r1, r2, r3}
 539 0006 0DF1100C 		add	ip, sp, #16
 540 000a 0CE90F00 		stmdb	ip, {r0, r1, r2, r3}
 779:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** 
 780:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   sws = GET_BITS(RCU_CFG0, 2, 3);
 541              		.loc 1 780 3 is_stmt 1 view .LVU179
 542              		.loc 1 780 9 is_stmt 0 view .LVU180
 543 000e 2A4B     		ldr	r3, .L39+4
 544 0010 5B68     		ldr	r3, [r3, #4]
 545              		.loc 1 780 7 view .LVU181
 546 0012 C3F38103 		ubfx	r3, r3, #2, #2
 547              	.LVL10:
 781:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   switch (sws) {
 548              		.loc 1 781 3 is_stmt 1 view .LVU182
 549 0016 012B     		cmp	r3, #1
 550 0018 17D0     		beq	.L26
 551 001a 022B     		cmp	r3, #2
 552 001c 19D0     		beq	.L27
 553 001e 1BB1     		cbz	r3, .L36
 782:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     /* IRC8M is selected as CK_SYS */
 783:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     case SEL_IRC8M:
 784:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       SystemCoreClock = IRC8M_VALUE;
 785:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 786:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     /* HXTAL is selected as CK_SYS */
 787:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     case SEL_HXTAL:
 788:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       SystemCoreClock = HXTAL_VALUE;
 789:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 790:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     /* PLL is selected as CK_SYS */
 791:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     case SEL_PLL:
 792:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       /* get the value of PLLMF[3:0] */
 793:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf = GET_BITS(RCU_CFG0, 18, 21);
 794:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 795:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 796:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       /* high 16 bits */
 797:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if ((0U == pllmf4) && (0U == pllmf5)) {
 798:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 2U;
 799:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 800:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if ((1U == pllmf4) && (0U == pllmf5)) {
 801:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 17U;
 802:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 803:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if ((0U == pllmf4) && (1U == pllmf5)) {
 804:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 33U;
 805:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 806:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if ((1U == pllmf4) && (1U == pllmf5)) {
 807:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 49U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 27


 808:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 809:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       /* PLL clock source selection, HXTAL or IRC8M/2 */
 810:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllsel = GET_BITS(RCU_CFG0, 16, 16);
 811:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if (0U != pllsel) {
 812:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 813:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         if (0U == pllpresel) {
 814:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****           SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 815:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         } else {
 816:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****           SystemCoreClock = (IRC48M_VALUE / prediv) * pllmf;
 817:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         }
 818:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       } else {
 819:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         SystemCoreClock = (IRC8M_VALUE >> 1) * pllmf;
 820:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 821:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 822:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     /* IRC8M is selected as CK_SYS */
 823:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     default:
 824:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       SystemCoreClock = IRC8M_VALUE;
 554              		.loc 1 824 7 view .LVU183
 555              		.loc 1 824 23 is_stmt 0 view .LVU184
 556 0020 264B     		ldr	r3, .L39+8
 557              	.LVL11:
 558              		.loc 1 824 23 view .LVU185
 559 0022 274A     		ldr	r2, .L39+12
 560 0024 1A60     		str	r2, [r3]
 825:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 561              		.loc 1 825 7 is_stmt 1 view .LVU186
 562 0026 02E0     		b	.L29
 563              	.LVL12:
 564              	.L36:
 784:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 565              		.loc 1 784 7 view .LVU187
 784:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 566              		.loc 1 784 23 is_stmt 0 view .LVU188
 567 0028 244B     		ldr	r3, .L39+8
 568              	.LVL13:
 784:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 569              		.loc 1 784 23 view .LVU189
 570 002a 254A     		ldr	r2, .L39+12
 571 002c 1A60     		str	r2, [r3]
 785:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     /* HXTAL is selected as CK_SYS */
 572              		.loc 1 785 7 is_stmt 1 view .LVU190
 573              	.LVL14:
 574              	.L29:
 826:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   }
 827:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   /* calculate AHB clock frequency */
 828:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   idx = GET_BITS(RCU_CFG0, 4, 7);
 575              		.loc 1 828 3 view .LVU191
 576              		.loc 1 828 9 is_stmt 0 view .LVU192
 577 002e 224B     		ldr	r3, .L39+4
 578 0030 5B68     		ldr	r3, [r3, #4]
 579              		.loc 1 828 7 view .LVU193
 580 0032 C3F30313 		ubfx	r3, r3, #4, #4
 581              	.LVL15:
 829:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   clk_exp = ahb_exp[idx];
 582              		.loc 1 829 3 is_stmt 1 view .LVU194
 583              		.loc 1 829 20 is_stmt 0 view .LVU195
 584 0036 1033     		adds	r3, r3, #16
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 28


 585              	.LVL16:
 586              		.loc 1 829 20 view .LVU196
 587 0038 6B44     		add	r3, sp, r3
 588              	.LVL17:
 589              		.loc 1 829 20 view .LVU197
 590 003a 13F8101C 		ldrb	r1, [r3, #-16]	@ zero_extendqisi2
 591              	.LVL18:
 830:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****   SystemCoreClock >>= clk_exp;
 592              		.loc 1 830 3 is_stmt 1 view .LVU198
 593              		.loc 1 830 19 is_stmt 0 view .LVU199
 594 003e 1F4A     		ldr	r2, .L39+8
 595 0040 1368     		ldr	r3, [r2]
 596 0042 CB40     		lsrs	r3, r3, r1
 597 0044 1360     		str	r3, [r2]
 831:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c **** }
 598              		.loc 1 831 1 view .LVU200
 599 0046 04B0     		add	sp, sp, #16
 600              	.LCFI5:
 601              		.cfi_remember_state
 602              		.cfi_def_cfa_offset 0
 603              		@ sp needed
 604 0048 7047     		bx	lr
 605              	.LVL19:
 606              	.L26:
 607              	.LCFI6:
 608              		.cfi_restore_state
 788:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 609              		.loc 1 788 7 is_stmt 1 view .LVU201
 788:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 610              		.loc 1 788 23 is_stmt 0 view .LVU202
 611 004a 1C4B     		ldr	r3, .L39+8
 612              	.LVL20:
 788:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       break;
 613              		.loc 1 788 23 view .LVU203
 614 004c 1C4A     		ldr	r2, .L39+12
 615 004e 1A60     		str	r2, [r3]
 789:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****     /* PLL is selected as CK_SYS */
 616              		.loc 1 789 7 is_stmt 1 view .LVU204
 617 0050 EDE7     		b	.L29
 618              	.LVL21:
 619              	.L27:
 793:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 620              		.loc 1 793 7 view .LVU205
 793:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 621              		.loc 1 793 15 is_stmt 0 view .LVU206
 622 0052 194A     		ldr	r2, .L39+4
 623 0054 5368     		ldr	r3, [r2, #4]
 624              	.LVL22:
 793:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 625              		.loc 1 793 13 view .LVU207
 626 0056 C3F38343 		ubfx	r3, r3, #18, #4
 627              	.LVL23:
 794:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 628              		.loc 1 794 7 is_stmt 1 view .LVU208
 794:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 629              		.loc 1 794 16 is_stmt 0 view .LVU209
 630 005a 5068     		ldr	r0, [r2, #4]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 29


 794:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       pllmf5 = GET_BITS(RCU_CFG1, 31, 31);
 631              		.loc 1 794 14 view .LVU210
 632 005c C0F3C061 		ubfx	r1, r0, #27, #1
 633              	.LVL24:
 795:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       /* high 16 bits */
 634              		.loc 1 795 7 is_stmt 1 view .LVU211
 795:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       /* high 16 bits */
 635              		.loc 1 795 16 is_stmt 0 view .LVU212
 636 0060 D26A     		ldr	r2, [r2, #44]
 637 0062 D20F     		lsrs	r2, r2, #31
 638              	.LVL25:
 797:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 2U;
 639              		.loc 1 797 7 is_stmt 1 view .LVU213
 797:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 2U;
 640              		.loc 1 797 10 is_stmt 0 view .LVU214
 641 0064 10F0006F 		tst	r0, #134217728
 642 0068 01D1     		bne	.L30
 797:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 2U;
 643              		.loc 1 797 26 discriminator 1 view .LVU215
 644 006a 02B9     		cbnz	r2, .L30
 798:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 645              		.loc 1 798 9 is_stmt 1 view .LVU216
 798:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 646              		.loc 1 798 15 is_stmt 0 view .LVU217
 647 006c 0233     		adds	r3, r3, #2
 648              	.LVL26:
 649              	.L30:
 800:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 17U;
 650              		.loc 1 800 7 is_stmt 1 view .LVU218
 800:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 17U;
 651              		.loc 1 800 10 is_stmt 0 view .LVU219
 652 006e 09B1     		cbz	r1, .L31
 800:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 17U;
 653              		.loc 1 800 26 discriminator 1 view .LVU220
 654 0070 02B9     		cbnz	r2, .L31
 801:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 655              		.loc 1 801 9 is_stmt 1 view .LVU221
 801:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 656              		.loc 1 801 15 is_stmt 0 view .LVU222
 657 0072 1133     		adds	r3, r3, #17
 658              	.LVL27:
 659              	.L31:
 803:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 33U;
 660              		.loc 1 803 7 is_stmt 1 view .LVU223
 803:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 33U;
 661              		.loc 1 803 10 is_stmt 0 view .LVU224
 662 0074 01B9     		cbnz	r1, .L32
 803:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 33U;
 663              		.loc 1 803 26 discriminator 1 view .LVU225
 664 0076 9AB9     		cbnz	r2, .L37
 665              	.L32:
 806:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 49U;
 666              		.loc 1 806 7 is_stmt 1 view .LVU226
 806:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 49U;
 667              		.loc 1 806 10 is_stmt 0 view .LVU227
 668 0078 01B1     		cbz	r1, .L33
 806:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         pllmf += 49U;
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 30


 669              		.loc 1 806 26 discriminator 1 view .LVU228
 670 007a 9AB9     		cbnz	r2, .L38
 671              	.L33:
 810:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if (0U != pllsel) {
 672              		.loc 1 810 7 is_stmt 1 view .LVU229
 810:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if (0U != pllsel) {
 673              		.loc 1 810 16 is_stmt 0 view .LVU230
 674 007c 0E4A     		ldr	r2, .L39+4
 675              	.LVL28:
 810:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       if (0U != pllsel) {
 676              		.loc 1 810 16 view .LVU231
 677 007e 5268     		ldr	r2, [r2, #4]
 678              	.LVL29:
 811:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 679              		.loc 1 811 7 is_stmt 1 view .LVU232
 811:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         prediv = (GET_BITS(RCU_CFG1, 0, 3) + 1U);
 680              		.loc 1 811 10 is_stmt 0 view .LVU233
 681 0080 12F4803F 		tst	r2, #65536
 682 0084 10D0     		beq	.L34
 812:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         if (0U == pllpresel) {
 683              		.loc 1 812 9 is_stmt 1 view .LVU234
 812:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         if (0U == pllpresel) {
 684              		.loc 1 812 19 is_stmt 0 view .LVU235
 685 0086 0C4A     		ldr	r2, .L39+4
 686              	.LVL30:
 812:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         if (0U == pllpresel) {
 687              		.loc 1 812 19 view .LVU236
 688 0088 D26A     		ldr	r2, [r2, #44]
 689 008a 02F00F02 		and	r2, r2, #15
 812:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         if (0U == pllpresel) {
 690              		.loc 1 812 16 view .LVU237
 691 008e 511C     		adds	r1, r2, #1
 692              	.LVL31:
 813:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****           SystemCoreClock = (HXTAL_VALUE / prediv) * pllmf;
 693              		.loc 1 813 9 is_stmt 1 view .LVU238
 814:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         } else {
 694              		.loc 1 814 11 view .LVU239
 814:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         } else {
 695              		.loc 1 814 42 is_stmt 0 view .LVU240
 696 0090 0B4A     		ldr	r2, .L39+12
 697 0092 B2FBF1F2 		udiv	r2, r2, r1
 814:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         } else {
 698              		.loc 1 814 52 view .LVU241
 699 0096 02FB03F3 		mul	r3, r2, r3
 700              	.LVL32:
 814:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****         } else {
 701              		.loc 1 814 27 view .LVU242
 702 009a 084A     		ldr	r2, .L39+8
 703 009c 1360     		str	r3, [r2]
 704 009e C6E7     		b	.L29
 705              	.LVL33:
 706              	.L37:
 804:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 707              		.loc 1 804 9 is_stmt 1 view .LVU243
 804:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 708              		.loc 1 804 15 is_stmt 0 view .LVU244
 709 00a0 2133     		adds	r3, r3, #33
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 31


 710              	.LVL34:
 804:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 711              		.loc 1 804 15 view .LVU245
 712 00a2 E9E7     		b	.L32
 713              	.L38:
 807:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 714              		.loc 1 807 9 is_stmt 1 view .LVU246
 807:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 715              		.loc 1 807 15 is_stmt 0 view .LVU247
 716 00a4 3133     		adds	r3, r3, #49
 717              	.LVL35:
 807:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 718              		.loc 1 807 15 view .LVU248
 719 00a6 E9E7     		b	.L33
 720              	.LVL36:
 721              	.L34:
 819:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 722              		.loc 1 819 9 is_stmt 1 view .LVU249
 819:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 723              		.loc 1 819 46 is_stmt 0 view .LVU250
 724 00a8 064A     		ldr	r2, .L39+16
 725              	.LVL37:
 819:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 726              		.loc 1 819 46 view .LVU251
 727 00aa 02FB03F3 		mul	r3, r2, r3
 728              	.LVL38:
 819:lib/CMSIS/GD/GD32F3x0/Source/system_gd32f3x0.c ****       }
 729              		.loc 1 819 25 view .LVU252
 730 00ae 034A     		ldr	r2, .L39+8
 731 00b0 1360     		str	r3, [r2]
 732 00b2 BCE7     		b	.L29
 733              	.L40:
 734              		.align	2
 735              	.L39:
 736 00b4 00000000 		.word	.LANCHOR0
 737 00b8 00100240 		.word	1073876992
 738 00bc 00000000 		.word	.LANCHOR1
 739 00c0 00127A00 		.word	8000000
 740 00c4 00093D00 		.word	4000000
 741              		.cfi_endproc
 742              	.LFE119:
 744              		.global	SystemCoreClock
 745              		.section	.rodata
 746              		.align	2
 747              		.set	.LANCHOR0,. + 0
 748              	.LC0:
 749 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 749      00000000 
 749      01020304 
 749      06
 750 000d 070809   		.ascii	"\007\010\011"
 751              		.section	.data.SystemCoreClock,"aw"
 752              		.align	2
 753              		.set	.LANCHOR1,. + 0
 756              	SystemCoreClock:
 757 0000 00BD0105 		.word	84000000
 758              		.text
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 32


 759              	.Letext0:
 760              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 761              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 762              		.file 4 "lib/CMSIS/GD/GD32F3x0/Include/gd32f3x0.h"
 763              		.file 5 "lib/GD32F3x0/Include/gd32f3x0_dbg.h"
 764              		.file 6 "lib/GD32F3x0/Include/gd32f3x0_rcu.h"
 765              		.file 7 "lib/CMSIS/GD/GD32F3x0/Include/system_gd32f3x0.h"
 766              		.file 8 "lib/GD32F3x0/Include/gd32f3x0_misc.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s 			page 33


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_gd32f3x0.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:18     .text.system_clock_84m_hxtal:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:23     .text.system_clock_84m_hxtal:0000000000000000 system_clock_84m_hxtal
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:157    .text.system_clock_84m_hxtal:00000000000000a0 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:162    .text.system_clock_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:167    .text.system_clock_config:0000000000000000 system_clock_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:187    .text.SystemInit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:193    .text.SystemInit:0000000000000000 SystemInit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:506    .text.SystemInit:0000000000000194 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:516    .text.SystemCoreClockUpdate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:522    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:736    .text.SystemCoreClockUpdate:00000000000000b4 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:756    .data.SystemCoreClock:0000000000000000 SystemCoreClock
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:746    .rodata:0000000000000000 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccYmBUF6.s:752    .data.SystemCoreClock:0000000000000000 $d

UNDEFINED SYMBOLS
nvic_vector_table_set
