/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [7:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [4:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~(celloutsig_1_0z | celloutsig_1_4z);
  assign celloutsig_0_4z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_0z = ~in_data[127];
  assign celloutsig_0_9z = ~((celloutsig_0_7z[4] | celloutsig_0_7z[7]) & celloutsig_0_1z);
  assign celloutsig_0_1z = ~((in_data[81] | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_11z = celloutsig_0_10z[3] | ~(celloutsig_0_8z);
  assign celloutsig_1_1z = in_data[117:114] + { in_data[191:189], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[18:8] && in_data[63:53];
  assign celloutsig_0_3z = { in_data[87:69], celloutsig_0_0z } && { in_data[41:27], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_13z[6:4], celloutsig_0_9z, celloutsig_0_2z } && { celloutsig_0_7z[6:3], celloutsig_0_5z };
  assign celloutsig_1_3z = celloutsig_1_2z[4:2] && { in_data[117:116], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[178:164] && { in_data[143:142], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_6z[4:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } < { celloutsig_1_6z[2], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_5z = { in_data[68:61], celloutsig_0_0z, celloutsig_0_2z } < { in_data[82:77], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[72], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_1z } % { 1'h1, celloutsig_0_7z[9:5], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z[4:1], celloutsig_1_3z, celloutsig_1_1z } != { celloutsig_1_2z[3:0], celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_6z[0] & celloutsig_0_3z;
  assign celloutsig_1_2z = { in_data[162], celloutsig_1_1z } - { in_data[127], celloutsig_1_1z };
  assign celloutsig_0_6z = { in_data[7:3], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z } ~^ { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_7z = { in_data[85:70], celloutsig_0_2z } ~^ in_data[52:36];
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_1z[3], celloutsig_1_1z };
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_1z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_13z, celloutsig_0_14z };
endmodule
