+define+SYS_CLOCK_200
+define+PLATFORM_PAC_A10
+define+CCIP_QUEUE_POLLING
+incdir+/homes/varungohil/Dagger/hw/rtl/build_configs
/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_mux.sv
/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/fair_arbiter.sv
/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_front_end.sv
/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/ccip_intf_regs.sv
/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/sync_C1Tx_fifo.v
/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/gram_sdp.v
/export/fpga/bbb/src/intel-fpga-bbb-20220217/BBB_ccip_mux/hw/rtl/a10_ram_sdp_wysiwyg.v
/homes/varungohil/Dagger/hw/rtl/async_fifo_channel.sv
/homes/varungohil/Dagger/hw/rtl/nic_counters.sv
/homes/varungohil/Dagger/hw/rtl/pulse_gen.sv
/homes/varungohil/Dagger/hw/rtl/single_clock_wr_ram.sv
/homes/varungohil/Dagger/hw/rtl/top_level_loopback.sv
/homes/varungohil/Dagger/hw/rtl/top_level_network.sv
/homes/varungohil/Dagger/hw/rtl/ethernet_mac.sv
/homes/varungohil/Dagger/hw/rtl/ccip_async_shim.sv
/homes/varungohil/Dagger/hw/rtl/ccip_afifo_channel.sv
/homes/varungohil/Dagger/hw/rtl/ccip_async_activity_cnt.sv
/homes/varungohil/Dagger/hw/rtl/ccip_std_afu.sv
/homes/varungohil/Dagger/hw/rtl/ccip_mmio.sv
/homes/varungohil/Dagger/hw/rtl/ccip_polling.sv
/homes/varungohil/Dagger/hw/rtl/connection_manager.sv
/homes/varungohil/Dagger/hw/rtl/nic.sv
/homes/varungohil/Dagger/hw/rtl/rpc.sv
/homes/varungohil/Dagger/hw/rtl/udp_ip.sv
