Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 16:23:12 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xazu5ev
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   538 |
|    Minimum number of control sets                        |   538 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   510 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   538 |
| >= 0 to < 4        |    95 |
| >= 4 to < 6        |    78 |
| >= 6 to < 8        |    91 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |   188 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5858 |         1176 |
| No           | No                    | Yes                    |             200 |           56 |
| No           | Yes                   | No                     |            3302 |          891 |
| Yes          | No                    | No                     |            2929 |          669 |
| Yes          | No                    | Yes                    |             394 |           90 |
| Yes          | Yes                   | No                     |            1783 |          455 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                       Clock Signal                      |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]                                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevGroup                                                                                                                                                                                         | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy6                                                                                                                                                                               | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy7                                                                                                                                                                               | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rst_r1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[5]                                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                       |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_rank[1]_i_1_n_0                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                           |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                       |                2 |              2 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                2 |              2 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_1                                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | sys_rst_IBUF_inst/O                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/rtw[2]_i_2_n_0                                                                                                                                                                                      | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/SR[0]                                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                       |                2 |              2 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/d_prevCmdAP                                                                                                                                                                                         | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              2 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                  |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                  |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                             |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][1][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][3][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                         |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][2][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                             | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                 |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                       |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                            |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__0_n_0                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__0_n_0                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cmdBankP[1]_i_1__1_n_0                                                                                                                                                                       | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__2_n_0                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                3 |              3 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__1_n_0                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBankP[1]_i_1__0_n_0                                                                                                                                                                       | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/pend_ref[0]                                                                                                                                                                          |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1__2_n_0                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1__1_n_0                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cmdBankP[1]_i_1__2_n_0                                                                                                                                                                       | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_3[0]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_grSt[2]_i_1_n_0                                                                                                                                                               | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/FSM_sequential_gr_cas_state[2]_i_1_n_0                                                                                                                                                       | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][1][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cmdBankP[1]_i_1_n_0                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                      |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][0][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][3][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][1][0][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/timerRAS[0][0][0][2][2]_i_1_n_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              3 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                               | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                             |                3 |              4 |         1.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/Reset                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][0][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][2][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][3][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][3][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][0][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][1][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][1][2][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_mux_p/timerWTP[0][0][0][1][3]_i_1_n_0                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/retSt[3]_i_1__0_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                3 |              4 |         1.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refs[3]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrQ_reg[0][0]_1[0]                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/wr_accepted                                                                                                                                                                                           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_1[4]_i_1_n_0                                                                                                                                                                       |                4 |              4 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/calDone_reg                                                                                                                                                        |                4 |              4 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_periodic_state[3]_i_1_n_0                                                                                                                                                         | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/FSM_sequential_inject_state[3]_i_1_n_0                                                                                                                                                           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/p_1_in                                                                                                                                                                         | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_1[0]                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                             |                3 |              4 |         1.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_rd_wr/wtrs[0].u_ddr_mc_wtr/wtrs[3]_i_1_n_0                                                                                                                                                                | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/refSt[3]_i_1_n_0                                                                                                                                                                                      | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                            |                2 |              5 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                  | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                        |                2 |              5 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/user_fsm[4]_i_1_n_0                                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/rd_accepted                                                                                                                                                                                           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                           |                2 |              5 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_infrastructure/SR[0]                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                             |                1 |              5 |         5.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                            |                1 |              5 |         5.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_2[1]                                                                                                                                                                |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_16[1]                                                                                                                                                               |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[3]                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_20[1]                                                                                                                                                               |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_10[1]                                                                                                                                                               |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_14[1]                                                                                                                                                               |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_4[1]                                                                                                                                                                |                3 |              6 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_0[1]                                                                                                                                                                |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_18[1]                                                                                                                                                               |                3 |              6 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_12[1]                                                                                                                                                               |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[7]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_8[1]                                                                                                                                                                |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[2].diff[1]                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[4].diff[1]                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff[1]                                                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[2]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4[0]                                                                                                                                                                                | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[20]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                             | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                               |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[13]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[19]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[0]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[5]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[21]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[18]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[17]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[3]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[15]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                           |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[14]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[10]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[11]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[16]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/not_strict_mode.rd_buf_indx_sts_r_reg[0][5][0]                                                                                                                                      | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[1]                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.upd_rd_buf_indx_sts[2]                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[9]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[4]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[8]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[6]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[1]                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/upd_rd_buf_indx                                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/E[0]                                                                                                                                                                                                  | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_22[1]                                                                                                                                                               |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_6[1]                                                                                                                                                                |                3 |              6 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.upd_rd_buf_indx_cpy[12]                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[13][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[22][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[7][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[27][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[3][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[30][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[9][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[1][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[17][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[19][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[18][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              7 |         1.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[0][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[11][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[0]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                2 |              7 |         3.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2[1]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[23][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[10][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[20][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[24][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[26][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[12][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                1 |              7 |         7.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[31][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[16][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[25][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[29][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[21][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[14][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              7 |         1.17 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[8][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[6][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[5][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[4][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[2][6]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[28][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_fifo[15][6]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/ram_init_done_r_lcl[7]_i_1_n_0                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_1                                                                                                                                                                    |                4 |              8 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_1                                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                                    |                4 |              8 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_1                                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf_we_r1                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[5]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[15]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[3]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[2]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[20]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[10]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[2]                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[1]                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.rd_buf_we_r[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wr_data_addr_le                                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[4]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_2[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[9]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[17]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[1]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[7]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_1[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[8]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                4 |              8 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[6]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[11]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[12]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[14]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[16]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[18]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[19]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[21]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/in0[13]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                       |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_1                                                                                                                                                                    |                4 |              8 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                         |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                       |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                                    |                1 |              8 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                                    |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_82_out                                                                                                                                                     |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                             | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                       |                6 |              9 |         1.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_arb_c/tranSentC                                                                                                                                                                                           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                2 |              9 |         4.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/cntr[9]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                             |                5 |             10 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | mem_test_m0/wr_cnt[9]_i_1_n_0                                                                                                                                                                                                                            | u_ddr4/inst/div_clk_rst_r1                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/E[0]                                                                                                                                                                                                         | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                1 |             10 |        10.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read/read_lat_wptr                                                                                                                                                      |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                1 |             10 |        10.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/calDone_reg_0                                                                                                                                                                      |                4 |             11 |         2.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             11 |         2.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             11 |         3.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_4                                                                                                                                                                   |                7 |             12 |         1.71 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                9 |             13 |         1.44 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                         |                4 |             13 |         3.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                             |                6 |             15 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/occ_cnt[15]_i_1_n_0                                                                                                                                                                               | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_0[0]                                                                                  | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                       |               11 |             16 |         1.45 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_ref/zq_intvl_count[15]_i_1_n_0                                                                                                                                                           |                2 |             16 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/io_addr_strobe_reg[0]                                                                                                                                                                                        | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                5 |             16 |         3.20 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                5 |             16 |         3.20 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |         2.29 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/pointer_we                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             16 |         1.14 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                             | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                             |                3 |             17 |         5.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2][0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             18 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][1][17]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             18 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][3][17]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             18 |         1.80 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][0][17]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/pageInfo[0][0][2][17]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             22 |         2.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[5].sync_reg_reg[1]_0[0]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                6 |             24 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/clb2phy_fifo_rden_reg[25]_0[0]                                                                                                                               |                2 |             24 |        12.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/u_ddr_cal_cplx_data/rd_addr_1010                                                                                                              |                7 |             24 |         3.43 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | mem_test_m0/wr_burst_len[9]_i_1_n_0                                                                                                                                                                                                                      | u_ddr4/inst/div_clk_rst_r1                                                                                                                                                                                                              |                7 |             26 |         3.71 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/periodic_read_address[39]_i_1_n_0                                                                                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                      |               19 |             26 |         1.37 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                        | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                             |                9 |             26 |         2.89 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_addr_r1[28]_i_1_n_0                                                                                                                                                                               | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | mem_burst_m0/app_addr_r[28]_i_1_n_0                                                                                                                                                                                                                      | u_ddr4/inst/div_clk_rst_r1                                                                                                                                                                                                              |               11 |             27 |         2.45 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_cmd/app_rdy_r_reg_0                                                                                                                                                                                       | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |                4 |             27 |         6.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/rst_r1                                                                                                                                                                                            |               26 |             31 |         1.19 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                            |                9 |             32 |         3.56 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                      |               18 |             32 |         1.78 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                             | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                      |               17 |             32 |         1.88 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0[0]                                                     | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                       |               11 |             32 |         2.91 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/u_ddr_mc_periodic/interval_counter_high                                                                                                                                                           |                4 |             32 |         8.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                      | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                           |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             32 |         6.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                     |               16 |             32 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10                                                                                                                                                                  |               11 |             32 |         2.91 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |         4.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0                                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_2                                                                                                                                                                  |                8 |             32 |         4.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_1                                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_3                                                                                                                                                                  |               11 |             32 |         2.91 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                    | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                                                   |                7 |             32 |         4.57 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/cal_seq_cnt_gt_0_reg[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[12].sync_reg_reg[1]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                         |               19 |             32 |         1.68 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             33 |         1.94 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                         | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                         |                5 |             33 |         6.60 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             33 |         2.54 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             33 |         2.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                5 |             34 |         6.80 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                           |               31 |             34 |         1.10 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               16 |             35 |         2.19 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             35 |         1.59 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             35 |         1.59 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               19 |             35 |         1.84 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1__1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               22 |             35 |         1.59 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1__1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               23 |             35 |         1.52 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               24 |             35 |         1.46 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                                         |               17 |             35 |         2.06 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[2][47]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               19 |             35 |         1.84 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[3][47]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[1][47]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               20 |             35 |         1.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/cas_pend_fifo[0][47]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             35 |         1.94 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                  |               12 |             36 |         3.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[0]_169                                                                                                                                                                 |                                                                                                                                                                                                                                         |               18 |             36 |         2.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[2]_168                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             36 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[3]_178                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             36 |         2.25 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/cas_dbuf_fifo_nxt_reg[1]_159                                                                                                                                                                 |                                                                                                                                                                                                                                         |               15 |             36 |         2.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg_0                                                                                                                                                                                           | u_ddr4/inst/div_clk_rst_r1                                                                                                                                                                                                              |               12 |             43 |         3.58 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |               18 |             48 |         2.67 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[1]                                                                                                                                                                                 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |               19 |             48 |         2.53 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                       |               37 |             50 |         1.35 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                           |                8 |             55 |         6.88 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                   | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                       |               17 |             60 |         3.53 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                            | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                 |               22 |             63 |         2.86 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                      |               20 |             64 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             65 |         2.24 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | mem_test_m0/rd_burst_addr[27]_i_1_n_0                                                                                                                                                                                                                    | u_ddr4/inst/div_clk_rst_r1                                                                                                                                                                                                              |               26 |             67 |         2.58 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                              |               28 |             71 |         2.54 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/div_clk_rst_r1                                                                                                                                                                                                              |               23 |             74 |         3.22 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                     |                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                             |               19 |             80 |         4.21 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               27 |             92 |         3.41 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                       |               31 |            100 |         3.23 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                       |               52 |            105 |         2.02 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                                                         |               20 |            128 |         6.40 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | mem_burst_m0/wr_burst_data_req                                                                                                                                                                                                                           | u_ddr4/inst/div_clk_rst_r1                                                                                                                                                                                                              |               15 |            128 |         8.53 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                      |               24 |            138 |         5.75 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal                                                                                                                                                         |               41 |            144 |         3.51 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |            145 |         8.06 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |            145 |         8.06 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/rst_r1                                                                                                                                                                                            |               51 |            175 |         3.43 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                           | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                       |               83 |            188 |         2.27 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_wr_data/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |            192 |        16.00 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                             |                                                                                                                                                                                                                                         |               39 |            192 |         4.92 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[1].u_ddr_mc_group/rst_r1                                                                                                                                                                      |               64 |            227 |         3.55 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1                                                                                                                                                                      |               56 |            227 |         4.05 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[3].u_ddr_mc_group/rst_r1                                                                                                                                                                      |               53 |            227 |         4.28 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[0].u_ddr_mc_group/rst_r1                                                                                                                                                                      |               69 |            233 |         3.38 |
|  u_ddr4/inst/u_ddr4_infrastructure/c0_riu_clk           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               99 |            424 |         4.28 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |              101 |            474 |         4.69 |
|  u_ddr4/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              379 |           1824 |         4.81 |
|  u_ddr4/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              725 |           4041 |         5.57 |
+---------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


