# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
REF_CLK(R)->ALU_CLK(R)	20.198   */2.290         */0.366         ALU_UNIT/\ALU_OUT_reg[0] /D    1
REF_CLK(R)->ALU_CLK(R)	20.198   */5.266         */0.366         ALU_UNIT/\ALU_OUT_reg[1] /D    1
REF_CLK(R)->ALU_CLK(R)	20.198   */7.960         */0.367         ALU_UNIT/\ALU_OUT_reg[2] /D    1
REF_CLK(R)->ALU_CLK(R)	20.200   */10.420        */0.364         ALU_UNIT/\ALU_OUT_reg[3] /D    1
REF_CLK(R)->ALU_CLK(R)	20.201   */11.806        */0.364         ALU_UNIT/\ALU_OUT_reg[15] /D    1
REF_CLK(R)->ALU_CLK(R)	20.202   */12.063        */0.363         ALU_UNIT/\ALU_OUT_reg[14] /D    1
REF_CLK(R)->ALU_CLK(R)	20.201   */12.451        */0.364         ALU_UNIT/\ALU_OUT_reg[13] /D    1
REF_CLK(R)->ALU_CLK(R)	20.200   */12.629        */0.364         ALU_UNIT/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->ALU_CLK(R)	20.200   */12.819        */0.365         ALU_UNIT/\ALU_OUT_reg[12] /D    1
REF_CLK(R)->ALU_CLK(R)	20.200   */13.155        */0.365         ALU_UNIT/\ALU_OUT_reg[11] /D    1
REF_CLK(R)->ALU_CLK(R)	20.202   */13.381        */0.363         ALU_UNIT/\ALU_OUT_reg[10] /D    1
REF_CLK(R)->ALU_CLK(R)	20.201   */13.676        */0.364         ALU_UNIT/\ALU_OUT_reg[9] /D    1
REF_CLK(R)->ALU_CLK(R)	20.198   */13.831        */0.367         ALU_UNIT/\ALU_OUT_reg[8] /D    1
REF_CLK(R)->ALU_CLK(R)	20.201   */13.884        */0.363         ALU_UNIT/\ALU_OUT_reg[7] /D    1
REF_CLK(R)->ALU_CLK(R)	20.194   */14.290        */0.370         ALU_UNIT/\ALU_OUT_reg[5] /D    1
REF_CLK(R)->ALU_CLK(R)	20.200   */14.326        */0.364         ALU_UNIT/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->ALU_CLK(R)	20.202   */16.432        */0.362         ALU_UNIT/OUT_VALID_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.206   */16.449        */0.362         REGISTER_FILE/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.200   */16.450        */0.365         REGISTER_FILE/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.201   */16.456        */0.364         REGISTER_FILE/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.205   */16.461        */0.363         REGISTER_FILE/\RdData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.205   */16.461        */0.363         REGISTER_FILE/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.204   */16.462        */0.363         REGISTER_FILE/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.205   */16.463        */0.363         REGISTER_FILE/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.207   */16.471        */0.362         REGISTER_FILE/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */16.514        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */16.522        */0.401         CONTROL_UNIT/\TX_P_DATA_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */16.529        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */16.531        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */16.536        */0.403         CONTROL_UNIT/\TX_P_DATA_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */16.542        */0.401         CONTROL_UNIT/\TX_P_DATA_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */16.544        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */16.558        */0.402         CONTROL_UNIT/\TX_P_DATA_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   */16.672        */0.406         CONTROL_UNIT/TX_D_VLD_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.032        */0.379         REGISTER_FILE/\Reg_File_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.038        */0.378         REGISTER_FILE/\Reg_File_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.189   */17.043        */0.376         REGISTER_FILE/\Reg_File_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.191   */17.051        */0.374         REGISTER_FILE/\Reg_File_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.191   */17.052        */0.376         REGISTER_FILE/\Reg_File_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.192   */17.052        */0.375         REGISTER_FILE/\Reg_File_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.190   */17.055        */0.375         REGISTER_FILE/\Reg_File_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.194   */17.061        */0.373         REGISTER_FILE/\Reg_File_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.182   */17.112        */0.375         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   */17.119        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.123        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.123        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   */17.125        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   */17.127        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.141   */17.128        */0.424         REGISTER_FILE/\Reg_File_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.131        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.142   */17.131        */0.424         REGISTER_FILE/\Reg_File_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.132        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.144   */17.132        */0.422         REGISTER_FILE/\Reg_File_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.133        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.189   */17.133        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.135        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.145   */17.138        */0.420         REGISTER_FILE/\Reg_File_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.138        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.139        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.147   */17.139        */0.419         REGISTER_FILE/\Reg_File_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.139        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.140        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.142        */0.420         REGISTER_FILE/\Reg_File_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.144        */0.420         REGISTER_FILE/\Reg_File_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   */17.145        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   */17.147        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.143   */17.148        */0.427         REGISTER_FILE/\Reg_File_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.196   */17.150        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.152        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.153        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.156        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.157        */0.417         REGISTER_FILE/\Reg_File_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.158        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.158        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.160        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.162        */0.414         REGISTER_FILE/\Reg_File_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.162        */0.417         REGISTER_FILE/\Reg_File_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.165        */0.413         REGISTER_FILE/\Reg_File_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.155   */17.165        */0.413         REGISTER_FILE/\Reg_File_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.166        */0.414         REGISTER_FILE/\Reg_File_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.167        */0.413         REGISTER_FILE/\Reg_File_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.143   */17.170        */0.422         REGISTER_FILE/\Reg_File_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.175        */0.413         REGISTER_FILE/\Reg_File_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.176        */0.412         REGISTER_FILE/\Reg_File_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.146   */17.176        */0.419         REGISTER_FILE/\Reg_File_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.146   */17.180        */0.419         REGISTER_FILE/\Reg_File_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.147   */17.182        */0.418         REGISTER_FILE/\Reg_File_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.145   */17.185        */0.421         REGISTER_FILE/\Reg_File_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.186        */0.419         REGISTER_FILE/\Reg_File_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.146   */17.187        */0.421         REGISTER_FILE/\Reg_File_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.187        */0.415         REGISTER_FILE/\Reg_File_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.189        */0.417         REGISTER_FILE/\Reg_File_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.147   */17.189        */0.419         REGISTER_FILE/\Reg_File_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.191        */0.417         REGISTER_FILE/\Reg_File_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.192        */0.417         REGISTER_FILE/\Reg_File_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.192        */0.418         REGISTER_FILE/\Reg_File_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.193        */0.413         REGISTER_FILE/\Reg_File_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.194        */0.415         REGISTER_FILE/\Reg_File_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.194        */0.417         REGISTER_FILE/\Reg_File_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.195        */0.416         REGISTER_FILE/\Reg_File_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.195        */0.413         REGISTER_FILE/\Reg_File_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.195        */0.417         REGISTER_FILE/\Reg_File_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.197        */0.413         REGISTER_FILE/\Reg_File_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.197        */0.417         REGISTER_FILE/\Reg_File_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.199        */0.412         REGISTER_FILE/\Reg_File_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.199        */0.415         REGISTER_FILE/\Reg_File_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.199        */0.415         REGISTER_FILE/\Reg_File_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.200        */0.416         REGISTER_FILE/\Reg_File_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.200        */0.416         REGISTER_FILE/\Reg_File_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.201        */0.416         REGISTER_FILE/\Reg_File_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.180   */17.203        */0.376         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.204        */0.416         REGISTER_FILE/\Reg_File_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.205        */0.413         REGISTER_FILE/\Reg_File_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.140   */17.206        */0.424         REGISTER_FILE/\Reg_File_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.206        */0.413         REGISTER_FILE/\Reg_File_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.206        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.207        */0.413         REGISTER_FILE/\Reg_File_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.207        */0.415         REGISTER_FILE/\Reg_File_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.155   */17.209        */0.414         REGISTER_FILE/\Reg_File_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.210        */0.413         REGISTER_FILE/\Reg_File_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.210        */0.412         REGISTER_FILE/\Reg_File_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.211        */0.412         REGISTER_FILE/\Reg_File_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.212        */0.414         REGISTER_FILE/\Reg_File_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.212        */0.415         REGISTER_FILE/\Reg_File_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.214        */0.414         REGISTER_FILE/\Reg_File_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.216/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.216/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.216/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.216/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.216/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.216/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.216/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.216        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.216/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.216/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.217/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.217/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.217        */0.415         REGISTER_FILE/\Reg_File_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.217/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.189   */17.217        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.218        */0.414         REGISTER_FILE/\Reg_File_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.218        */0.414         REGISTER_FILE/\Reg_File_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.218        */0.414         REGISTER_FILE/\Reg_File_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.219        */0.414         REGISTER_FILE/\Reg_File_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.191   */17.219        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.219/*        0.382/*         CONTROL_UNIT/\TX_P_DATA_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.219/*        0.382/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.220        */0.415         REGISTER_FILE/\Reg_File_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.220        */0.414         REGISTER_FILE/\Reg_File_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.189   */17.221        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.189   */17.221        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.221        */0.414         REGISTER_FILE/\Reg_File_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.221/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.191   */17.221        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.222/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.180   17.223/*        0.381/*         CONTROL_UNIT/\state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.223/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.223/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.223/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.223/*        0.381/*         CONTROL_UNIT/TX_D_VLD_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.223/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.180   17.223/*        0.381/*         CONTROL_UNIT/\state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.224/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.192   */17.225        */0.367         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.225/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.225/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.225/*        0.381/*         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.226/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.226/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.226/*        0.381/*         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.227/*        0.381/*         CONTROL_UNIT/RdEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.227        */0.417         REGISTER_FILE/\Reg_File_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.227        */0.417         REGISTER_FILE/\Reg_File_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.182   17.228/*        0.381/*         DATA_SYNC/\ff_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   */17.228        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.182   17.230/*        0.380/*         DATA_SYNC/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.230/*        0.380/*         DATA_SYNC/\ff_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   */17.230        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.122   */17.231        */0.444         REGISTER_FILE/\Reg_File_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.181   17.231/*        0.380/*         DATA_SYNC/Pulse_Gen_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.232/*        0.380/*         DATA_SYNC/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.233/*        0.380/*         DATA_SYNC/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.233        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.234        */0.416         REGISTER_FILE/\Reg_File_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.234/*        0.380/*         DATA_SYNC/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   17.236/*        0.380/*         DATA_SYNC/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.236        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.237        */0.416         REGISTER_FILE/\Reg_File_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.239        */0.415         REGISTER_FILE/\Reg_File_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.240        */0.417         REGISTER_FILE/\Reg_File_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   17.240/*        0.380/*         DATA_SYNC/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.240/*        0.380/*         DATA_SYNC/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.240/*        0.380/*         DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.240        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   17.241/*        0.380/*         DATA_SYNC/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.242        */0.415         REGISTER_FILE/\Reg_File_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.243        */0.415         REGISTER_FILE/\Reg_File_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.243        */0.415         REGISTER_FILE/\Reg_File_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.182   17.245/*        0.380/*         CONTROL_UNIT/ALU_Part1_Done_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.245/*        0.380/*         CONTROL_UNIT/CLK_EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.245/*        0.380/*         CONTROL_UNIT/EN_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.182   17.245/*        0.380/*         CONTROL_UNIT/\ALU_FUN_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.245        */0.413         REGISTER_FILE/\Reg_File_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.245        */0.416         REGISTER_FILE/\Reg_File_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.182   17.245/*        0.380/*         CONTROL_UNIT/\Address_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.245/*        0.380/*         CONTROL_UNIT/\WrData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.181   17.246/*        0.380/*         CONTROL_UNIT/\state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.246        */0.414         REGISTER_FILE/\Reg_File_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.246/*        0.380/*         CONTROL_UNIT/WrEn_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.247        */0.414         REGISTER_FILE/\Reg_File_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   17.248/*        0.380/*         REGISTER_FILE/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.248/*        0.380/*         CONTROL_UNIT/\ALU_FUN_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.156   */17.250        */0.414         REGISTER_FILE/\Reg_File_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.250/*        0.380/*         CONTROL_UNIT/\WrData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   */17.250        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   17.252/*        0.380/*         CONTROL_UNIT/\ALU_FUN_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.188   17.252/*        0.380/*         CONTROL_UNIT/\Address_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.188   17.252/*        0.380/*         CONTROL_UNIT/\Address_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.188   17.253/*        0.380/*         CONTROL_UNIT/\ALU_FUN_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.188   17.253/*        0.380/*         CONTROL_UNIT/\Address_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.188   17.253/*        0.380/*         CONTROL_UNIT/\WrData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.254        */0.413         REGISTER_FILE/\Reg_File_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.197   */17.256        */0.368         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.257        */0.400         CONTROL_UNIT/CLK_EN_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.257/*        0.380/*         CONTROL_UNIT/\WrData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.257/*        0.380/*         CONTROL_UNIT/\WrData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.258/*        0.380/*         CONTROL_UNIT/\WrData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.258/*        0.380/*         REGISTER_FILE/\Reg_File_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.258/*        0.380/*         CONTROL_UNIT/\WrData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   17.258/*        0.380/*         CONTROL_UNIT/\WrData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.260        */0.418         REGISTER_FILE/\Reg_File_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.147   */17.261        */0.418         REGISTER_FILE/\Reg_File_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.263/*        0.380/*         REGISTER_FILE/\Reg_File_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   17.265/*        0.380/*         REGISTER_FILE/\Reg_File_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.164   */17.265        */0.398         CONTROL_UNIT/EN_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.265/*        0.380/*         REGISTER_FILE/\Reg_File_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.267        */0.416         REGISTER_FILE/\Reg_File_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   */17.268        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   */17.269        */0.375         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   17.270/*        0.380/*         REGISTER_FILE/\Reg_File_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.183   */17.271        */0.374         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.272        */0.414         REGISTER_FILE/\Reg_File_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   */17.273        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   */17.276        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.184   */17.276        */0.373         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.276        */0.413         REGISTER_FILE/\Reg_File_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.276        */0.413         REGISTER_FILE/\Reg_File_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   */17.277        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.183   */17.278        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.278        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   */17.279        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.281        */0.412         REGISTER_FILE/\Reg_File_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.285        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.285        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.285        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.285        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.286        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.186   */17.286        */0.371         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.192   */17.286        */0.372         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.286        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.287        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.187   */17.289        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.289        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.290        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.188   */17.294        */0.369         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.120   */17.296        */0.447         REGISTER_FILE/\Reg_File_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.195   */17.299        */0.370         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.323        */0.417         REGISTER_FILE/\Reg_File_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.128   */17.323        */0.441         REGISTER_FILE/\Reg_File_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.329        */0.419         REGISTER_FILE/\Reg_File_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.335        */0.416         REGISTER_FILE/\Reg_File_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.335        */0.416         REGISTER_FILE/\Reg_File_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.336        */0.414         REGISTER_FILE/\Reg_File_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.337        */0.415         REGISTER_FILE/\Reg_File_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.337        */0.414         REGISTER_FILE/\Reg_File_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.338        */0.414         REGISTER_FILE/\Reg_File_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.150   */17.340        */0.416         REGISTER_FILE/\Reg_File_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.340        */0.413         REGISTER_FILE/\Reg_File_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.342        */0.417         REGISTER_FILE/\Reg_File_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.347        */0.415         REGISTER_FILE/\Reg_File_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.351        */0.414         REGISTER_FILE/\Reg_File_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.352        */0.416         REGISTER_FILE/\Reg_File_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.156   */17.353        */0.414         REGISTER_FILE/\Reg_File_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.357        */0.414         REGISTER_FILE/\Reg_File_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.155   */17.357        */0.414         REGISTER_FILE/\Reg_File_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.358        */0.413         REGISTER_FILE/\Reg_File_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.156   */17.359        */0.414         REGISTER_FILE/\Reg_File_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.155   */17.360        */0.412         REGISTER_FILE/\Reg_File_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.360        */0.414         REGISTER_FILE/\Reg_File_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.363        */0.419         REGISTER_FILE/\Reg_File_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	20.155   */17.363        */0.412         REGISTER_FILE/\Reg_File_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.146   */17.368        */0.419         REGISTER_FILE/\Reg_File_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.383        */0.416         REGISTER_FILE/\Reg_File_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.384        */0.414         REGISTER_FILE/\Reg_File_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	20.151   */17.385        */0.414         REGISTER_FILE/\Reg_File_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.386        */0.416         REGISTER_FILE/\Reg_File_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.392        */0.412         REGISTER_FILE/\Reg_File_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	20.156   */17.394        */0.412         REGISTER_FILE/\Reg_File_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	20.235   17.425/*        0.326/*         CONTROL_UNIT/\state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.237   17.426/*        0.323/*         CONTROL_UNIT/\state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.251   17.461/*        0.309/*         CONTROL_UNIT/\state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.195   17.473/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.195   17.473/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.195   17.473/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.473/*        0.369/*         REGISTER_FILE/\Reg_File_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.195   17.473/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.195   17.473/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.474/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.474/*        0.368/*         REGISTER_FILE/\Reg_File_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.474/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.474/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.475/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.475/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.475/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.475/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.475/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.477/*        0.368/*         REGISTER_FILE/\Reg_File_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.477/*        0.368/*         REGISTER_FILE/\Reg_File_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.477/*        0.368/*         REGISTER_FILE/\Reg_File_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.477/*        0.368/*         REGISTER_FILE/\Reg_File_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.477/*        0.368/*         REGISTER_FILE/\Reg_File_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.477/*        0.368/*         REGISTER_FILE/\Reg_File_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.478/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.479/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.479/*        0.368/*         REGISTER_FILE/\Reg_File_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.479/*        0.368/*         REGISTER_FILE/\Reg_File_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.482/*        0.368/*         REGISTER_FILE/\Reg_File_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.483/*        0.368/*         REGISTER_FILE/\Reg_File_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.485/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.485/*        0.368/*         REGISTER_FILE/\Reg_File_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.485/*        0.368/*         REGISTER_FILE/\Reg_File_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.487/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.490/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.492/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.196   17.492/*        0.368/*         REGISTER_FILE/\Reg_File_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.493/*        0.368/*         REGISTER_FILE/\Reg_File_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.198   17.497/*        0.367/*         REGISTER_FILE/\Reg_File_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.497/*        0.368/*         REGISTER_FILE/\Reg_File_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.497/*        0.368/*         REGISTER_FILE/\Reg_File_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.497/*        0.367/*         REGISTER_FILE/\Reg_File_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.497/*        0.368/*         REGISTER_FILE/\Reg_File_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.197   17.498/*        0.367/*         REGISTER_FILE/\Reg_File_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.498/*        0.367/*         REGISTER_FILE/\Reg_File_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.499/*        0.367/*         REGISTER_FILE/\Reg_File_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.500/*        0.367/*         REGISTER_FILE/\Reg_File_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.202   17.500/*        0.367/*         REGISTER_FILE/\Reg_File_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.501/*        0.367/*         REGISTER_FILE/\Reg_File_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.501/*        0.367/*         REGISTER_FILE/\Reg_File_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.501/*        0.367/*         REGISTER_FILE/\Reg_File_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.502/*        0.367/*         REGISTER_FILE/\Reg_File_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.502/*        0.367/*         REGISTER_FILE/\Reg_File_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.202   17.502/*        0.367/*         REGISTER_FILE/\Reg_File_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.202   17.503/*        0.367/*         REGISTER_FILE/\Reg_File_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.503/*        0.367/*         REGISTER_FILE/\Reg_File_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.503/*        0.367/*         REGISTER_FILE/\Reg_File_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.503/*        0.367/*         REGISTER_FILE/\Reg_File_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.202   17.504/*        0.367/*         REGISTER_FILE/\Reg_File_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.202   17.505/*        0.367/*         REGISTER_FILE/\Reg_File_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.201   17.505/*        0.367/*         REGISTER_FILE/\Reg_File_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.201   17.506/*        0.367/*         REGISTER_FILE/\Reg_File_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.507/*        0.367/*         REGISTER_FILE/\Reg_File_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.508/*        0.367/*         REGISTER_FILE/\Reg_File_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.511/*        0.366/*         REGISTER_FILE/\Reg_File_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.201   17.512/*        0.366/*         REGISTER_FILE/\Reg_File_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.199   17.515/*        0.366/*         REGISTER_FILE/\Reg_File_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.516/*        0.366/*         REGISTER_FILE/\Reg_File_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.201   17.520/*        0.366/*         REGISTER_FILE/\Reg_File_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.523/*        0.365/*         REGISTER_FILE/\Reg_File_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.200   17.528/*        0.365/*         REGISTER_FILE/\Reg_File_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.202   17.530/*        0.365/*         REGISTER_FILE/\Reg_File_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.202   17.534/*        0.365/*         REGISTER_FILE/\Reg_File_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.201   17.538/*        0.364/*         REGISTER_FILE/\Reg_File_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.203   17.548/*        0.363/*         REGISTER_FILE/\Reg_File_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.550        */0.401         CONTROL_UNIT/\WrData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */17.550        */0.401         CONTROL_UNIT/\WrData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.203   17.552/*        0.363/*         REGISTER_FILE/\Reg_File_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.205   17.559/*        0.363/*         REGISTER_FILE/\Reg_File_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.502   17.578/*        0.064/*         REGISTER_FILE/\Reg_File_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.579        */0.407         CONTROL_UNIT/\Address_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.505   17.585/*        0.063/*         REGISTER_FILE/\Reg_File_reg[2][0] /SN    1
REF_CLK(R)->REF_CLK(R)	20.141   */17.593        */0.423         CONTROL_UNIT/WrEn_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.278   17.626/*        0.284/*         CONTROL_UNIT/ALU_Part1_Done_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.156   */17.634        */0.408         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.644        */0.406         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.658        */0.413         CONTROL_UNIT/RdEn_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.165   */17.658        */0.400         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   */17.669        */0.399         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.149   */17.700        */0.416         CONTROL_UNIT/\ALU_FUN_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.136   */17.706        */0.429         CONTROL_UNIT/\WrData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   */17.709        */0.400         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.137   */17.710        */0.428         CONTROL_UNIT/\WrData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.165   */17.717        */0.400         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.138   */17.718        */0.427         CONTROL_UNIT/\WrData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.138   */17.718        */0.427         CONTROL_UNIT/\WrData_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.139   */17.723        */0.425         CONTROL_UNIT/\WrData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.141   */17.723        */0.426         CONTROL_UNIT/\WrData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.725        */0.410         CONTROL_UNIT/\ALU_FUN_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.160   */17.737        */0.408         CONTROL_UNIT/\ALU_FUN_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.162   */17.747        */0.406         CONTROL_UNIT/\ALU_FUN_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.148   */17.828        */0.418         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.840        */0.413         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.154   */17.846        */0.411         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.153   */17.855        */0.411         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.158   */17.877        */0.410         CONTROL_UNIT/\Address_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.159   */17.880        */0.409         CONTROL_UNIT/\Address_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.161   */17.891        */0.406         CONTROL_UNIT/\Address_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.152   */17.897        */0.413         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.185   18.182/*        0.381/*         REGISTER_FILE/\Reg_File_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.183/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.183/*        0.381/*         REGISTER_FILE/\Reg_File_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.183/*        0.381/*         REGISTER_FILE/\Reg_File_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.183/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.183/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.183/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.184/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.184/*        0.381/*         REGISTER_FILE/\Reg_File_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.185/*        0.381/*         REGISTER_FILE/\Reg_File_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.185/*        0.381/*         REGISTER_FILE/\Reg_File_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.185/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.186/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.186/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.188/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.188/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.188/*        0.381/*         REGISTER_FILE/\Reg_File_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.188/*        0.381/*         REGISTER_FILE/\Reg_File_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.188/*        0.381/*         REGISTER_FILE/\Reg_File_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.188/*        0.381/*         REGISTER_FILE/\Reg_File_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.188/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.189/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   18.189/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.189/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.190/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.190/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.190/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	20.186   18.190/*        0.381/*         REGISTER_FILE/\Reg_File_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.191/*        0.381/*         REGISTER_FILE/\Reg_File_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.191/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.191/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.191/*        0.381/*         REGISTER_FILE/\Reg_File_reg[2][4] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.192/*        0.381/*         REGISTER_FILE/\Reg_File_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	20.187   18.192/*        0.381/*         REGISTER_FILE/\Reg_File_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   18.193/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.193/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.184   18.194/*        0.381/*         REGISTER_FILE/\Reg_File_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	20.185   18.195/*        0.381/*         REGISTER_FILE/\Reg_File_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	20.153   */18.219        */0.409         DATA_SYNC/\sync_bus_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.157   */18.228        */0.408         DATA_SYNC/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	20.157   */18.231        */0.407         DATA_SYNC/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	20.157   */18.235        */0.407         DATA_SYNC/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.158   */18.235        */0.407         DATA_SYNC/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.157   */18.236        */0.406         DATA_SYNC/\sync_bus_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	20.158   */18.237        */0.406         DATA_SYNC/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	20.157   */18.239        */0.406         DATA_SYNC/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.503   18.510/*        0.065/*         REGISTER_FILE/\Reg_File_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	20.151   */18.593        */0.412         DATA_SYNC/enable_pulse_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.145   */18.710        */0.021         CLOCK_GATING/U0_TLATNCAX12M/E    1
REF_CLK(R)->REF_CLK(R)	20.164   */18.730        */0.399         REGISTER_FILE/RdData_Valid_reg/D    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.830        */0.595         ALU_UNIT/\ALU_OUT_reg[12] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.442   */18.830        */0.592         ALU_UNIT/OUT_VALID_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.831        */0.595         ALU_UNIT/\ALU_OUT_reg[13] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.831        */0.595         ALU_UNIT/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.440   */18.832        */0.595         ALU_UNIT/\ALU_OUT_reg[14] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.841        */0.594         ALU_UNIT/\ALU_OUT_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.442   */18.841        */0.594         ALU_UNIT/\ALU_OUT_reg[15] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.845        */0.593         ALU_UNIT/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.846        */0.593         ALU_UNIT/\ALU_OUT_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.442   */18.849        */0.593         ALU_UNIT/\ALU_OUT_reg[11] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.441   */18.849        */0.593         ALU_UNIT/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.442   */18.850        */0.593         ALU_UNIT/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.442   */18.851        */0.592         ALU_UNIT/\ALU_OUT_reg[6] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.443   */18.851        */0.592         ALU_UNIT/\ALU_OUT_reg[10] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.443   */18.855        */0.592         ALU_UNIT/\ALU_OUT_reg[8] /SI    1
ALU_CLK(R)->ALU_CLK(R)	19.443   */18.856        */0.592         ALU_UNIT/\ALU_OUT_reg[2] /SI    1
REF_CLK(R)->REF_CLK(R)	20.158   */18.937        */0.404         DATA_SYNC/Pulse_Gen_reg/D    1
REF_CLK(R)->REF_CLK(R)	20.161   */18.954        */0.402         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	20.164   */18.954        */0.402         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   */18.964        */0.400         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	20.166   */18.965        */0.400         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.163   */18.968        */0.399         DATA_SYNC/\ff_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	20.167   */18.969        */0.399         RST_SYN_REF/\ff_reg[1] /D    1
@(R)->REF_CLK(R)	20.248   20.018/*        0.318/*         RST_SYN_REF/\ff_reg[1] /RN    1
@(R)->REF_CLK(R)	20.256   20.025/*        0.311/*         RST_SYN_REF/\ff_reg[0] /RN    1
scan_clk(R)->scan_clk(R)	79.800   77.069/*        20.000/*        SO[0]    1
scan_clk(R)->scan_clk(R)	79.800   77.455/*        20.000/*        SO[2]    1
scan_clk(R)->scan_clk(R)	79.800   77.545/*        20.000/*        SO[3]    1
scan_clk(R)->scan_clk(R)	79.800   77.698/*        20.000/*        SO[1]    1
scan_clk(R)->scan_clk(R)	100.597  */80.499        */0.600         ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	100.607  */80.549        */0.589         REGISTER_FILE/\RdData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.698  */80.685        */0.503         REGISTER_FILE/\Reg_File_reg[11][0] /SI    1
scan_clk(R)->scan_clk(R)	99.818   */94.478        */0.401         CLK_DIV_RX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	99.820   */95.027        */0.401         CLK_DIV_TX/div_clk_reg/D    1
scan_clk(R)->scan_clk(R)	100.795  */95.130        */0.408         CLK_DIV_RX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.795  */95.131        */0.408         CLK_DIV_RX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.795  */95.132        */0.408         CLK_DIV_RX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.796  */95.138        */0.407         CLK_DIV_RX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.796  */95.142        */0.406         CLK_DIV_RX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.797  */95.144        */0.406         CLK_DIV_RX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.797  */95.145        */0.406         CLK_DIV_RX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.764  */95.184        */0.409         UART/UART_Rx/FSM_block/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.868  95.197/*        0.296/*         UART/UART_Rx/FSM_block/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.869  95.200/*        0.295/*         UART/UART_Rx/FSM_block/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.759  */95.334        */0.406         UART/UART_Rx/FSM_block/deser_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.771  */95.398        */0.400         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.736  */95.441        */0.437         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.767  */95.469        */0.436         CLK_DIV_RX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	100.769  */95.483        */0.395         UART/UART_Rx/FSM_block/data_valid_reg/D    1
scan_clk(R)->scan_clk(R)	100.761  */95.592        */0.402         UART/UART_Rx/FSM_block/dat_samp_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.763  */95.599        */0.400         UART/UART_Rx/FSM_block/enable_reg/D    1
scan_clk(R)->scan_clk(R)	100.789  */95.634        */0.413         CLK_DIV_TX/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.872  95.638/*        0.300/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.792  */95.652        */0.410         CLK_DIV_TX/\count_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.793  */95.658        */0.409         CLK_DIV_TX/\count_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.794  */95.659        */0.409         CLK_DIV_TX/\count_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.795  */95.671        */0.407         CLK_DIV_TX/\count_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.795  */95.678        */0.406         CLK_DIV_TX/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.796  */95.678        */0.406         CLK_DIV_TX/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.766  */95.779        */0.406         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.772  */95.786        */0.399         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.772  */95.788        */0.399         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.772  */95.789        */0.399         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.772  */95.789        */0.399         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.770  */96.020        */0.433         CLK_DIV_TX/odd_edge_tog_reg/D    1
scan_clk(R)->scan_clk(R)	100.767  */96.241        */0.406         UART/UART_Rx/FSM_block/strt_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.781  */96.277        */0.391         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.759  */96.288        */0.405         UART/UART_Rx/FSM_block/par_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.805  */96.377        */0.363         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.806  */96.381        */0.363         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.769  */96.390        */0.404         UART/UART_Rx/FSM_block/stp_chk_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.805  */96.400        */0.361         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.809  */96.407        */0.358         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.807  */96.454        */0.359         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.807  */96.465        */0.359         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.806  */96.579        */0.360         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.807  */96.621        */0.365         UART/UART_Rx/data_sampling_block/sampled_bit_reg/D    1
scan_clk(R)->scan_clk(R)	100.808  */96.664        */0.362         UART/UART_Rx/data_sampling_block/\saving_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.807  */96.824        */0.361         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /D    1
scan_clk(R)->scan_clk(R)	100.785  */97.024        */0.403         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.786  */97.040        */0.401         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.784  */97.043        */0.403         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.787  */97.051        */0.401         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /D    1
scan_clk(R)->scan_clk(R)	100.785  */97.052        */0.403         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /D    1
scan_clk(R)->scan_clk(R)	100.785  */97.067        */0.402         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.787  */97.086        */0.401         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /D    1
scan_clk(R)->scan_clk(R)	100.763  */97.180        */0.424         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /D    1
scan_clk(R)->scan_clk(R)	100.810  */97.288        */0.359         UART/UART_Rx/data_sampling_block/\saving_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.791  */97.651        */0.402         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.790  */97.689        */0.396         UART/UART_Tx/linkserializer/ser_data_reg/D    1
scan_clk(R)->scan_clk(R)	100.863  97.698/*        0.325/*         UART/UART_Tx/linkserializer/\count_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.782  */97.727        */0.404         UART/UART_Tx/linkFSM/ser_en_reg/D    1
scan_clk(R)->scan_clk(R)	100.760  */97.756        */0.433         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.908  97.766/*        0.280/*         UART/UART_Tx/linkserializer/\count_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.787  */97.792        */0.405         UART/UART_Tx/linkFSM/busy_reg/D    1
scan_clk(R)->scan_clk(R)	99.700   */97.800        */0.521         CLK_DIV_TX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	99.699   */97.803        */0.520         CLK_DIV_RX/div_clk_reg/SI    1
scan_clk(R)->scan_clk(R)	100.745  */97.924        */0.442         UART/UART_Tx/linkserializer/ser_done_reg/D    1
scan_clk(R)->scan_clk(R)	100.776  */97.932        */0.411         UART/UART_Tx/linkserializer/\count_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.791  */98.031        */0.401         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.788  */98.052        */0.403         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.773  */98.060        */0.414         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.786  */98.077        */0.406         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.782  */98.089        */0.404         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.787  */98.096        */0.405         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.791  */98.099        */0.402         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.790  */98.110        */0.402         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.791  */98.111        */0.402         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.783  */98.112        */0.402         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.784  */98.142        */0.401         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.800  */98.199        */0.393         PULSE_GENERATOR/PULSE_SIG_reg/D    1
scan_clk(R)->scan_clk(R)	100.900  98.321/*        0.293/*         UART/UART_Tx/linkFSM/\state_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.914  98.399/*        0.278/*         UART/UART_Tx/linkFSM/\state_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.794  */98.404        */0.398         UART/UART_Tx/linkFSM/\state_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.802  */98.407        */0.391         PULSE_GENERATOR/pulse_done_reg/D    1
scan_clk(R)->scan_clk(R)	100.590  */98.424        */0.603         CONTROL_UNIT/CLK_EN_reg/SI    1
@(R)->scan_clk(R)	99.845   98.483/*        0.375/*         CLK_DIV_TX/div_clk_reg/RN    1
scan_clk(R)->scan_clk(R)	100.626  */98.536        */0.571         REGISTER_FILE/\Reg_File_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.541        */0.531         DATA_SYNC/Pulse_Gen_reg/SI    1
scan_clk(R)->scan_clk(R)	100.609  */98.542        */0.590         REGISTER_FILE/\Reg_File_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	100.614  */98.561        */0.586         REGISTER_FILE/\Reg_File_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	100.637  */98.580        */0.564         REGISTER_FILE/\Reg_File_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.582        */0.564         REGISTER_FILE/\Reg_File_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.582        */0.564         REGISTER_FILE/\Reg_File_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	100.636  */98.583        */0.564         REGISTER_FILE/\Reg_File_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	100.637  */98.585        */0.562         REGISTER_FILE/\Reg_File_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.587        */0.561         REGISTER_FILE/\Reg_File_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	100.635  */98.588        */0.562         REGISTER_FILE/\Reg_File_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	100.633  */98.590        */0.562         REGISTER_FILE/\Reg_File_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	100.638  */98.596        */0.559         REGISTER_FILE/\Reg_File_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	100.639  */98.598        */0.560         CONTROL_UNIT/\Address_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.637  */98.598        */0.560         REGISTER_FILE/\Reg_File_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	100.617  */98.611        */0.554         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.617  */98.612        */0.554         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.644  */98.612        */0.556         REGISTER_FILE/\Reg_File_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.621        */0.554         REGISTER_FILE/\Reg_File_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	100.645  */98.623        */0.555         REGISTER_FILE/\Reg_File_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	100.644  */98.626        */0.553         REGISTER_FILE/\Reg_File_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	100.646  */98.632        */0.550         REGISTER_FILE/\Reg_File_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	100.623  */98.637        */0.548         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.641        */0.546         REGISTER_FILE/\Reg_File_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	100.649  */98.646        */0.548         REGISTER_FILE/\Reg_File_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	100.671  */98.652        */0.522         CONTROL_UNIT/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.654        */0.546         REGISTER_FILE/\Reg_File_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.660        */0.545         REGISTER_FILE/\Reg_File_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	100.632  */98.673        */0.540         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.670  */98.674        */0.522         CONTROL_UNIT/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.674        */0.543         UART/UART_Tx/linkFSM/busy_reg/SI    1
scan_clk(R)->scan_clk(R)	100.631  */98.676        */0.539         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.659  */98.683        */0.540         REGISTER_FILE/\Reg_File_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	100.632  */98.684        */0.540         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.633  */98.685        */0.538         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.658  */98.690        */0.539         REGISTER_FILE/\Reg_File_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	100.605  */98.691        */0.567         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.656  */98.698        */0.532         UART/UART_Tx/linkserializer/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.603  */98.704        */0.597         REGISTER_FILE/\RdData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.663  */98.704        */0.536         CONTROL_UNIT/\ALU_FUN_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.661  */98.714        */0.533         CONTROL_UNIT/\ALU_FUN_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.613  */98.723        */0.580         DELAY_ONE_PERIOD/Signal_delayed_reg/SI    1
scan_clk(R)->scan_clk(R)	100.638  */98.725        */0.525         UART/UART_Rx/FSM_block/dat_samp_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.666  */98.727        */0.531         REGISTER_FILE/\Reg_File_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	100.604  */98.730        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	100.605  */98.731        */0.591         REGISTER_FILE/\Reg_File_reg[15][0] /SI    1
scan_clk(R)->scan_clk(R)	100.654  */98.736        */0.510         UART/UART_Rx/FSM_block/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.736        */0.546         REGISTER_FILE/\Reg_File_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	100.669  */98.738        */0.529         REGISTER_FILE/\Reg_File_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	100.669  */98.738        */0.529         REGISTER_FILE/\Reg_File_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	100.688  */98.740        */0.509         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.668  */98.742        */0.528         ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.668  */98.742        */0.528         ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.674  */98.743        */0.529         CLK_DIV_RX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.673  */98.745        */0.524         REGISTER_FILE/\Reg_File_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	100.670  */98.745        */0.528         REGISTER_FILE/\Reg_File_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	100.567  */98.748        */0.603         UART/UART_Rx/data_sampling_block/\saving_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.666  */98.749        */0.522         UART/UART_Tx/linkserializer/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.670  */98.752        */0.526         DATA_SYNC/\sync_bus_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.754        */0.525         CLK_DIV_TX/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.588  */98.754        */0.585         UART/UART_Rx/data_sampling_block/sampled_bit_reg/SI    1
scan_clk(R)->scan_clk(R)	100.674  */98.755        */0.525         CONTROL_UNIT/\ALU_FUN_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.672  */98.755        */0.526         REGISTER_FILE/\Reg_File_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	100.662  */98.756        */0.511         UART/UART_Rx/FSM_block/stp_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.672  */98.757        */0.525         REGISTER_FILE/\Reg_File_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	100.641  */98.757        */0.523         UART/UART_Rx/FSM_block/data_valid_reg/SI    1
scan_clk(R)->scan_clk(R)	100.669  */98.760        */0.524         DATA_SYNC/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.672  */98.763        */0.524         DATA_SYNC/\sync_bus_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.766        */0.524         CLK_DIV_TX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.768        */0.516         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.637  */98.769        */0.550         UART/UART_Tx/linkserializer/ser_done_reg/SI    1
scan_clk(R)->scan_clk(R)	100.673  */98.771        */0.523         DATA_SYNC/\sync_bus_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.674  */98.771        */0.523         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.675  */98.772        */0.517         UART/UART_Tx/linkFSM/\state_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.669  */98.773        */0.517         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.679  */98.775        */0.517         CONTROL_UNIT/\ALU_FUN_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.775        */0.522         CLK_DIV_TX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.776        */0.522         CLK_DIV_TX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.776        */0.522         CLK_DIV_TX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.776        */0.522         CLK_DIV_RX/\count_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.777        */0.517         UART/UART_Tx/linkFSM/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.670  */98.778        */0.516         UART/UART_Tx/linkserializer/ser_data_reg/SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.779        */0.522         CLK_DIV_RX/\count_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.782        */0.521         CONTROL_UNIT/\WrData_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.782        */0.516         PULSE_GENERATOR/pulse_done_reg/SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.784        */0.521         CLK_DIV_RX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.785        */0.600         REGISTER_FILE/\RdData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.785        */0.516         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.785        */0.520         CLK_DIV_TX/\count_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.660  */98.785        */0.512         UART/UART_Rx/FSM_block/\state_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.787        */0.520         CLK_DIV_RX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.787        */0.520         CONTROL_UNIT/TX_D_VLD_reg/SI    1
scan_clk(R)->scan_clk(R)	100.674  */98.787        */0.520         CONTROL_UNIT/ALU_Part1_Done_reg/SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.789        */0.520         CLK_DIV_RX/\count_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.663  */98.789        */0.530         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.790        */0.520         CLK_DIV_TX/\count_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.790        */0.520         CLK_DIV_RX/\count_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.647  */98.792        */0.517         UART/UART_Rx/FSM_block/par_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.793        */0.518         REGISTER_FILE/RdData_Valid_reg/SI    1
scan_clk(R)->scan_clk(R)	100.675  */98.793        */0.518         DATA_SYNC/\sync_bus_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.794        */0.503         UART/UART_Tx/linkserializer/\count_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.674  */98.794        */0.512         UART/UART_Tx/linkFSM/ser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.794        */0.518         DATA_SYNC/\sync_bus_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.795        */0.518         DATA_SYNC/\sync_bus_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.675  */98.795        */0.513         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.601  */98.795        */0.599         REGISTER_FILE/\RdData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.795        */0.519         CONTROL_UNIT/\TX_P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.798        */0.518         REGISTER_FILE/\Reg_File_reg[9][0] /SI    1
scan_clk(R)->scan_clk(R)	100.601  */98.798        */0.598         REGISTER_FILE/\RdData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.798        */0.518         CONTROL_UNIT/\TX_P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.799        */0.517         REGISTER_FILE/\Reg_File_reg[10][0] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.799        */0.518         ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.799        */0.513         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.799        */0.517         CONTROL_UNIT/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.673  */98.799        */0.512         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.799        */0.518         ASYN_FIFO/link_FIFO_Write/\waddr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.799        */0.518         DATA_SYNC/\sync_bus_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.801        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.801        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.801        */0.512         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.801        */0.517         ASYN_FIFO/link_FIFO_Write/\wptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.802        */0.512         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.679  */98.802        */0.517         CONTROL_UNIT/\TX_P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.679  */98.802        */0.517         CONTROL_UNIT/\TX_P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.804        */0.517         REGISTER_FILE/\Reg_File_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	100.602  */98.804        */0.597         REGISTER_FILE/\RdData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.804        */0.517         REGISTER_FILE/\Reg_File_reg[12][0] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.804        */0.516         REGISTER_FILE/\Reg_File_reg[12][4] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.804        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.675  */98.804        */0.512         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.805        */0.516         REGISTER_FILE/\Reg_File_reg[11][4] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.805        */0.516         REGISTER_FILE/\Reg_File_reg[13][0] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.807        */0.516         REGISTER_FILE/\Reg_File_reg[10][6] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.807        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.650  */98.807        */0.514         UART/UART_Rx/FSM_block/deser_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.808        */0.511         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.809        */0.516         REGISTER_FILE/\Reg_File_reg[13][1] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.809        */0.515         REGISTER_FILE/\Reg_File_reg[11][1] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.809        */0.517         CONTROL_UNIT/RdEn_reg/SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.810        */0.515         REGISTER_FILE/\Reg_File_reg[14][0] /SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.810        */0.511         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.810        */0.516         REGISTER_FILE/\Reg_File_reg[14][1] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.811        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.811        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.811        */0.516         REGISTER_FILE/\Reg_File_reg[14][5] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.811        */0.516         REGISTER_FILE/\Reg_File_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.811        */0.516         REGISTER_FILE/\Reg_File_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.811        */0.516         CONTROL_UNIT/\TX_P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.812        */0.515         REGISTER_FILE/\Reg_File_reg[12][2] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.812        */0.515         REGISTER_FILE/\Reg_File_reg[14][4] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.812        */0.515         REGISTER_FILE/\Reg_File_reg[13][4] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.812        */0.516         ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.677  */98.813        */0.510         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.813        */0.516         CONTROL_UNIT/\TX_P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.813        */0.514         REGISTER_FILE/\Reg_File_reg[8][0] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.813        */0.515         REGISTER_FILE/\Reg_File_reg[11][7] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.813        */0.515         CONTROL_UNIT/WrEn_reg/SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.813        */0.515         REGISTER_FILE/\Reg_File_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.815        */0.514         REGISTER_FILE/\Reg_File_reg[11][2] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.815        */0.515         REGISTER_FILE/\Reg_File_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.815        */0.519         RST_SYN_UART/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.815        */0.510         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.815        */0.515         REGISTER_FILE/\Reg_File_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.815        */0.515         CONTROL_UNIT/\TX_P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.815        */0.515         REGISTER_FILE/\Reg_File_reg[8][6] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.815        */0.515         REGISTER_FILE/\Reg_File_reg[14][2] /SI    1
scan_clk(R)->scan_clk(R)	100.651  */98.815        */0.513         UART/UART_Rx/FSM_block/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.816        */0.514         REGISTER_FILE/\Reg_File_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.816        */0.514         REGISTER_FILE/\Reg_File_reg[13][5] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.816        */0.514         REGISTER_FILE/\Reg_File_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.816        */0.514         REGISTER_FILE/\Reg_File_reg[8][5] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.816        */0.515         REGISTER_FILE/\Reg_File_reg[12][3] /SI    1
scan_clk(R)->scan_clk(R)	100.687  */98.816        */0.515         REGISTER_FILE/\Reg_File_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	100.676  */98.817        */0.510         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.575  */98.817        */0.592         UART/UART_Rx/deserializer_block/\P_DATA_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.817        */0.515         REGISTER_FILE/\Reg_File_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.817        */0.514         REGISTER_FILE/\Reg_File_reg[8][2] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.817        */0.514         REGISTER_FILE/\Reg_File_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	100.593  */98.817        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.817        */0.514         CONTROL_UNIT/\WrData_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.818        */0.514         REGISTER_FILE/\Reg_File_reg[10][1] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.818        */0.515         CONTROL_UNIT/\TX_P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.592  */98.818        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.818        */0.514         REGISTER_FILE/\Reg_File_reg[12][1] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.818        */0.514         REGISTER_FILE/\Reg_File_reg[5][2] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.818        */0.514         REGISTER_FILE/\Reg_File_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.818        */0.514         REGISTER_FILE/\Reg_File_reg[12][7] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.819        */0.514         CONTROL_UNIT/\Address_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.819        */0.515         REGISTER_FILE/\Reg_File_reg[13][3] /SI    1
scan_clk(R)->scan_clk(R)	100.687  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[9][6] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.819        */0.514         CONTROL_UNIT/\WrData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.661  */98.819        */0.512         UART/UART_Rx/FSM_block/strt_chk_en_reg/SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.819        */0.514         REGISTER_FILE/\Reg_File_reg[10][3] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.819        */0.513         REGISTER_FILE/\Reg_File_reg[6][7] /SI    1
scan_clk(R)->scan_clk(R)	100.681  */98.819        */0.514         CONTROL_UNIT/\WrData_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.820        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[1][2] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.820        */0.510         UART/UART_Tx/linkFSM/\state_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.687  */98.820        */0.514         REGISTER_FILE/\Reg_File_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.820        */0.514         REGISTER_FILE/\Reg_File_reg[11][5] /SI    1
scan_clk(R)->scan_clk(R)	100.605  */98.821        */0.595         REGISTER_FILE/\RdData_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.821        */0.514         REGISTER_FILE/\Reg_File_reg[10][5] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.821        */0.514         REGISTER_FILE/\Reg_File_reg[12][6] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.821        */0.502         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.821        */0.513         REGISTER_FILE/\Reg_File_reg[11][3] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.821        */0.514         REGISTER_FILE/\Reg_File_reg[14][3] /SI    1
scan_clk(R)->scan_clk(R)	100.576  */98.821        */0.592         UART/UART_Rx/deserializer_block/\P_DATA_reg[7] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.821        */0.514         REGISTER_FILE/\Reg_File_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.822        */0.514         REGISTER_FILE/\Reg_File_reg[14][7] /SI    1
scan_clk(R)->scan_clk(R)	100.652  */98.822        */0.511         UART/UART_Rx/FSM_block/enable_reg/SI    1
scan_clk(R)->scan_clk(R)	100.688  */98.822        */0.513         REGISTER_FILE/\Reg_File_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.822        */0.514         REGISTER_FILE/\Reg_File_reg[13][6] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.822        */0.514         REGISTER_FILE/\Reg_File_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	100.592  */98.822        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[0][7] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.822        */0.513         CONTROL_UNIT/\WrData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.822        */0.513         REGISTER_FILE/\Reg_File_reg[10][2] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.823        */0.514         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.823        */0.514         REGISTER_FILE/\Reg_File_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.823        */0.509         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.823        */0.513         REGISTER_FILE/\Reg_File_reg[13][2] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.823        */0.513         REGISTER_FILE/\Reg_File_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	100.604  */98.823        */0.594         REGISTER_FILE/\RdData_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.575  */98.823        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.593  */98.823        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[2][6] /SI    1
scan_clk(R)->scan_clk(R)	100.603  */98.824        */0.594         REGISTER_FILE/\Reg_File_reg[15][3] /SI    1
scan_clk(R)->scan_clk(R)	100.575  */98.824        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[9][5] /SI    1
scan_clk(R)->scan_clk(R)	100.593  */98.824        */0.596         ASYN_FIFO/link_Memory/\RAM_reg[6][3] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.824        */0.513         REGISTER_FILE/\Reg_File_reg[9][7] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.824        */0.513         CONTROL_UNIT/\WrData_reg[6] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.824        */0.514         CONTROL_UNIT/\Address_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[8][7] /SI    1
scan_clk(R)->scan_clk(R)	100.592  */98.825        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[7][6] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	100.577  */98.825        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[5] /SI    1
scan_clk(R)->scan_clk(R)	100.593  */98.825        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[8][4] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.825        */0.514         CONTROL_UNIT/\Address_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.825        */0.513         REGISTER_FILE/\Reg_File_reg[4][1] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.826        */0.513         CONTROL_UNIT/\WrData_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[8][3] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[13][7] /SI    1
scan_clk(R)->scan_clk(R)	100.688  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.826        */0.513         REGISTER_FILE/\Reg_File_reg[9][4] /SI    1
scan_clk(R)->scan_clk(R)	100.575  */98.827        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.575  */98.827        */0.591         UART/UART_Rx/deserializer_block/\P_DATA_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.827        */0.513         REGISTER_FILE/\Reg_File_reg[12][5] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.828        */0.513         REGISTER_FILE/\Reg_File_reg[14][6] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.828        */0.513         REGISTER_FILE/\Reg_File_reg[9][1] /SI    1
scan_clk(R)->scan_clk(R)	100.689  */98.828        */0.512         REGISTER_FILE/\Reg_File_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	100.594  */98.828        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[5][5] /SI    1
scan_clk(R)->scan_clk(R)	100.688  */98.828        */0.512         REGISTER_FILE/\Reg_File_reg[7][7] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.828        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[0][3] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.828        */0.513         DATA_SYNC/\sync_bus_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.579  */98.829        */0.590         UART/UART_Rx/data_sampling_block/\saving_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.829        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[2][3] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.829        */0.512         CONTROL_UNIT/\WrData_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.670  */98.829        */0.523         PULSE_GENERATOR/PULSE_SIG_reg/SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.829        */0.508         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.829        */0.513         REGISTER_FILE/\Reg_File_reg[10][4] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.829        */0.512         REGISTER_FILE/\Reg_File_reg[9][2] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.829        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][2] /SI    1
scan_clk(R)->scan_clk(R)	100.680  */98.830        */0.507         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.594  */98.830        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[4][5] /SI    1
scan_clk(R)->scan_clk(R)	100.689  */98.830        */0.512         REGISTER_FILE/\Reg_File_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	100.605  */98.831        */0.594         REGISTER_FILE/\Reg_File_reg[15][5] /SI    1
scan_clk(R)->scan_clk(R)	100.603  */98.831        */0.593         REGISTER_FILE/\Reg_File_reg[15][6] /SI    1
scan_clk(R)->scan_clk(R)	100.593  */98.831        */0.595         ASYN_FIFO/link_Memory/\RAM_reg[3][7] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.831        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[2][1] /SI    1
scan_clk(R)->scan_clk(R)	100.578  */98.832        */0.590         UART/UART_Rx/deserializer_block/\P_DATA_reg[4] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.832        */0.512         REGISTER_FILE/\Reg_File_reg[8][1] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.832        */0.512         REGISTER_FILE/\Reg_File_reg[9][3] /SI    1
scan_clk(R)->scan_clk(R)	100.593  */98.832        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[6][5] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.833        */0.512         REGISTER_FILE/\Reg_File_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.833        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][0] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.833        */0.512         REGISTER_FILE/\Reg_File_reg[11][6] /SI    1
scan_clk(R)->scan_clk(R)	100.604  */98.834        */0.593         REGISTER_FILE/\Reg_File_reg[15][7] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.834        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][5] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.834        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][5] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.834        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][4] /SI    1
scan_clk(R)->scan_clk(R)	100.687  */98.835        */0.509         REGISTER_FILE/\Reg_File_reg[10][7] /SI    1
scan_clk(R)->scan_clk(R)	100.682  */98.835        */0.512         CONTROL_UNIT/EN_reg/SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.835        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][7] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.835        */0.507         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.835        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[1][7] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.835        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][6] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.835        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][4] /SI    1
scan_clk(R)->scan_clk(R)	100.594  */98.836        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[0][6] /SI    1
scan_clk(R)->scan_clk(R)	100.603  */98.836        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][0] /SI    1
scan_clk(R)->scan_clk(R)	100.594  */98.836        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][3] /SI    1
scan_clk(R)->scan_clk(R)	100.597  */98.837        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[0][1] /SI    1
scan_clk(R)->scan_clk(R)	100.598  */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[3][2] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.837        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][1] /SI    1
scan_clk(R)->scan_clk(R)	100.594  */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[7][5] /SI    1
scan_clk(R)->scan_clk(R)	100.593  */98.837        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[6][6] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.838        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][0] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.838        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][5] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.838        */0.512         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.594  */98.838        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[4][3] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.839        */0.594         ASYN_FIFO/link_Memory/\RAM_reg[5][4] /SI    1
scan_clk(R)->scan_clk(R)	100.594  */98.839        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][6] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.839        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[4][2] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.839        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][6] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.839        */0.511         DATA_SYNC/enable_pulse_reg/SI    1
scan_clk(R)->scan_clk(R)	100.597  */98.839        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][3] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][1] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][6] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][0] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][0] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.840        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][5] /SI    1
scan_clk(R)->scan_clk(R)	100.598  */98.841        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][4] /SI    1
scan_clk(R)->scan_clk(R)	100.687  */98.841        */0.511         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.841        */0.510         ASYN_FIFO/link_synchronizer_write/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.841        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[7][4] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.841        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[1][1] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.842        */0.510         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.607  */98.842        */0.592         REGISTER_FILE/\Reg_File_reg[15][2] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.842        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][7] /SI    1
scan_clk(R)->scan_clk(R)	100.598  */98.843        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[3][3] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.843        */0.506         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[4][4] /SI    1
scan_clk(R)->scan_clk(R)	100.684  */98.844        */0.510         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.683  */98.844        */0.505         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.598  */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[2][4] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.844        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][4] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[6][2] /SI    1
scan_clk(R)->scan_clk(R)	100.604  */98.845        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[7][1] /SI    1
scan_clk(R)->scan_clk(R)	100.599  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[0][2] /SI    1
scan_clk(R)->scan_clk(R)	100.595  */98.845        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][3] /SI    1
scan_clk(R)->scan_clk(R)	100.596  */98.846        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][7] /SI    1
scan_clk(R)->scan_clk(R)	100.597  */98.848        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[2][0] /SI    1
scan_clk(R)->scan_clk(R)	100.606  */98.849        */0.591         REGISTER_FILE/\Reg_File_reg[15][1] /SI    1
scan_clk(R)->scan_clk(R)	100.597  */98.849        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[5][0] /SI    1
scan_clk(R)->scan_clk(R)	100.599  */98.849        */0.592         ASYN_FIFO/link_Memory/\RAM_reg[2][2] /SI    1
scan_clk(R)->scan_clk(R)	100.603  */98.849        */0.593         ASYN_FIFO/link_Memory/\RAM_reg[5][1] /SI    1
scan_clk(R)->scan_clk(R)	100.685  */98.851        */0.509         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.608  */98.852        */0.591         REGISTER_FILE/\Reg_File_reg[15][4] /SI    1
scan_clk(R)->scan_clk(R)	100.688  */98.854        */0.509         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.854        */0.504         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /SI    1
scan_clk(R)->scan_clk(R)	100.686  */98.858        */0.508         DATA_SYNC/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.687  */98.859        */0.503         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.699  */98.862        */0.505         RST_SYN_UART/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.694  */98.863        */0.504         RST_SYN_REF/\ff_reg[1] /SI    1
scan_clk(R)->scan_clk(R)	100.679  */98.886        */0.522         REGISTER_FILE/\Reg_File_reg[0][0] /SI    1
scan_clk(R)->scan_clk(R)	100.672  */98.888        */0.517         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.678  */98.893        */0.520         RST_SYN_REF/\ff_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.655  */98.901        */0.518         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /SI    1
scan_clk(R)->scan_clk(R)	100.785  */98.904        */0.409         ASYN_FIFO/link_synchronizer_write/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.785  */98.906        */0.404         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.786  */98.907        */0.409         ASYN_FIFO/link_synchronizer_write/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.785  */98.907        */0.404         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.788  */98.908        */0.409         ASYN_FIFO/link_synchronizer_write/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.785  */98.911        */0.403         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /D    1
scan_clk(R)->scan_clk(R)	100.787  */98.914        */0.403         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.787  */98.915        */0.407         ASYN_FIFO/link_synchronizer_write/\ff1_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.837  */98.942        */0.356         DELAY_ONE_PERIOD/Signal_delayed_reg/D    1
scan_clk(R)->scan_clk(R)	100.786  */98.943        */0.408         DATA_SYNC/\ff_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.791  */98.951        */0.396         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /D    1
scan_clk(R)->scan_clk(R)	100.794  */98.954        */0.397         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /D    1
scan_clk(R)->scan_clk(R)	100.796  */98.964        */0.395         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.804  */98.967        */0.400         RST_SYN_UART/\ff_reg[1] /D    1
scan_clk(R)->scan_clk(R)	100.796  */98.968        */0.395         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /D    1
@(R)->scan_clk(R)	99.868   99.324/*        0.352/*         CLK_DIV_RX/div_clk_reg/RN    1
@(R)->scan_clk(R)	100.806  99.353/*        0.381/*         UART/UART_Tx/linkserializer/ser_done_reg/RN    1
@(R)->scan_clk(R)	100.818  99.360/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[4] /RN    1
@(R)->scan_clk(R)	100.818  99.360/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[6] /RN    1
@(R)->scan_clk(R)	100.818  99.360/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[5] /RN    1
@(R)->scan_clk(R)	100.817  99.360/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[3] /RN    1
@(R)->scan_clk(R)	100.817  99.360/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[7] /RN    1
@(R)->scan_clk(R)	100.817  99.360/*        0.370/*         UART/UART_Tx/linkserializer/\count_reg[0] /RN    1
@(R)->scan_clk(R)	100.818  99.360/*        0.370/*         UART/UART_Tx/linkserializer/\count_reg[1] /RN    1
@(R)->scan_clk(R)	100.817  99.361/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[2] /RN    1
@(R)->scan_clk(R)	100.815  99.361/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[2] /RN    1
@(R)->scan_clk(R)	100.815  99.361/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[0] /RN    1
@(R)->scan_clk(R)	100.817  99.362/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[1] /RN    1
@(R)->scan_clk(R)	100.817  99.362/*        0.370/*         UART/UART_Tx/linkserializer/\P_DATA_save_reg[0] /RN    1
@(R)->scan_clk(R)	100.791  99.362/*        0.373/*         UART/UART_Rx/FSM_block/\state_reg[1] /RN    1
@(R)->scan_clk(R)	100.817  99.362/*        0.370/*         UART/UART_Tx/linkserializer/\count_reg[2] /RN    1
@(R)->scan_clk(R)	100.791  99.363/*        0.373/*         UART/UART_Rx/FSM_block/\state_reg[0] /RN    1
@(R)->scan_clk(R)	100.816  99.363/*        0.370/*         UART/UART_Tx/linkFSM/ser_en_reg/RN    1
@(R)->scan_clk(R)	100.816  99.364/*        0.370/*         UART/UART_Tx/linkserializer/ser_data_reg/RN    1
@(R)->scan_clk(R)	100.791  99.368/*        0.373/*         UART/UART_Rx/FSM_block/par_chk_en_reg/RN    1
@(R)->scan_clk(R)	100.816  99.369/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[1] /RN    1
@(R)->scan_clk(R)	100.817  99.371/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\raddr_reg[0] /RN    1
@(R)->scan_clk(R)	100.822  99.372/*        0.370/*         UART/UART_Tx/linkFSM/\mux_sel_reg[1] /RN    1
@(R)->scan_clk(R)	100.822  99.373/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[2] /RN    1
@(R)->scan_clk(R)	100.791  99.374/*        0.373/*         UART/UART_Rx/FSM_block/data_valid_reg/RN    1
@(R)->scan_clk(R)	100.822  99.374/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[1] /RN    1
@(R)->scan_clk(R)	100.817  99.374/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[2] /RN    1
@(R)->scan_clk(R)	100.791  99.375/*        0.373/*         UART/UART_Rx/FSM_block/enable_reg/RN    1
@(R)->scan_clk(R)	100.821  99.377/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[1] /RN    1
@(R)->scan_clk(R)	100.792  99.379/*        0.373/*         UART/UART_Rx/FSM_block/deser_en_reg/RN    1
@(R)->scan_clk(R)	100.818  99.379/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[3] /RN    1
@(R)->scan_clk(R)	100.820  99.379/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[1] /RN    1
@(R)->scan_clk(R)	100.819  99.380/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[0] /RN    1
@(R)->scan_clk(R)	100.819  99.380/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[1] /RN    1
@(R)->scan_clk(R)	100.820  99.380/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\ff1_reg[2] /RN    1
@(R)->scan_clk(R)	100.790  99.382/*        0.373/*         UART/UART_Rx/FSM_block/dat_samp_en_reg/RN    1
@(R)->scan_clk(R)	100.820  99.383/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[3] /RN    1
@(R)->scan_clk(R)	100.820  99.383/*        0.370/*         ASYN_FIFO/link_synchronizer_read/\q2_ptr_reg[0] /RN    1
@(R)->scan_clk(R)	100.822  99.388/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[0] /RN    1
@(R)->scan_clk(R)	100.822  99.391/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_bin_reg[3] /RN    1
@(R)->scan_clk(R)	100.822  99.393/*        0.370/*         UART/UART_Tx/linkFSM/\state_reg[2] /RN    1
@(R)->scan_clk(R)	100.822  99.393/*        0.370/*         UART/UART_Tx/linkFSM/\state_reg[0] /RN    1
@(R)->scan_clk(R)	100.822  99.393/*        0.370/*         UART/UART_Tx/linkFSM/\state_reg[1] /RN    1
@(R)->scan_clk(R)	100.823  99.394/*        0.370/*         UART/UART_Tx/linkFSM/busy_reg/RN    1
@(R)->scan_clk(R)	100.822  99.397/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[3] /RN    1
@(R)->scan_clk(R)	100.823  99.402/*        0.370/*         ASYN_FIFO/link_FIFO_Read/\rptr_reg[2] /RN    1
@(R)->scan_clk(R)	100.823  99.402/*        0.370/*         PULSE_GENERATOR/PULSE_SIG_reg/RN    1
@(R)->scan_clk(R)	100.799  99.403/*        0.373/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	100.789  99.404/*        0.383/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	100.823  99.407/*        0.370/*         PULSE_GENERATOR/pulse_done_reg/RN    1
@(R)->scan_clk(R)	100.800  99.409/*        0.372/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	100.800  99.411/*        0.372/*         UART/UART_Rx/FSM_block/stp_chk_en_reg/RN    1
@(R)->scan_clk(R)	100.800  99.411/*        0.372/*         UART/UART_Rx/FSM_block/strt_chk_en_reg/RN    1
@(R)->scan_clk(R)	100.800  99.412/*        0.372/*         UART/UART_Rx/FSM_block/\state_reg[2] /RN    1
@(R)->scan_clk(R)	100.799  99.415/*        0.372/*         UART/UART_Rx/edge_bit_counter_block/\bit_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	100.799  99.417/*        0.372/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[2] /RN    1
@(R)->scan_clk(R)	100.799  99.418/*        0.372/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[1] /RN    1
@(R)->scan_clk(R)	100.799  99.422/*        0.372/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[3] /RN    1
@(R)->scan_clk(R)	100.798  99.424/*        0.372/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[4] /RN    1
@(R)->scan_clk(R)	100.799  99.424/*        0.372/*         UART/UART_Rx/edge_bit_counter_block/\edge_cnt_reg[0] /RN    1
@(R)->scan_clk(R)	100.827  99.464/*        0.376/*         CLK_DIV_TX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	100.827  99.471/*        0.376/*         CLK_DIV_TX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	100.827  99.476/*        0.376/*         CLK_DIV_TX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	100.827  99.478/*        0.376/*         CLK_DIV_TX/\count_reg[4] /RN    1
scan_clk(R)->scan_clk(R)	100.682  */99.672        */0.521         CLK_DIV_TX/odd_edge_tog_reg/SI    1
scan_clk(R)->scan_clk(R)	100.681  */99.675        */0.521         CLK_DIV_RX/odd_edge_tog_reg/SI    1
@(R)->scan_clk(R)	101.139  99.711/*        0.054/*         UART/UART_Tx/linkFSM/\mux_sel_reg[0] /SN    1
@(R)->scan_clk(R)	101.145  99.783/*        0.058/*         CLK_DIV_TX/odd_edge_tog_reg/SN    1
@(R)->scan_clk(R)	100.850  100.305/*       0.352/*         CLK_DIV_RX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	100.851  100.305/*       0.352/*         CLK_DIV_RX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	100.851  100.305/*       0.352/*         CLK_DIV_RX/\count_reg[3] /RN    1
@(R)->scan_clk(R)	100.851  100.306/*       0.352/*         CLK_DIV_RX/\count_reg[4] /RN    1
@(R)->scan_clk(R)	100.851  100.306/*       0.352/*         CLK_DIV_RX/\count_reg[5] /RN    1
@(R)->scan_clk(R)	100.851  100.306/*       0.352/*         CLK_DIV_RX/\count_reg[6] /RN    1
@(R)->scan_clk(R)	100.850  100.306/*       0.352/*         CLK_DIV_TX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	100.850  100.306/*       0.352/*         CLK_DIV_TX/\count_reg[1] /RN    1
@(R)->scan_clk(R)	100.850  100.307/*       0.352/*         CLK_DIV_TX/\count_reg[2] /RN    1
@(R)->scan_clk(R)	100.852  100.308/*       0.352/*         CLK_DIV_RX/\count_reg[0] /RN    1
@(R)->scan_clk(R)	100.884  100.615/*       0.320/*         RST_SYN_UART/\ff_reg[1] /RN    1
@(R)->scan_clk(R)	100.892  100.623/*       0.312/*         RST_SYN_UART/\ff_reg[0] /RN    1
@(R)->scan_clk(R)	101.172  100.627/*       0.030/*         CLK_DIV_RX/odd_edge_tog_reg/SN    1
UART_CLK(R)->RX_CLK(R)	217.691  213.752/*       54.254/*        parity_error    1
UART_CLK(R)->RX_CLK(R)	217.691  213.774/*       54.254/*        framing_error    1
TX_CLK(R)->TX_CLK(R)	6945.104 6941.488/*      1736.110/*      UART_TX_O    1
