--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml camera_to_display.twx camera_to_display.ncd -o
camera_to_display.twr camera_to_display.pcf -ucf EXTEND_BOARD_7SEG.ucf -ucf
CQ_IMGP2_DISPLAY.ucf -ucf CQ_IMGP2_CAMERA_J13_J15.ucf -ucf CQ_IMGP2.ucf -ucf
EXTEND_BOARD_BASE.ucf

Design file:              camera_to_display.ncd
Physical constraint file: camera_to_display.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_I_C1PCLK = PERIOD TIMEGRP "I_C1PCLK" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_I_C1PCLK = PERIOD TIMEGRP "I_C1PCLK" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Logical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: CAM1_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Logical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: CAM1_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 35.834ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Logical resource: CAM1_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: CAM1_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_I_CLK25 = PERIOD TIMEGRP "I_CLK25" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_I_CLK25 = PERIOD TIMEGRP "I_CLK25" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Logical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: MAIN_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Logical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: MAIN_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 35.834ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Logical resource: MAIN_DCM/DCM_SP_INST/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: MAIN_DCM/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP "CAM1_DCM_CLK0_BUF" 
TS_I_C1PCLK HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10435 paths analyzed, 247 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.156ns.
--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y9.ADDRA11), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_6 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      14.071ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.216 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_6 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.XQ       Tcko                  0.591   cam1_line_count<6>
                                                       cam1_line_count_6
    MULT18X18_X0Y3.A4    net (fanout=2)        1.351   cam1_line_count<6>
    MULT18X18_X0Y3.P6    Tmult                 4.086   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y27.F2       net (fanout=1)        1.229   cam1_write_addr_mult0000<6>
    SLICE_X3Y27.COUT     Topcyf                1.162   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_lut<6>
                                                       Madd_cam1_write_addr_cy<6>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y28.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y28.COUT     Tbyp                  0.118   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y29.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y29.Y        Tciny                 0.869   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_xor<11>
    RAMB16_X0Y9.ADDRA11  net (fanout=10)       4.288   cam1_write_addr<11>
    RAMB16_X0Y9.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     14.071ns (7.203ns logic, 6.868ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_5 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      14.053ns (Levels of Logic = 4)
  Clock Path Skew:      -0.083ns (0.216 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_5 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.YQ       Tcko                  0.587   cam1_line_count<4>
                                                       cam1_line_count_5
    MULT18X18_X0Y3.A3    net (fanout=2)        1.337   cam1_line_count<5>
    MULT18X18_X0Y3.P6    Tmult                 4.086   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y27.F2       net (fanout=1)        1.229   cam1_write_addr_mult0000<6>
    SLICE_X3Y27.COUT     Topcyf                1.162   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_lut<6>
                                                       Madd_cam1_write_addr_cy<6>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y28.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y28.COUT     Tbyp                  0.118   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y29.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y29.Y        Tciny                 0.869   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_xor<11>
    RAMB16_X0Y9.ADDRA11  net (fanout=10)       4.288   cam1_write_addr<11>
    RAMB16_X0Y9.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     14.053ns (7.199ns logic, 6.854ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_8 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      14.023ns (Levels of Logic = 4)
  Clock Path Skew:      -0.085ns (0.216 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_8 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y21.XQ       Tcko                  0.591   cam1_line_count<8>
                                                       cam1_line_count_8
    MULT18X18_X0Y3.A6    net (fanout=2)        1.303   cam1_line_count<8>
    MULT18X18_X0Y3.P6    Tmult                 4.086   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y27.F2       net (fanout=1)        1.229   cam1_write_addr_mult0000<6>
    SLICE_X3Y27.COUT     Topcyf                1.162   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_lut<6>
                                                       Madd_cam1_write_addr_cy<6>
                                                       Madd_cam1_write_addr_cy<7>
    SLICE_X3Y28.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<7>
    SLICE_X3Y28.COUT     Tbyp                  0.118   cam1_write_addr<8>
                                                       Madd_cam1_write_addr_cy<8>
                                                       Madd_cam1_write_addr_cy<9>
    SLICE_X3Y29.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<9>
    SLICE_X3Y29.Y        Tciny                 0.869   cam1_write_addr<10>
                                                       Madd_cam1_write_addr_cy<10>
                                                       Madd_cam1_write_addr_xor<11>
    RAMB16_X0Y9.ADDRA11  net (fanout=10)       4.288   cam1_write_addr<11>
    RAMB16_X0Y9.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     14.023ns (7.203ns logic, 6.820ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y8.ADDRA6), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_6 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      14.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.221 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_6 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.XQ       Tcko                  0.591   cam1_line_count<6>
                                                       cam1_line_count_6
    MULT18X18_X0Y3.A4    net (fanout=2)        1.351   cam1_line_count<6>
    MULT18X18_X0Y3.P4    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y26.F2       net (fanout=1)        1.383   cam1_write_addr_mult0000<4>
    SLICE_X3Y26.COUT     Topcyf                1.162   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_lut<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_cy<5>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<5>
    SLICE_X3Y27.X        Tcinx                 0.462   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_xor<6>
    RAMB16_X0Y8.ADDRA6   net (fanout=10)       5.052   cam1_write_addr<6>
    RAMB16_X0Y8.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     14.035ns (6.249ns logic, 7.786ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_5 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      14.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.221 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_5 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.YQ       Tcko                  0.587   cam1_line_count<4>
                                                       cam1_line_count_5
    MULT18X18_X0Y3.A3    net (fanout=2)        1.337   cam1_line_count<5>
    MULT18X18_X0Y3.P4    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y26.F2       net (fanout=1)        1.383   cam1_write_addr_mult0000<4>
    SLICE_X3Y26.COUT     Topcyf                1.162   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_lut<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_cy<5>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<5>
    SLICE_X3Y27.X        Tcinx                 0.462   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_xor<6>
    RAMB16_X0Y8.ADDRA6   net (fanout=10)       5.052   cam1_write_addr<6>
    RAMB16_X0Y8.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     14.017ns (6.245ns logic, 7.772ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_4 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.987ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.221 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_4 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.XQ       Tcko                  0.591   cam1_line_count<4>
                                                       cam1_line_count_4
    MULT18X18_X0Y3.A2    net (fanout=2)        1.303   cam1_line_count<4>
    MULT18X18_X0Y3.P4    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y26.F2       net (fanout=1)        1.383   cam1_write_addr_mult0000<4>
    SLICE_X3Y26.COUT     Topcyf                1.162   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_lut<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_cy<5>
    SLICE_X3Y27.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<5>
    SLICE_X3Y27.X        Tcinx                 0.462   cam1_write_addr<6>
                                                       Madd_cam1_write_addr_xor<6>
    RAMB16_X0Y8.ADDRA6   net (fanout=10)       5.052   cam1_write_addr<6>
    RAMB16_X0Y8.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.987ns (6.249ns logic, 7.738ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y9.ADDRA5), 42 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_6 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.085ns (0.216 - 0.301)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_6 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y20.XQ       Tcko                  0.591   cam1_line_count<6>
                                                       cam1_line_count_6
    MULT18X18_X0Y3.A4    net (fanout=2)        1.351   cam1_line_count<6>
    MULT18X18_X0Y3.P4    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y26.F2       net (fanout=1)        1.383   cam1_write_addr_mult0000<4>
    SLICE_X3Y26.Y        Topy                  1.641   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_lut<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_xor<5>
    RAMB16_X0Y9.ADDRA5   net (fanout=10)       4.955   cam1_write_addr<5>
    RAMB16_X0Y9.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.955ns (6.266ns logic, 7.689ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_5 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.937ns (Levels of Logic = 2)
  Clock Path Skew:      -0.083ns (0.216 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_5 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.YQ       Tcko                  0.587   cam1_line_count<4>
                                                       cam1_line_count_5
    MULT18X18_X0Y3.A3    net (fanout=2)        1.337   cam1_line_count<5>
    MULT18X18_X0Y3.P4    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y26.F2       net (fanout=1)        1.383   cam1_write_addr_mult0000<4>
    SLICE_X3Y26.Y        Topy                  1.641   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_lut<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_xor<5>
    RAMB16_X0Y9.ADDRA5   net (fanout=10)       4.955   cam1_write_addr<5>
    RAMB16_X0Y9.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.937ns (6.262ns logic, 7.675ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cam1_line_count_4 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          40.000ns
  Data Path Delay:      13.927ns (Levels of Logic = 3)
  Clock Path Skew:      -0.083ns (0.216 - 0.299)
  Source Clock:         cam1_clk rising at 0.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cam1_line_count_4 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y19.XQ       Tcko                  0.591   cam1_line_count<4>
                                                       cam1_line_count_4
    MULT18X18_X0Y3.A2    net (fanout=2)        1.303   cam1_line_count<4>
    MULT18X18_X0Y3.P2    Tmult                 3.657   Mmult_cam1_write_addr_mult0000
                                                       Mmult_cam1_write_addr_mult0000
    SLICE_X3Y25.F1       net (fanout=1)        1.013   cam1_write_addr_mult0000<2>
    SLICE_X3Y25.COUT     Topcyf                1.162   cam1_write_addr<2>
                                                       Madd_cam1_write_addr_lut<2>
                                                       Madd_cam1_write_addr_cy<2>
                                                       Madd_cam1_write_addr_cy<3>
    SLICE_X3Y26.CIN      net (fanout=1)        0.000   Madd_cam1_write_addr_cy<3>
    SLICE_X3Y26.Y        Tciny                 0.869   cam1_write_addr<4>
                                                       Madd_cam1_write_addr_cy<4>
                                                       Madd_cam1_write_addr_xor<5>
    RAMB16_X0Y9.ADDRA5   net (fanout=10)       4.955   cam1_write_addr<5>
    RAMB16_X0Y9.CLKA     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                     13.927ns (6.656ns logic, 7.271ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP "CAM1_DCM_CLK0_BUF" TS_I_C1PCLK HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point cam1_y_valid (SLICE_X22Y15.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cam1_y_valid (FF)
  Destination:          cam1_y_valid (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cam1_clk rising at 40.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cam1_y_valid to cam1_y_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y15.YQ      Tcko                  0.522   cam1_y_valid
                                                       cam1_y_valid
    SLICE_X22Y15.BY      net (fanout=7)        0.464   cam1_y_valid
    SLICE_X22Y15.CLK     Tckdi       (-Th)    -0.152   cam1_y_valid
                                                       cam1_y_valid
    -------------------------------------------------  ---------------------------
    Total                                      1.138ns (0.674ns logic, 0.464ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y1.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cam1_y_5 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.124 - 0.087)
  Source Clock:         cam1_clk rising at 40.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cam1_y_5 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y5.XQ       Tcko                  0.474   cam1_y<5>
                                                       cam1_y_5
    RAMB16_X0Y1.DIA0     net (fanout=2)        0.917   cam1_y<5>
    RAMB16_X0Y1.CLKA     Tbckd       (-Th)     0.126   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.348ns logic, 0.917ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAMB16_X0Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cam1_y_6 (FF)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.301ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.136 - 0.068)
  Source Clock:         cam1_clk rising at 40.000ns
  Destination Clock:    cam1_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cam1_y_6 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y12.YQ      Tcko                  0.470   cam1_y<7>
                                                       cam1_y_6
    RAMB16_X0Y2.DIA0     net (fanout=2)        0.957   cam1_y<6>
    RAMB16_X0Y2.CLKA     Tbckd       (-Th)     0.126   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.344ns logic, 0.957ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAM1_DCM_CLK0_BUF = PERIOD TIMEGRP "CAM1_DCM_CLK0_BUF" TS_I_C1PCLK HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 36.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA
  Logical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: cam1_clk
--------------------------------------------------------------------------------
Slack: 36.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA
  Logical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: cam1_clk
--------------------------------------------------------------------------------
Slack: 36.824ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram/CLKA
  Logical resource: VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s3_noinit.ram/dpram.dp1x1.ram.A/CLKA
  Location pin: RAMB16_X0Y3.CLKA
  Clock network: cam1_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP "MAIN_DCM_CLK0_BUF" 
TS_I_CLK25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3833 paths analyzed, 327 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.818ns.
--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAMB16_X0Y0.ADDRB13), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.818ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P7    Tmsckp_A              4.433   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y43.G1       net (fanout=1)        1.302   disp_read_addr_mult0000<7>
    SLICE_X3Y43.COUT     Topcyg                1.001   disp_read_addr<6>
                                                       Madd_disp_read_addr_lut<7>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    RAMB16_X0Y0.ADDRB13  net (fanout=9)        3.600   disp_read_addr<13>
    RAMB16_X0Y0.CLKB     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.818ns (6.916ns logic, 4.902ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.705ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P7    Tmsckp_A              4.433   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y43.G1       net (fanout=1)        1.302   disp_read_addr_mult0000<7>
    SLICE_X3Y43.COUT     Topcyg                0.888   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    RAMB16_X0Y0.ADDRB13  net (fanout=9)        3.600   disp_read_addr<13>
    RAMB16_X0Y0.CLKB     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.705ns (6.803ns logic, 4.902ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.533ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P0    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y40.F1       net (fanout=1)        1.018   disp_read_addr_mult0000<0>
    SLICE_X3Y40.COUT     Topcyf                1.162   disp_read_addr<0>
                                                       Madd_disp_read_addr_lut<0>
                                                       Madd_disp_read_addr_cy<0>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y41.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y41.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y42.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y42.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y43.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    RAMB16_X0Y0.ADDRB13  net (fanout=9)        3.600   disp_read_addr<13>
    RAMB16_X0Y0.CLKB     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.533ns (6.915ns logic, 4.618ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAMB16_X0Y0.ADDRB11), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.810ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P7    Tmsckp_A              4.433   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y43.G1       net (fanout=1)        1.302   disp_read_addr_mult0000<7>
    SLICE_X3Y43.COUT     Topcyg                1.001   disp_read_addr<6>
                                                       Madd_disp_read_addr_lut<7>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.Y        Tciny                 0.869   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_xor<11>
    RAMB16_X0Y0.ADDRB11  net (fanout=10)       3.710   disp_read_addr<11>
    RAMB16_X0Y0.CLKB     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.810ns (6.798ns logic, 5.012ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.697ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P7    Tmsckp_A              4.433   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y43.G1       net (fanout=1)        1.302   disp_read_addr_mult0000<7>
    SLICE_X3Y43.COUT     Topcyg                0.888   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.Y        Tciny                 0.869   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_xor<11>
    RAMB16_X0Y0.ADDRB11  net (fanout=10)       3.710   disp_read_addr<11>
    RAMB16_X0Y0.CLKB     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.697ns (6.685ns logic, 5.012ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.525ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P0    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y40.F1       net (fanout=1)        1.018   disp_read_addr_mult0000<0>
    SLICE_X3Y40.COUT     Topcyf                1.162   disp_read_addr<0>
                                                       Madd_disp_read_addr_lut<0>
                                                       Madd_disp_read_addr_cy<0>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y41.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y41.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y42.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y42.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y43.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.Y        Tciny                 0.869   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_xor<11>
    RAMB16_X0Y0.ADDRB11  net (fanout=10)       3.710   disp_read_addr<11>
    RAMB16_X0Y0.CLKB     Tback                 0.377   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s3_noinit.ram/dpram.dp1x1.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.525ns (6.797ns logic, 4.728ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAMB16_X0Y5.ENB), 90 paths
--------------------------------------------------------------------------------
Slack (setup path):     28.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.456ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.006 - 0.011)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P7    Tmsckp_A              4.433   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y43.G1       net (fanout=1)        1.302   disp_read_addr_mult0000<7>
    SLICE_X3Y43.COUT     Topcyg                1.001   disp_read_addr<6>
                                                       Madd_disp_read_addr_lut<7>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y31.G2       net (fanout=9)        0.760   disp_read_addr<13>
    SLICE_X2Y31.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y5.ENB      net (fanout=2)        1.326   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y5.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.456ns (8.068ns logic, 3.388ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.343ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.006 - 0.011)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P7    Tmsckp_A              4.433   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y43.G1       net (fanout=1)        1.302   disp_read_addr_mult0000<7>
    SLICE_X3Y43.COUT     Topcyg                0.888   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y31.G2       net (fanout=9)        0.760   disp_read_addr<13>
    SLICE_X2Y31.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y5.ENB      net (fanout=2)        1.326   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y5.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.343ns (7.955ns logic, 3.388ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     28.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_disp_read_addr_mult0000 (MULT)
  Destination:          VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B (RAM)
  Requirement:          40.000ns
  Data Path Delay:      11.171ns (Levels of Logic = 8)
  Clock Path Skew:      -0.005ns (0.006 - 0.011)
  Source Clock:         O_LCD_CLK_OBUF rising at 0.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Mmult_disp_read_addr_mult0000 to VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MULT18X18_X0Y5.P0    Tmsckp_A              3.917   Mmult_disp_read_addr_mult0000
                                                       Mmult_disp_read_addr_mult0000
    SLICE_X3Y40.F1       net (fanout=1)        1.018   disp_read_addr_mult0000<0>
    SLICE_X3Y40.COUT     Topcyf                1.162   disp_read_addr<0>
                                                       Madd_disp_read_addr_lut<0>
                                                       Madd_disp_read_addr_cy<0>
                                                       Madd_disp_read_addr_cy<1>
    SLICE_X3Y41.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<1>
    SLICE_X3Y41.COUT     Tbyp                  0.118   disp_read_addr<2>
                                                       Madd_disp_read_addr_cy<2>
                                                       Madd_disp_read_addr_cy<3>
    SLICE_X3Y42.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<3>
    SLICE_X3Y42.COUT     Tbyp                  0.118   disp_read_addr<4>
                                                       Madd_disp_read_addr_cy<4>
                                                       Madd_disp_read_addr_cy<5>
    SLICE_X3Y43.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<5>
    SLICE_X3Y43.COUT     Tbyp                  0.118   disp_read_addr<6>
                                                       Madd_disp_read_addr_cy<6>
                                                       Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<7>
    SLICE_X3Y44.COUT     Tbyp                  0.118   disp_read_addr<8>
                                                       Madd_disp_read_addr_cy<8>
                                                       Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<9>
    SLICE_X3Y45.COUT     Tbyp                  0.118   disp_read_addr<10>
                                                       Madd_disp_read_addr_cy<10>
                                                       Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.CIN      net (fanout=1)        0.000   Madd_disp_read_addr_cy<11>
    SLICE_X3Y46.Y        Tciny                 0.869   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       Madd_disp_read_addr_cy<12>
                                                       Madd_disp_read_addr_xor<13>
    SLICE_X2Y31.G2       net (fanout=9)        0.760   disp_read_addr<13>
    SLICE_X2Y31.Y        Tilo                  0.759   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq00001
    RAMB16_X0Y5.ENB      net (fanout=2)        1.326   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT_4_cmp_eq0000
    RAMB16_X0Y5.CLKB     Tbeck                 0.770   VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram
                                                       VRAM1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp4x4.ram.B
    -------------------------------------------------  ---------------------------
    Total                                     11.171ns (8.067ns logic, 3.104ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP "MAIN_DCM_CLK0_BUF" TS_I_CLK25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk (SLICE_X55Y94.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9 (FF)
  Destination:          Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.429ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.050 - 0.051)
  Source Clock:         O_LCD_CLK_OBUF rising at 40.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9 to Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y100.YQ     Tcko                  0.470   Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<8>
                                                       Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer_9
    SLICE_X55Y94.BY      net (fanout=2)        0.824   Inst_EXTEND_BOARD_WITH_7SEG/sampling_timer<9>
    SLICE_X55Y94.CLK     Tckdi       (-Th)    -0.135   Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk1
                                                       Inst_EXTEND_BOARD_WITH_7SEG/sampling_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.429ns (0.605ns logic, 0.824ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point disp_enable_8d_0 (SLICE_X3Y57.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_enable (FF)
  Destination:          disp_enable_8d_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.481ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.138 - 0.094)
  Source Clock:         O_LCD_CLK_OBUF rising at 40.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: disp_enable to disp_enable_8d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y56.YQ      Tcko                  0.470   disp_enable
                                                       disp_enable
    SLICE_X3Y57.BY       net (fanout=1)        0.876   disp_enable
    SLICE_X3Y57.CLK      Tckdi       (-Th)    -0.135   disp_enable_8d<0>
                                                       disp_enable_8d_0
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.605ns logic, 0.876ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point disp_h_addr_3 (SLICE_X33Y44.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.563ns (requirement - (clock path skew + uncertainty - data path))
  Source:               disp_pixel_count_4 (FF)
  Destination:          disp_h_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.021 - 0.039)
  Source Clock:         O_LCD_CLK_OBUF rising at 40.000ns
  Destination Clock:    O_LCD_CLK_OBUF rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: disp_pixel_count_4 to disp_h_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y50.XQ      Tcko                  0.473   disp_pixel_count<4>
                                                       disp_pixel_count_4
    SLICE_X33Y44.F4      net (fanout=6)        0.556   disp_pixel_count<4>
    SLICE_X33Y44.CLK     Tckf        (-Th)    -0.516   disp_h_addr<3>
                                                       Madd_disp_pixel_count_shift_xor<5>12
                                                       disp_h_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.989ns logic, 0.556ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MAIN_DCM_CLK0_BUF = PERIOD TIMEGRP "MAIN_DCM_CLK0_BUF" TS_I_CLK25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 35.833ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 4.167ns (239.981MHz) (Tmsper_A)
  Physical resource: Mmult_disp_read_addr_mult0000/CLK
  Logical resource: Mmult_disp_read_addr_mult0000/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: O_LCD_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 35.834ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 2.083ns (Tmspwl_A)
  Physical resource: Mmult_disp_read_addr_mult0000/CLK
  Logical resource: Mmult_disp_read_addr_mult0000/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: O_LCD_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 35.834ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 2.083ns (Tmspwh_A)
  Physical resource: Mmult_disp_read_addr_mult0000/CLK
  Logical resource: Mmult_disp_read_addr_mult0000/CLK
  Location pin: MULT18X18_X0Y5.CLK
  Clock network: O_LCD_CLK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_I_C1PCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_I_C1PCLK                    |     40.000ns|     10.000ns|     14.156ns|            0|            0|            0|        10435|
| TS_CAM1_DCM_CLK0_BUF          |     40.000ns|     14.156ns|          N/A|            0|            0|        10435|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_I_CLK25
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_I_CLK25                     |     40.000ns|     10.000ns|     11.818ns|            0|            0|            0|         3833|
| TS_MAIN_DCM_CLK0_BUF          |     40.000ns|     11.818ns|          N/A|            0|            0|         3833|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock I_C1PCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_C1PCLK       |   14.156|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock I_CLK25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_CLK25        |   11.818|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14268 paths, 0 nets, and 719 connections

Design statistics:
   Minimum period:  14.156ns{1}   (Maximum frequency:  70.641MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed THU 24 OCT 17:34:22 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



