---
permalink: /
author_profile: true
redirect_from: 
  - /about/
  - /about.html
title: About me
---
Hi, I'm Jeongeun(Claire) Kim, currently a Ph.D. student at USC, advised by Professor [Christopher Torng](https://ctorng.com). My research interests are in the area of computer architecture, VLSI and fundamental abstractions for agile chip development methodologies.  
For more information about our lab and ongoing projects, please visit our [Acorn Research Group](https://acorn-research.usc.edu).

------
During my master’s studies, I was advised by Professor [Seung Eun Lee](https://soc.seoultech.ac.kr/Professor/Professor.html) and worked as a member of the Computer Architecture Lab.  
For more information about the lab, please visit the [Computer Architecture Lab](https://soc.seoultech.ac.kr/).

------

Education
======
**2023-Present** Ph.D in Electrical and Computer Engineering, USC  
**2021-2023   ** M.S. in Electronic Engineering, Seoultech  
**2013-2017   ** B.S. in Electronic Engineering, Seoultech  


------

Experience
======
**Aug 2023-Present** USC, Acorn Research Group, Research Assistant   
**Jan 2023-Jul 2023** Korea Electronics Technology Institute(KETI), Researcher  
**Jan 2021-Feb 2023** Seoultech, Computer Architecture Lab, Research Assistant  
**Jan 2017-Jan 2021** SEMES, Hardware Design Engineer  
 •Next-generation controller design for OHT(Overhead Hoist Transport)  
 •Power, motor, and IO control circuit and PCB design  
 •Firmware design for motor and IO control  
**Jan 2014-Feb 2017** Seoultech, Intelligent Control Lab, Undergraduate Researcher


------

Honors & awards
======
**2023** USC Graduate School Fellowship  
**2022** The 23rd Semiconductor Design Competition of Korea Corporate(LX Semicon) Special Award,  
      •Korea Semiconductor Industry Association  
      •Topic: AI Processor employing Stochastic Computing for Embedded Systems  
     
------

Patents
======
**US Patent Application**   

•Method and System for Determining Final Result Using Federated Learning  
18/529,700 · Filed Dec 5, 202318/529,700 · Filed Dec 5, 2023  

•Federated Learning Method and System Using Shared Learning Data  
18/529,584 · Filed Dec 5, 2023  

**Registered SW Copyright**  

•SW.1  Stochastic Computing Circuit with Parallel Architecture
     Registration No.C-2023-023359, May, 2023, Korea(right owned by SeoulTech)


------
Skills
======
• Hardware description language: Verilog  
• High-level Computer Language: C/C++, Python  
• EDA tools: Design Compiler, IC Compiler, IC Compiler II, PrimeTime, VCS, Verdi, Formality, StarRC, Quartus II, ModelSim, PSpice, Altium  


------

Graduate courses
======
**EE457  ** Computer Systems Organization  
**EE477  ** MOS VLSI Circuit Design  
**EE658  ** Diagnosis and Design of Reliable Digital Systems  
**CSCI570** Analysis of Algorithms  
**EE577a ** VLSI System Design  
Resilient Processor Design, AI Processor Architecture, 
SoC Design Methodology, Advanced Computer Architecture, 
Pattern Recognition, Introduction to integrated circuits and systems,  
RF/Analog Integrated Circuits and Systems, Solid State Theory


