Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 10 01:18:33 2024
| Host         : DESKTOP-J5VP46H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  229         
SYNTH-10   Warning           Wide multiplier              18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (229)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (485)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (229)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (485)
--------------------------------------------------
 There are 485 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  499          inf        0.000                      0                  499           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           499 Endpoints
Min Delay           499 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.798ns  (logic 14.314ns (57.723%)  route 10.484ns (42.277%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.995    17.564    p_0_in
    SLICE_X99Y46         LUT5 (Prop_lut5_I0_O)        0.313    17.877 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.363    21.240    green_OBUF[0]
    AB21                 OBUF (Prop_obuf_I_O)         3.558    24.798 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.798    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.647ns  (logic 14.303ns (58.031%)  route 10.344ns (41.969%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.995    17.564    p_0_in
    SLICE_X99Y46         LUT5 (Prop_lut5_I0_O)        0.313    17.877 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.223    21.100    green_OBUF[0]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    24.647 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.647    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.565ns  (logic 14.303ns (58.227%)  route 10.261ns (41.773%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           1.160    17.729    p_0_in
    SLICE_X99Y46         LUT6 (Prop_lut6_I5_O)        0.313    18.042 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.975    21.017    blue_OBUF[0]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    24.565 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.565    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.507ns  (logic 14.313ns (58.403%)  route 10.194ns (41.597%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.995    17.564    p_0_in
    SLICE_X99Y46         LUT5 (Prop_lut5_I0_O)        0.313    17.877 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           3.073    20.950    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    24.507 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.507    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.414ns  (logic 14.293ns (58.542%)  route 10.121ns (41.458%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           1.160    17.729    p_0_in
    SLICE_X99Y46         LUT6 (Prop_lut6_I5_O)        0.313    18.042 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.835    20.877    blue_OBUF[0]
    AB19                 OBUF (Prop_obuf_I_O)         3.537    24.414 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.414    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.347ns  (logic 14.303ns (58.746%)  route 10.044ns (41.254%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.995    17.564    p_0_in
    SLICE_X99Y46         LUT5 (Prop_lut5_I0_O)        0.313    17.877 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.923    20.800    green_OBUF[0]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    24.347 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.347    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.260ns  (logic 14.288ns (58.897%)  route 9.972ns (41.103%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           1.160    17.729    p_0_in
    SLICE_X99Y46         LUT6 (Prop_lut6_I5_O)        0.313    18.042 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.686    20.728    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    24.260 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    24.260    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.161ns  (logic 14.267ns (59.048%)  route 9.894ns (40.952%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.995    17.564    p_0_in
    SLICE_X99Y46         LUT5 (Prop_lut5_I0_O)        0.313    17.877 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.773    20.650    green_OBUF[0]
    V19                  OBUF (Prop_obuf_I_O)         3.511    24.161 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.161    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.108ns  (logic 14.287ns (59.261%)  route 9.822ns (40.739%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           1.160    17.729    p_0_in
    SLICE_X99Y46         LUT6 (Prop_lut6_I5_O)        0.313    18.042 r  blue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.536    20.578    blue_OBUF[0]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    24.108 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    24.108    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.029ns  (logic 14.285ns (59.448%)  route 9.744ns (40.552%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 FDRE=1 LUT2=4 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y48         FDRE                         0.000     0.000 r  hcount_reg[1]/C
    SLICE_X94Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  hcount_reg[1]/Q
                         net (fo=11, routed)          1.744     2.262    hcount[1]
    SLICE_X102Y44        LUT2 (Prop_lut2_I0_O)        0.124     2.386 r  red2__2_i_39/O
                         net (fo=1, routed)           0.000     2.386    red2__2_i_39_n_0
    SLICE_X102Y44        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.919 r  red2__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.919    red2__2_i_8_n_0
    SLICE_X102Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.036 r  red2__2_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.036    red2__2_i_7_n_0
    SLICE_X102Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.153 r  red2__2_i_6/CO[3]
                         net (fo=1, routed)           0.000     3.153    red2__2_i_6_n_0
    SLICE_X102Y47        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.476 r  red2__2_i_5/O[1]
                         net (fo=4, routed)           1.242     4.718    red2__2_i_5_n_6
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.033     8.751 r  red2__3/PCOUT[47]
                         net (fo=1, routed)           0.002     8.753    red2__3_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.271 r  red2__4/P[0]
                         net (fo=2, routed)           1.208    11.479    red2__4_n_105
    SLICE_X101Y40        LUT2 (Prop_lut2_I0_O)        0.124    11.603 r  red_OBUF[3]_inst_i_199/O
                         net (fo=1, routed)           0.000    11.603    red_OBUF[3]_inst_i_199_n_0
    SLICE_X101Y40        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.153 r  red_OBUF[3]_inst_i_140/CO[3]
                         net (fo=1, routed)           0.000    12.153    red_OBUF[3]_inst_i_140_n_0
    SLICE_X101Y41        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.487 r  red_OBUF[3]_inst_i_135/O[1]
                         net (fo=2, routed)           0.977    13.464    red20_in[21]
    SLICE_X96Y40         LUT2 (Prop_lut2_I0_O)        0.303    13.767 r  red_OBUF[3]_inst_i_138/O
                         net (fo=1, routed)           0.000    13.767    red_OBUF[3]_inst_i_138_n_0
    SLICE_X96Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.300 r  red_OBUF[3]_inst_i_82/CO[3]
                         net (fo=1, routed)           0.000    14.300    red_OBUF[3]_inst_i_82_n_0
    SLICE_X96Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.417 r  red_OBUF[3]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    14.417    red_OBUF[3]_inst_i_43_n_0
    SLICE_X96Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.740 f  red_OBUF[3]_inst_i_8/O[1]
                         net (fo=1, routed)           0.953    15.693    red1[29]
    SLICE_X97Y40         LUT2 (Prop_lut2_I0_O)        0.306    15.999 r  red_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.000    15.999    red_OBUF[3]_inst_i_10_n_0
    SLICE_X97Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    16.569 r  red_OBUF[3]_inst_i_2/CO[2]
                         net (fo=2, routed)           0.995    17.564    p_0_in
    SLICE_X99Y46         LUT5 (Prop_lut5_I0_O)        0.313    17.877 r  red_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           2.623    20.500    green_OBUF[0]
    V18                  OBUF (Prop_obuf_I_O)         3.529    24.029 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.029    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ball_2vx_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ball_2vx_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE                         0.000     0.000 r  ball_2vx_reg[0]/C
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ball_2vx_reg[0]/Q
                         net (fo=2, routed)           0.168     0.309    ball_2vx[0]
    SLICE_X95Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  ball_2vx[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    ball_2vx[0]_i_1_n_0
    SLICE_X95Y55         FDRE                                         r  ball_2vx_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk10Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk10Hz/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDRE                         0.000     0.000 r  comp_clk10Hz/count_reg[0]/C
    SLICE_X47Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  comp_clk10Hz/count_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    comp_clk10Hz/count_reg_n_0_[0]
    SLICE_X47Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  comp_clk10Hz/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    comp_clk10Hz/count[0]_i_1__0_n_0
    SLICE_X47Y42         FDRE                                         r  comp_clk10Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk10Hz/pulse_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk10Hz/pulse_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE                         0.000     0.000 r  comp_clk10Hz/pulse_reg/C
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk10Hz/pulse_reg/Q
                         net (fo=2, routed)           0.168     0.309    comp_clk10Hz/clk10Hz
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  comp_clk10Hz/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     0.354    comp_clk10Hz/pulse_i_1__0_n_0
    SLICE_X47Y46         FDRE                                         r  comp_clk10Hz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50MHz/count_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50MHz/count_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDRE                         0.000     0.000 r  comp_clk50MHz/count_reg[28]/C
    SLICE_X51Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50MHz/count_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    comp_clk50MHz/count[28]
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  comp_clk50MHz/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    comp_clk50MHz/count_reg[28]_i_1_n_4
    SLICE_X51Y48         FDRE                                         r  comp_clk50MHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50MHz/count_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50MHz/count_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDRE                         0.000     0.000 r  comp_clk50MHz/count_reg[24]/C
    SLICE_X51Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50MHz/count_reg[24]/Q
                         net (fo=2, routed)           0.119     0.260    comp_clk50MHz/count[24]
    SLICE_X51Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  comp_clk50MHz/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    comp_clk50MHz/count_reg[24]_i_1_n_4
    SLICE_X51Y47         FDRE                                         r  comp_clk50MHz/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50MHz/count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50MHz/count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y43         FDRE                         0.000     0.000 r  comp_clk50MHz/count_reg[8]/C
    SLICE_X51Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50MHz/count_reg[8]/Q
                         net (fo=2, routed)           0.119     0.260    comp_clk50MHz/count[8]
    SLICE_X51Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  comp_clk50MHz/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    comp_clk50MHz/count_reg[8]_i_1_n_4
    SLICE_X51Y43         FDRE                                         r  comp_clk50MHz/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50MHz/count_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50MHz/count_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y45         FDRE                         0.000     0.000 r  comp_clk50MHz/count_reg[16]/C
    SLICE_X51Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50MHz/count_reg[16]/Q
                         net (fo=2, routed)           0.120     0.261    comp_clk50MHz/count[16]
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50MHz/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50MHz/count_reg[16]_i_1_n_4
    SLICE_X51Y45         FDRE                                         r  comp_clk50MHz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50MHz/count_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50MHz/count_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE                         0.000     0.000 r  comp_clk50MHz/count_reg[20]/C
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50MHz/count_reg[20]/Q
                         net (fo=2, routed)           0.120     0.261    comp_clk50MHz/count[20]
    SLICE_X51Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50MHz/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50MHz/count_reg[20]_i_1_n_4
    SLICE_X51Y46         FDRE                                         r  comp_clk50MHz/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp_clk50MHz/count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp_clk50MHz/count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y42         FDRE                         0.000     0.000 r  comp_clk50MHz/count_reg[4]/C
    SLICE_X51Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp_clk50MHz/count_reg[4]/Q
                         net (fo=2, routed)           0.120     0.261    comp_clk50MHz/count[4]
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  comp_clk50MHz/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    comp_clk50MHz/count_reg[4]_i_1_n_4
    SLICE_X51Y42         FDRE                                         r  comp_clk50MHz/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vcount_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y45         FDRE                         0.000     0.000 r  vcount_reg[16]/C
    SLICE_X91Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vcount_reg[16]/Q
                         net (fo=10, routed)          0.120     0.261    vcount_reg_n_0_[16]
    SLICE_X91Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vcount_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    data0[16]
    SLICE_X91Y45         FDRE                                         r  vcount_reg[16]/D
  -------------------------------------------------------------------    -------------------





