#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 05 13:19:57 2018
# Process ID: 8892
# Log file: C:/Xilinx/labs2018spring/pongDriver2018spring_template/vivado.log
# Journal file: C:/Xilinx/labs2018spring/pongDriver2018spring_template\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/UniversalCounter10bits.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/ClockedNegativeOneShot.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/CRTClock2017spring_template.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/vsyncModule2017spring_template.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/hsyncModule2017spring.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/CRTcontroller2017spring.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/GameZybo.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sources_1/imports/pongDriver2017spring_template/PongDriver2017spring.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sim_1/imports/pongDriver2017spring_template/hsyncModule2017spring_tb.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Xilinx/labs2018spring/pongDriver2018spring_template/pongNewDriver2018template.srcs/sim_1/imports/pongDriver2017spring_template/vsyncModule2017spring_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 715.250 ; gain = 149.473
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: PongDriver2018spring
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 731.574 ; gain = 557.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PongDriver2018spring' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/PongDriver2018spring.v:11]
	Parameter NumberofPixels bound to: 10'b1010000000 
	Parameter NumberofLines bound to: 10'b0111100000 
	Parameter SystemClock bound to: 10'b0001111101 
	Parameter CRTClock bound to: 10'b0000011001 
INFO: [Synth 8-638] synthesizing module 'CRTcontroller2018spring' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/CRTcontroller2018spring.v:15]
	Parameter ResolutionSize bound to: 10 - type: integer 
	Parameter SystemClockSize bound to: 10 - type: integer 
	Parameter vSynchPulse bound to: 10'b0000000010 
	Parameter vFrontPorch bound to: 10'b0000001010 
	Parameter vBackPorch bound to: 10'b0000011101 
	Parameter hSynchPulse bound to: 10'b0001011111 
	Parameter hFrontPorch bound to: 10'b0000011001 
	Parameter hBackPorch bound to: 10'b0000101000 
INFO: [Synth 8-638] synthesizing module 'hsyncModule2018spring' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/hsyncModule2018spring.v:13]
	Parameter xresolution bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ClockedNegativeOneShot' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/ClockedNegativeOneShot.v:6]
	Parameter State0 bound to: 0 - type: integer 
	Parameter State1 bound to: 1 - type: integer 
	Parameter State2 bound to: 2 - type: integer 
	Parameter State3 bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ClockedNegativeOneShot' (1#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/ClockedNegativeOneShot.v:6]
INFO: [Synth 8-638] synthesizing module 'UniversalCounter10bits' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/UniversalCounter10bits.v:6]
	Parameter length bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UniversalCounter10bits' (2#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/UniversalCounter10bits.v:6]
INFO: [Synth 8-256] done synthesizing module 'hsyncModule2018spring' (3#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/hsyncModule2018spring.v:13]
INFO: [Synth 8-638] synthesizing module 'vsyncModule2018spring_template' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/vsyncModule2018spring_template.v:8]
	Parameter yresolution bound to: 10 - type: integer 
WARNING: [Synth 8-3848] Net vsync in module/entity vsyncModule2018spring_template does not have driver. [C:/Xilinx/labs2018spring/pongDriver2018spring_template/vsyncModule2018spring_template.v:12]
WARNING: [Synth 8-3848] Net yposition in module/entity vsyncModule2018spring_template does not have driver. [C:/Xilinx/labs2018spring/pongDriver2018spring_template/vsyncModule2018spring_template.v:13]
INFO: [Synth 8-256] done synthesizing module 'vsyncModule2018spring_template' (4#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/vsyncModule2018spring_template.v:8]
INFO: [Synth 8-638] synthesizing module 'CRTClock2018spring_template' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/CRTClock2018spring_template.v:6]
	Parameter SystemClockSize bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CRTClock2018spring_template' (5#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/CRTClock2018spring_template.v:6]
INFO: [Synth 8-256] done synthesizing module 'CRTcontroller2018spring' (6#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/CRTcontroller2018spring.v:15]
INFO: [Synth 8-638] synthesizing module 'gameZybo' [C:/Xilinx/labs2018spring/pongDriver2018spring_template/GameZybo.v:11]
INFO: [Synth 8-256] done synthesizing module 'gameZybo' (7#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/GameZybo.v:11]
INFO: [Synth 8-256] done synthesizing module 'PongDriver2018spring' (8#1) [C:/Xilinx/labs2018spring/pongDriver2018spring_template/PongDriver2018spring.v:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:01:06 . Memory (MB): peak = 766.000 ; gain = 591.594
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:07 . Memory (MB): peak = 766.000 ; gain = 591.594
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/labs2018spring/pongDriver2018spring_template/PongDriver2018spring.xdc]
Finished Parsing XDC File [C:/Xilinx/labs2018spring/pongDriver2018spring_template/PongDriver2018spring.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 18 OBUFs to IO ports without IO buffers.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:02 ; elapsed = 00:01:22 . Memory (MB): peak = 1065.266 ; gain = 890.859
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1065.781 ; gain = 345.359
remove_files -fileset constrs_1 C:/Xilinx/labs2018spring/pongDriver2018spring_template/PongDriver2018spring.xdc
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.914 ; gain = 62.402
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 05 13:25:16 2018...
