176
~E 0 "" 0 and64
~A 0 "" 0 and64
~E 0 "" 0 and_2
~A 0 "" 0 dataflow
~E 0 "" 0 bit16_adder
~A 0 "" 0 structural
~E 0 "" 0 bit32_adder
~A 0 "" 0 structural
~E 0 "" 0 bit4_adder
~A 0 "" 0 structural
~E 0 "" 0 clz
~A 0 "" 0 clz
~E 0 "" 0 cnth
~A 0 "" 0 cnth
~E 0 "" 0 full_adder
~A 0 "" 0 structural
~E 0 "" 0 half_adder
~A 0 "" 0 structural
~E 0 "" 0 inv
~A 0 "" 0 dataflow
~E 0 "" 0 or64
~A 0 "" 0 or64
~E 0 "" 0 or_2
~A 0 "" 0 dataflow
~E 1 "./../src/rot.vhd" 5 rot
~A 1 "./../src/rot.vhd" 13 rot
~E 0 "" 0 testbench
~A 0 "" 0 behavior
~E 0 "" 0 xor_2
~A 0 "" 0 xor_2
