INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tolga/Desktop/vivado_test/lab_10/question2/question2.tmp/bin2seg7_v1_0_project/bin2seg7_v1_0_project.gen/sources_1/ip/design_1_bin2BCD_0_1/design_1_bin2BCD_0_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_bin2BCD_0_1
INFO: [VRFC 10-311] analyzing module glbl
