WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500112 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 02 min 09 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 02 min 09 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2500113 cumulative IPC: 4 (Simulation time: 00 hr 02 min 09 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8358407 heartbeat IPC: 1.707 cumulative IPC: 1.707 (Simulation time: 00 hr 04 min 52 sec)
Simulation finished CPU 0 instructions: 10000003 cycles: 5858295 cumulative IPC: 1.707 (Simulation time: 00 hr 04 min 52 sec)
Simulation complete CPU 0 instructions: 10000003 cycles: 5858295 cumulative IPC: 1.707 (Simulation time: 00 hr 04 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/hmmer_397B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.707 instructions: 10000003 cycles: 5858295
CPU 0 Branch Prediction Accuracy: 98.98% MPKI: 0.397 Average ROB Occupancy at Mispredict: 145.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0072
BRANCH_INDIRECT: 0.0041
BRANCH_CONDITIONAL: 0.37
BRANCH_DIRECT_CALL: 0.0076
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0083

LLC TOTAL        ACCESS:      65114 HIT:      41343 MISS:      23771
LLC LOAD         ACCESS:       3850 HIT:       2513 MISS:       1337
LLC RFO          ACCESS:      30897 HIT:       8578 MISS:      22319
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      30247 HIT:      30245 MISS:          2
LLC TRANSLATION  ACCESS:        120 HIT:          7 MISS:        113
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 2659 cycles
cpu0_DTLB TOTAL        ACCESS:    2240460 HIT:    2237648 MISS:       2812
cpu0_DTLB LOAD         ACCESS:    2240460 HIT:    2237648 MISS:       2812
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 45.34 cycles
cpu0_ITLB TOTAL        ACCESS:       1370 HIT:       1308 MISS:         62
cpu0_ITLB LOAD         ACCESS:       1370 HIT:       1308 MISS:         62
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 220.3 cycles
cpu0_L1D TOTAL        ACCESS:    3135498 HIT:    2102058 MISS:    1033440
cpu0_L1D LOAD         ACCESS:    1732282 HIT:    1695496 MISS:      36786
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1402722 HIT:     406473 MISS:     996249
cpu0_L1D TRANSLATION  ACCESS:        494 HIT:         89 MISS:        405
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 51.26 cycles
cpu0_L1I TOTAL        ACCESS:       1532 HIT:       1167 MISS:        365
cpu0_L1I LOAD         ACCESS:       1532 HIT:       1167 MISS:        365
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 319.4 cycles
cpu0_L2C TOTAL        ACCESS:      87259 HIT:      52384 MISS:      34875
cpu0_L2C LOAD         ACCESS:      25642 HIT:      21792 MISS:       3850
cpu0_L2C RFO          ACCESS:      31010 HIT:        112 MISS:      30898
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30202 HIT:      30195 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:        405 HIT:        285 MISS:        120
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1833 cycles
cpu0_STLB TOTAL        ACCESS:        973 HIT:        483 MISS:        490
cpu0_STLB LOAD         ACCESS:        973 HIT:        483 MISS:        490
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 343.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      11539
  ROW_BUFFER_MISS:      12216
 AVG DBUS CONGESTED CYCLE: 3.96
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       4869
  FULL:      17454
