\doxysection{em\+\_\+usart.\+h}
\hypertarget{em__usart_8h_source}{}\label{em__usart_8h_source}\index{snake/gecko\_sdk\_4.4.4/platform/emlib/inc/em\_usart.h@{snake/gecko\_sdk\_4.4.4/platform/emlib/inc/em\_usart.h}}
\mbox{\hyperlink{em__usart_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00032\ \textcolor{preprocessor}{\#ifndef\ EM\_USART\_H}}
\DoxyCodeLine{00033\ \textcolor{preprocessor}{\#define\ EM\_USART\_H}}
\DoxyCodeLine{00034\ }
\DoxyCodeLine{00035\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{em__device_8h}{em\_device.h}}"{}}}
\DoxyCodeLine{00036\ \textcolor{preprocessor}{\#if\ defined(USART\_COUNT)\ \&\&\ (USART\_COUNT\ >\ 0)}}
\DoxyCodeLine{00037\ }
\DoxyCodeLine{00038\ \textcolor{preprocessor}{\#include\ <stdbool.h>}}
\DoxyCodeLine{00039\ }
\DoxyCodeLine{00040\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00041\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00042\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00043\ }
\DoxyCodeLine{00044\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00092\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{00093\ \textcolor{comment}{\ ********************************\ \ \ ENUMS\ \ \ ************************************}}
\DoxyCodeLine{00094\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{00095\ }
\DoxyCodeLine{00097\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00098\ \ \ usartDatabits4\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga8a2f76be0049e8d0b215966e8f870e42}{USART\_FRAME\_DATABITS\_FOUR}},\ \ \ \ \ }
\DoxyCodeLine{00099\ \ \ usartDatabits5\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gaeb941d3dcd824adc4575e9036b4c5627}{USART\_FRAME\_DATABITS\_FIVE}},\ \ \ \ \ }
\DoxyCodeLine{00100\ \ \ usartDatabits6\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga8400eee8132d386036a0b7acfb8b5838}{USART\_FRAME\_DATABITS\_SIX}},\ \ \ \ \ \ }
\DoxyCodeLine{00101\ \ \ usartDatabits7\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga6b3f641815f976af11e6ecedbec525d0}{USART\_FRAME\_DATABITS\_SEVEN}},\ \ \ \ }
\DoxyCodeLine{00102\ \ \ usartDatabits8\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gafd9fe80f753af0acb878cc786a786cb8}{USART\_FRAME\_DATABITS\_EIGHT}},\ \ \ \ }
\DoxyCodeLine{00103\ \ \ usartDatabits9\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga4de444ae5aa13a6dc3d214c0c04b7cb8}{USART\_FRAME\_DATABITS\_NINE}},\ \ \ \ \ }
\DoxyCodeLine{00104\ \ \ usartDatabits10\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga47bee9fdd4cc027d6193a03d5e6ca617}{USART\_FRAME\_DATABITS\_TEN}},\ \ \ \ \ \ }
\DoxyCodeLine{00105\ \ \ usartDatabits11\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga723d5437539c44c4a2e44ea0bf047227}{USART\_FRAME\_DATABITS\_ELEVEN}},\ \ \ }
\DoxyCodeLine{00106\ \ \ usartDatabits12\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga8067fcaab3c7ad9e54a3a2e879a6b07b}{USART\_FRAME\_DATABITS\_TWELVE}},\ \ \ }
\DoxyCodeLine{00107\ \ \ usartDatabits13\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga3f38f7c1f188ad0bc4571e36343eb867}{USART\_FRAME\_DATABITS\_THIRTEEN}},\ }
\DoxyCodeLine{00108\ \ \ usartDatabits14\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gad43489f6b38e13af267e1325f470388d}{USART\_FRAME\_DATABITS\_FOURTEEN}},\ }
\DoxyCodeLine{00109\ \ \ usartDatabits15\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gabc91dd964af50cd4b96e2d75c5e241af}{USART\_FRAME\_DATABITS\_FIFTEEN}},\ \ }
\DoxyCodeLine{00110\ \ \ usartDatabits16\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gac0fdc66ae6116f203044da1c94c68426}{USART\_FRAME\_DATABITS\_SIXTEEN}}\ \ \ }
\DoxyCodeLine{00111\ \}\ USART\_Databits\_TypeDef;}
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00114\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00116\ \ \ usartDisable\ \ =\ 0x0,}
\DoxyCodeLine{00117\ }
\DoxyCodeLine{00119\ \ \ usartEnableRx\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gad0c768bf1b78f180d2b9f9443e1276e9}{USART\_CMD\_RXEN}},}
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00122\ \ \ usartEnableTx\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga1ab204371f2cd28437685022f49f96f0}{USART\_CMD\_TXEN}},}
\DoxyCodeLine{00123\ }
\DoxyCodeLine{00125\ \ \ usartEnable\ \ \ =\ (\mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gad0c768bf1b78f180d2b9f9443e1276e9}{USART\_CMD\_RXEN}}\ |\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga1ab204371f2cd28437685022f49f96f0}{USART\_CMD\_TXEN}})}
\DoxyCodeLine{00126\ \}\ USART\_Enable\_TypeDef;}
\DoxyCodeLine{00127\ }
\DoxyCodeLine{00129\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00130\ \ \ usartOVS16\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga1da1042bb9a8716da5642ce1a4db13d7}{USART\_CTRL\_OVS\_X16}},\ \ \ \ \ }
\DoxyCodeLine{00131\ \ \ usartOVS8\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga6ee353f53dab4f37a466de24b4f8d64a}{USART\_CTRL\_OVS\_X8}},\ \ \ \ \ \ }
\DoxyCodeLine{00132\ \ \ usartOVS6\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga290db49e640039e9652be17cc54934d5}{USART\_CTRL\_OVS\_X6}},\ \ \ \ \ \ }
\DoxyCodeLine{00133\ \ \ usartOVS4\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga3b1da2ae09eb7ede85e73bac9aa97b33}{USART\_CTRL\_OVS\_X4}}\ \ \ \ \ \ \ }
\DoxyCodeLine{00134\ \}\ USART\_OVS\_TypeDef;}
\DoxyCodeLine{00135\ }
\DoxyCodeLine{00137\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00138\ \ \ usartNoParity\ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gac5f851054e60c51dbe333801c378283c}{USART\_FRAME\_PARITY\_NONE}},\ \ \ \ }
\DoxyCodeLine{00139\ \ \ usartEvenParity\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga9d752707a69e2a4752897c5163172e13}{USART\_FRAME\_PARITY\_EVEN}},\ \ \ \ }
\DoxyCodeLine{00140\ \ \ usartOddParity\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gab4212f55287bc3a714780cc324f3b093}{USART\_FRAME\_PARITY\_ODD}}\ \ \ \ \ \ }
\DoxyCodeLine{00141\ \}\ USART\_Parity\_TypeDef;}
\DoxyCodeLine{00142\ }
\DoxyCodeLine{00144\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00145\ \ \ usartStopbits0p5\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga47bd0f8e9eea1127ff940b001332f5d0}{USART\_FRAME\_STOPBITS\_HALF}},\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00146\ \ \ usartStopbits1\ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gaf2d3b28b0c9e77d54eb1402c2c85bacd}{USART\_FRAME\_STOPBITS\_ONE}},\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00147\ \ \ usartStopbits1p5\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga9526f67e8fac669b6e3d4822daca8337}{USART\_FRAME\_STOPBITS\_ONEANDAHALF}},\ }
\DoxyCodeLine{00148\ \ \ usartStopbits2\ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gaf8bf3e14cdf3f0a0e76c11102b8443e6}{USART\_FRAME\_STOPBITS\_TWO}}\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00149\ \}\ USART\_Stopbits\_TypeDef;}
\DoxyCodeLine{00150\ }
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#if\ defined(\_USART\_ROUTEPEN\_RTSPEN\_MASK)\ \&\&\ defined(\_USART\_ROUTEPEN\_CTSPEN\_MASK)}}
\DoxyCodeLine{00153\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00155\ \ \ usartHwFlowControlNone\ =\ 0,}
\DoxyCodeLine{00157\ \ \ usartHwFlowControlCts\ =\ USART\_ROUTEPEN\_CTSPEN,}
\DoxyCodeLine{00159\ \ \ usartHwFlowControlRts\ =\ USART\_ROUTEPEN\_RTSPEN,}
\DoxyCodeLine{00161\ \ \ usartHwFlowControlCtsAndRts\ =\ USART\_ROUTEPEN\_CTSPEN\ |\ USART\_ROUTEPEN\_RTSPEN,}
\DoxyCodeLine{00162\ \}\ USART\_HwFlowControl\_TypeDef;}
\DoxyCodeLine{00163\ }
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\#elif\ defined(USART\_CTRLX\_CTSEN)}}
\DoxyCodeLine{00166\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00168\ \ \ usartHwFlowControlNone\ =\ 0,}
\DoxyCodeLine{00170\ \ \ usartHwFlowControlCts,}
\DoxyCodeLine{00172\ \ \ usartHwFlowControlRts,}
\DoxyCodeLine{00174\ \ \ usartHwFlowControlCtsAndRts}
\DoxyCodeLine{00175\ \}\ USART\_HwFlowControl\_TypeDef;}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00177\ }
\DoxyCodeLine{00179\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00181\ \ \ usartClockMode0\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga8c3b22f57b7fcb45dbc5306f3eddbc5c}{USART\_CTRL\_CLKPOL\_IDLELOW}}\ |\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga5f5f87c3bfc44092e2e3570b1867e096}{USART\_CTRL\_CLKPHA\_SAMPLELEADING}},}
\DoxyCodeLine{00182\ }
\DoxyCodeLine{00184\ \ \ usartClockMode1\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga8c3b22f57b7fcb45dbc5306f3eddbc5c}{USART\_CTRL\_CLKPOL\_IDLELOW}}\ |\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gab19588e23cbd91fa7ba75c4efb45442c}{USART\_CTRL\_CLKPHA\_SAMPLETRAILING}},}
\DoxyCodeLine{00185\ }
\DoxyCodeLine{00187\ \ \ usartClockMode2\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga74049f39026cf20f047ffe6f588c3357}{USART\_CTRL\_CLKPOL\_IDLEHIGH}}\ |\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga5f5f87c3bfc44092e2e3570b1867e096}{USART\_CTRL\_CLKPHA\_SAMPLELEADING}},}
\DoxyCodeLine{00188\ }
\DoxyCodeLine{00190\ \ \ usartClockMode3\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga74049f39026cf20f047ffe6f588c3357}{USART\_CTRL\_CLKPOL\_IDLEHIGH}}\ |\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gab19588e23cbd91fa7ba75c4efb45442c}{USART\_CTRL\_CLKPHA\_SAMPLETRAILING}}}
\DoxyCodeLine{00191\ \}\ USART\_ClockMode\_TypeDef;}
\DoxyCodeLine{00192\ }
\DoxyCodeLine{00194\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00196\ \ \ usartIrDAPwONE\ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gae751354dfccf54ef20f2c4e771ce292b}{USART\_IRCTRL\_IRPW\_ONE}},}
\DoxyCodeLine{00197\ }
\DoxyCodeLine{00199\ \ \ usartIrDAPwTWO\ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga7a80fffa09099e8c6446b349d8fe746c}{USART\_IRCTRL\_IRPW\_TWO}},}
\DoxyCodeLine{00200\ }
\DoxyCodeLine{00202\ \ \ usartIrDAPwTHREE\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gadc6aa4e5737a18aa19166652b8a55d79}{USART\_IRCTRL\_IRPW\_THREE}},}
\DoxyCodeLine{00203\ }
\DoxyCodeLine{00205\ \ \ usartIrDAPwFOUR\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gadf6bdf56529be2a017ec2f0051c61d03}{USART\_IRCTRL\_IRPW\_FOUR}}}
\DoxyCodeLine{00206\ \}\ USART\_IrDAPw\_Typedef;}
\DoxyCodeLine{00207\ }
\DoxyCodeLine{00209\ \textcolor{keyword}{typedef}\ uint8\_t\ USART\_PRS\_Channel\_t;}
\DoxyCodeLine{00210\ }
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh0\ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh1\ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh2\ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh3\ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh4\ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh5\ \ \ \ \ \ \ 5U}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh6\ \ \ \ \ \ \ 6U}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\#define\ usartIrDAPrsCh7\ \ \ \ \ \ \ 7U}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\#define\ usartPrsRxCh0\ \ \ \ \ \ \ \ \ 0U}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\#define\ usartPrsRxCh1\ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\#define\ usartPrsRxCh2\ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\#define\ usartPrsRxCh3\ \ \ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\#define\ usartPrsRxCh4\ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\#define\ usartPrsRxCh5\ \ \ \ \ \ \ \ \ 5U}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#define\ usartPrsRxCh6\ \ \ \ \ \ \ \ \ 6U}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ usartPrsRxCh7\ \ \ \ \ \ \ \ \ 7U}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\#define\ usartPrsRxCh8\ \ \ \ \ \ \ \ \ 8U}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\#define\ usartPrsRxCh9\ \ \ \ \ \ \ \ \ 9U}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\#define\ usartPrsRxCh10\ \ \ \ \ \ \ 10U}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\#define\ usartPrsRxCh11\ \ \ \ \ \ \ 11U}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh0\ \ \ \ 0U}}
\DoxyCodeLine{00235\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh1\ \ \ \ 1U}}
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh2\ \ \ \ 2U}}
\DoxyCodeLine{00237\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh3\ \ \ \ 3U}}
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh4\ \ \ \ 4U}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh5\ \ \ \ 5U}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh6\ \ \ \ 6U}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\#define\ usartPrsTriggerCh7\ \ \ \ 7U}}
\DoxyCodeLine{00244\ \textcolor{preprocessor}{\#if\ defined(\_USART\_I2SCTRL\_MASK)\ \&\&\ defined(USART\_I2SCTRL\_I2SEN)}}
\DoxyCodeLine{00246\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00247\ \ \ usartI2sFormatW32D32\ \ =\ USART\_I2SCTRL\_I2SFORMAT\_W32D32,\ \ \ }
\DoxyCodeLine{00248\ \ \ usartI2sFormatW32D24M\ =\ USART\_I2SCTRL\_I2SFORMAT\_W32D24M,\ \ }
\DoxyCodeLine{00249\ \ \ usartI2sFormatW32D24\ \ =\ USART\_I2SCTRL\_I2SFORMAT\_W32D24,\ \ \ }
\DoxyCodeLine{00250\ \ \ usartI2sFormatW32D16\ \ =\ USART\_I2SCTRL\_I2SFORMAT\_W32D16,\ \ \ }
\DoxyCodeLine{00251\ \ \ usartI2sFormatW32D8\ \ \ =\ USART\_I2SCTRL\_I2SFORMAT\_W32D8,\ \ \ \ }
\DoxyCodeLine{00252\ \ \ usartI2sFormatW16D16\ \ =\ USART\_I2SCTRL\_I2SFORMAT\_W16D16,\ \ \ }
\DoxyCodeLine{00253\ \ \ usartI2sFormatW16D8\ \ \ =\ USART\_I2SCTRL\_I2SFORMAT\_W16D8,\ \ \ \ }
\DoxyCodeLine{00254\ \ \ usartI2sFormatW8D8\ \ \ \ =\ USART\_I2SCTRL\_I2SFORMAT\_W8D8\ \ \ \ \ \ }
\DoxyCodeLine{00255\ \}\ USART\_I2sFormat\_TypeDef;}
\DoxyCodeLine{00256\ }
\DoxyCodeLine{00258\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00259\ \ \ usartI2sJustifyLeft\ \ =\ USART\_I2SCTRL\_I2SJUSTIFY\_LEFT,\ \ }
\DoxyCodeLine{00260\ \ \ usartI2sJustifyRight\ =\ USART\_I2SCTRL\_I2SJUSTIFY\_RIGHT\ \ }
\DoxyCodeLine{00261\ \}\ USART\_I2sJustify\_TypeDef;}
\DoxyCodeLine{00262\ }
\DoxyCodeLine{00263\ \textcolor{preprocessor}{\#elif\ defined(\_USART\_I2SCTRL\_MASK)}}
\DoxyCodeLine{00265\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00266\ \ \ usartI2sFormatW32D32\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gad0fbd0f158a5c7e256856e3f32058757}{USART\_I2SCTRL\_FORMAT\_W32D32}},\ \ \ }
\DoxyCodeLine{00267\ \ \ usartI2sFormatW32D24M\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga4bb50c3ebbaff06ca0c2d37741e638df}{USART\_I2SCTRL\_FORMAT\_W32D24M}},\ \ }
\DoxyCodeLine{00268\ \ \ usartI2sFormatW32D24\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gaf065a0fb9da6d5f8ffdb41ce0416fc0d}{USART\_I2SCTRL\_FORMAT\_W32D24}},\ \ \ }
\DoxyCodeLine{00269\ \ \ usartI2sFormatW32D16\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gab86c7791caf4af48fddb2761f8c06ab2}{USART\_I2SCTRL\_FORMAT\_W32D16}},\ \ \ }
\DoxyCodeLine{00270\ \ \ usartI2sFormatW32D8\ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gaf3e423090946e75ebca8d50d020fc17a}{USART\_I2SCTRL\_FORMAT\_W32D8}},\ \ \ \ }
\DoxyCodeLine{00271\ \ \ usartI2sFormatW16D16\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga76046b141ad3bc9f6003abd29c66894b}{USART\_I2SCTRL\_FORMAT\_W16D16}},\ \ \ }
\DoxyCodeLine{00272\ \ \ usartI2sFormatW16D8\ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga0d4d09907b5560c314723812f3a8c884}{USART\_I2SCTRL\_FORMAT\_W16D8}},\ \ \ \ }
\DoxyCodeLine{00273\ \ \ usartI2sFormatW8D8\ \ \ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_gaf3a8f40a4a05713d847e28b3e77d99f3}{USART\_I2SCTRL\_FORMAT\_W8D8}}\ \ \ \ \ \ }
\DoxyCodeLine{00274\ \}\ USART\_I2sFormat\_TypeDef;}
\DoxyCodeLine{00275\ }
\DoxyCodeLine{00277\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{enum}\ \{}
\DoxyCodeLine{00278\ \ \ usartI2sJustifyLeft\ \ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga50cc4f866adb1fb8e920d66f880d9cfc}{USART\_I2SCTRL\_JUSTIFY\_LEFT}},\ \ }
\DoxyCodeLine{00279\ \ \ usartI2sJustifyRight\ =\ \mbox{\hyperlink{group___e_f_m32_g_g___u_s_a_r_t___bit_fields_ga1edd4d6cc1eef0a4b82b277dda4cc978}{USART\_I2SCTRL\_JUSTIFY\_RIGHT}}\ \ }
\DoxyCodeLine{00280\ \}\ USART\_I2sJustify\_TypeDef;}
\DoxyCodeLine{00281\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00282\ }
\DoxyCodeLine{00283\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{00284\ \textcolor{comment}{\ *******************************\ \ \ STRUCTS\ \ \ ***********************************}}
\DoxyCodeLine{00285\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{00286\ }
\DoxyCodeLine{00288\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00290\ \ \ USART\_Enable\_TypeDef\ \ \ enable;}
\DoxyCodeLine{00291\ }
\DoxyCodeLine{00296\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ refFreq;}
\DoxyCodeLine{00297\ }
\DoxyCodeLine{00299\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ baudrate;}
\DoxyCodeLine{00300\ }
\DoxyCodeLine{00302\ \ \ USART\_OVS\_TypeDef\ \ \ \ \ \ oversampling;}
\DoxyCodeLine{00303\ }
\DoxyCodeLine{00306\ \ \ USART\_Databits\_TypeDef\ databits;}
\DoxyCodeLine{00307\ }
\DoxyCodeLine{00309\ \ \ USART\_Parity\_TypeDef\ \ \ parity;}
\DoxyCodeLine{00310\ }
\DoxyCodeLine{00312\ \ \ USART\_Stopbits\_TypeDef\ stopbits;}
\DoxyCodeLine{00313\ }
\DoxyCodeLine{00314\ \textcolor{preprocessor}{\#if\ !defined(\_EFM32\_GECKO\_FAMILY)}}
\DoxyCodeLine{00316\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ mvdis;}
\DoxyCodeLine{00317\ }
\DoxyCodeLine{00319\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ prsRxEnable;}
\DoxyCodeLine{00320\ }
\DoxyCodeLine{00322\ \ \ USART\_PRS\_Channel\_t\ \ \ \ prsRxCh;}
\DoxyCodeLine{00323\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00324\ }
\DoxyCodeLine{00326\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ autoCsEnable;}
\DoxyCodeLine{00327\ }
\DoxyCodeLine{00330\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ csInv;}
\DoxyCodeLine{00331\ }
\DoxyCodeLine{00332\ \textcolor{preprocessor}{\#if\ (\_SILICON\_LABS\_32B\_SERIES\ >\ 0)}}
\DoxyCodeLine{00334\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ autoCsHold;}
\DoxyCodeLine{00335\ }
\DoxyCodeLine{00337\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ autoCsSetup;}
\DoxyCodeLine{00338\ }
\DoxyCodeLine{00340\ \ \ USART\_HwFlowControl\_TypeDef\ hwFlowControl;}
\DoxyCodeLine{00341\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00342\ \}\ USART\_InitAsync\_TypeDef;}
\DoxyCodeLine{00343\ }
\DoxyCodeLine{00345\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00346\ \textcolor{preprocessor}{\#if\ defined(USART\_TRIGCTRL\_AUTOTXTEN)}}
\DoxyCodeLine{00348\ \ \ \textcolor{keywordtype}{bool}\ autoTxTriggerEnable;}
\DoxyCodeLine{00349\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00351\ \ \ \textcolor{keywordtype}{bool}\ rxTriggerEnable;}
\DoxyCodeLine{00353\ \ \ \textcolor{keywordtype}{bool}\ txTriggerEnable;}
\DoxyCodeLine{00355\ \ \ USART\_PRS\_Channel\_t\ prsTriggerChannel;}
\DoxyCodeLine{00356\ \}\ USART\_PrsTriggerInit\_TypeDef;}
\DoxyCodeLine{00357\ }
\DoxyCodeLine{00359\ \textcolor{preprocessor}{\#if\ defined(\_EFM32\_GECKO\_FAMILY)}}
\DoxyCodeLine{00360\ \textcolor{comment}{/*\ Default\ USART\ Async\ struct\ for\ the\ EFM32G\ device\ */}}
\DoxyCodeLine{00361\ \textcolor{preprocessor}{\#define\ USART\_INITASYNC\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\ \ \ \ usartEnable,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\ \ \ \ 115200,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 115200\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\ \ \ \ usartOVS16,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 16x\ oversampling.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\ \ \ \ usartDatabits8,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\ \ \ \ usartNoParity,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ parity.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\ \ \ \ usartStopbits1,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ stop\ bit.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00370\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ functionality\ enable/disable\ switch.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00371\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00372\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00373\ \textcolor{preprocessor}{\#elif\ defined(\_SILICON\_LABS\_32B\_SERIES\_0)}}
\DoxyCodeLine{00374\ \textcolor{comment}{/*\ Default\ USART\ Async\ struct\ for\ Series\ 0\ devices\ */}}
\DoxyCodeLine{00375\ \textcolor{preprocessor}{\#define\ USART\_INITASYNC\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00376\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00377\ \textcolor{preprocessor}{\ \ \ \ usartEnable,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\ \ \ \ 115200,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 115200\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\ \ \ \ usartOVS16,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 16x\ oversampling.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00381\ \textcolor{preprocessor}{\ \ \ \ usartDatabits8,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00382\ \textcolor{preprocessor}{\ \ \ \ usartNoParity,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ parity.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00383\ \textcolor{preprocessor}{\ \ \ \ usartStopbits1,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ stop\ bit.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00384\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ disable\ majority\ vote.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00385\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00386\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00387\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ functionality\ enable/disable\ switch.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#elif\ (\_SILICON\_LABS\_32B\_SERIES\ >\ 0)}}
\DoxyCodeLine{00391\ \textcolor{comment}{/*\ Default\ USART\ Async\ struct\ for\ Series\ 1\ and\ Series\ 2\ devices\ */}}
\DoxyCodeLine{00392\ \textcolor{preprocessor}{\#define\ USART\_INITASYNC\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00393\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00394\ \textcolor{preprocessor}{\ \ \ \ usartEnable,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00395\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00396\ \textcolor{preprocessor}{\ \ \ \ 115200,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 115200\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00397\ \textcolor{preprocessor}{\ \ \ \ usartOVS16,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 16x\ oversampling.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\ \ \ \ usartDatabits8,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\ \ \ \ usartNoParity,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ parity.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00400\ \textcolor{preprocessor}{\ \ \ \ usartStopbits1,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ stop\ bit.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ disable\ majority\ vote.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00402\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00403\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00404\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ functionality\ enable/disable\ switch\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00405\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00406\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Hold\ cycles.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00407\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Setup\ cycles.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00408\ \textcolor{preprocessor}{\ \ \ \ usartHwFlowControlNone\ }\textcolor{comment}{/*\ No\ HW\ flow\ control.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00411\ }
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#if\ defined(USART\_TRIGCTRL\_AUTOTXTEN)}}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ USART\_INITPRSTRIGGER\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ enable\ autoTX\ triggering.\ */}\textcolor{preprocessor}{\ \ \ \(\backslash\)}}
\DoxyCodeLine{00417\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ enable\ receive\ triggering.\ */}\textcolor{preprocessor}{\ \ \(\backslash\)}}
\DoxyCodeLine{00418\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ enable\ transmit\ triggering.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00419\ \textcolor{preprocessor}{\ \ \ \ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Set\ default\ channel\ to\ zero.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00420\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00421\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00422\ \textcolor{preprocessor}{\#define\ USART\_INITPRSTRIGGER\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00423\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ enable\ receive\ triggering.\ */}\textcolor{preprocessor}{\ \ \(\backslash\)}}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ enable\ transmit\ triggering.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00426\ \textcolor{preprocessor}{\ \ \ \ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Set\ default\ channel\ to\ zero.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00427\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00428\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00429\ }
\DoxyCodeLine{00431\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00433\ \ \ USART\_Enable\_TypeDef\ \ \ \ enable;}
\DoxyCodeLine{00434\ }
\DoxyCodeLine{00439\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ refFreq;}
\DoxyCodeLine{00440\ }
\DoxyCodeLine{00442\ \ \ uint32\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ baudrate;}
\DoxyCodeLine{00443\ }
\DoxyCodeLine{00445\ \ \ USART\_Databits\_TypeDef\ \ databits;}
\DoxyCodeLine{00446\ }
\DoxyCodeLine{00448\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ master;}
\DoxyCodeLine{00449\ }
\DoxyCodeLine{00451\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ msbf;}
\DoxyCodeLine{00452\ }
\DoxyCodeLine{00454\ \ \ USART\_ClockMode\_TypeDef\ clockMode;}
\DoxyCodeLine{00455\ }
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#if\ !defined(\_EFM32\_GECKO\_FAMILY)}}
\DoxyCodeLine{00458\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ prsRxEnable;}
\DoxyCodeLine{00459\ }
\DoxyCodeLine{00461\ \ \ USART\_PRS\_Channel\_t\ \ \ \ \ prsRxCh;}
\DoxyCodeLine{00462\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00463\ }
\DoxyCodeLine{00464\ \textcolor{preprocessor}{\#if\ defined(USART\_TRIGCTRL\_AUTOTXTEN)}}
\DoxyCodeLine{00467\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ autoTx;}
\DoxyCodeLine{00468\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00469\ }
\DoxyCodeLine{00471\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ autoCsEnable;}
\DoxyCodeLine{00472\ }
\DoxyCodeLine{00475\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ csInv;}
\DoxyCodeLine{00476\ }
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#if\ defined(\_USART\_TIMING\_CSHOLD\_MASK)}}
\DoxyCodeLine{00479\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ autoCsHold;}
\DoxyCodeLine{00480\ }
\DoxyCodeLine{00482\ \ \ uint8\_t\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ autoCsSetup;}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00484\ \}\ USART\_InitSync\_TypeDef;}
\DoxyCodeLine{00485\ }
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#if\ defined(\_EFM32\_GECKO\_FAMILY)}}
\DoxyCodeLine{00488\ \textcolor{comment}{/*\ Default\ USART\ Sync\ configuration\ for\ EFM32G\ devices.\ */}}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ USART\_INITSYNC\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\ \ \ \ usartEnable,\ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\ \ \ \ 1000000,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ Mbits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\ \ \ \ usartDatabits8,\ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Master\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Send\ least\ significant\ bit\ first.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\ \ \ \ usartClockMode0,\ }\textcolor{comment}{/*\ Clock\ idle\ low,\ sample\ on\ rising\ edge.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOCS\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00500\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00501\ \textcolor{preprocessor}{\#elif\ defined(\_SILICON\_LABS\_32B\_SERIES\_0)}}
\DoxyCodeLine{00502\ \textcolor{comment}{/*\ Default\ USART\ Sync\ configuration\ for\ series\ 0\ devices.\ */}}
\DoxyCodeLine{00503\ \textcolor{preprocessor}{\#define\ USART\_INITSYNC\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00505\ \textcolor{preprocessor}{\ \ \ \ usartEnable,\ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00506\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00507\ \textcolor{preprocessor}{\ \ \ \ 1000000,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ Mbits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\ \ \ \ usartDatabits8,\ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Master\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Send\ least\ significant\ bit\ first.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\ \ \ \ usartClockMode0,\ }\textcolor{comment}{/*\ Clock\ idle\ low,\ sample\ on\ rising\ edge.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOTX\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00515\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOCS\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00516\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00518\ \textcolor{preprocessor}{\#elif\ (\_SILICON\_LABS\_32B\_SERIES\ >\ 0)}}
\DoxyCodeLine{00519\ \textcolor{comment}{/*\ Default\ USART\ Sync\ configuration\ for\ series\ 2\ devices\ */}}
\DoxyCodeLine{00520\ \textcolor{preprocessor}{\#define\ USART\_INITSYNC\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00521\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\ \ \ \ usartEnable,\ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\ \ \ \ 1000000,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ Mbits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\ \ \ \ usartDatabits8,\ \ }\textcolor{comment}{/*\ 8\ databits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Master\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Send\ least\ significant\ bit\ first.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\ \ \ \ usartClockMode0,\ }\textcolor{comment}{/*\ Clock\ idle\ low,\ sample\ on\ rising\ edge.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00529\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00530\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00531\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOTX\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00532\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOCS\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00533\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00534\ \textcolor{preprocessor}{\ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Hold\ cycles.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\ \ \ \ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Setup\ cycles.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00538\ }
\DoxyCodeLine{00540\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00542\ \ \ USART\_InitAsync\_TypeDef\ \ async;}
\DoxyCodeLine{00543\ }
\DoxyCodeLine{00545\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ irRxInv;}
\DoxyCodeLine{00546\ }
\DoxyCodeLine{00548\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ irFilt;}
\DoxyCodeLine{00549\ }
\DoxyCodeLine{00552\ \ \ USART\_IrDAPw\_Typedef\ \ \ \ \ irPw;}
\DoxyCodeLine{00553\ }
\DoxyCodeLine{00554\ \textcolor{preprocessor}{\#if\ defined(USART\_IRCTRL\_IRPRSEN)}}
\DoxyCodeLine{00557\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ irPrsEn;}
\DoxyCodeLine{00558\ }
\DoxyCodeLine{00561\ \ \ USART\_PRS\_Channel\_t\ \ \ \ \ \ irPrsSel;}
\DoxyCodeLine{00562\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00563\ \}\ USART\_InitIrDA\_TypeDef;}
\DoxyCodeLine{00564\ }
\DoxyCodeLine{00566\ \textcolor{preprocessor}{\#if\ defined(\_EFM32\_GECKO\_FAMILY)}}
\DoxyCodeLine{00567\ \textcolor{comment}{/*\ Default\ USART\ IrDA\ struct\ for\ the\ EFM32G\ device\ */}}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ USART\_INITIRDA\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEnable,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00573\ \textcolor{preprocessor}{\ \ \ \ \ \ 115200,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 115200\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00574\ \textcolor{preprocessor}{\ \ \ \ \ \ usartOVS16,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 16x\ oversampling.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00575\ \textcolor{preprocessor}{\ \ \ \ \ \ usartDatabits8,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00576\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEvenParity,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Even\ parity.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00577\ \textcolor{preprocessor}{\ \ \ \ \ \ usartStopbits1,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ stop\ bit.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00578\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ functionality\ enable/disable\ switch\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00579\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\ \ \ \ \},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ invert\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Filtering\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\ \ \ \ usartIrDAPwTHREE,\ }\textcolor{comment}{/*\ Pulse\ width\ is\ set\ to\ ONE.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Routing\ to\ PRS\ is\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00585\ \textcolor{preprocessor}{\ \ \ \ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00586\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00587\ \textcolor{preprocessor}{\#elif\ defined(\_SILICON\_LABS\_32B\_SERIES\_0)}}
\DoxyCodeLine{00588\ \textcolor{comment}{/*\ Default\ USART\ IrDA\ struct\ for\ Series\ 0\ devices\ */}}
\DoxyCodeLine{00589\ \textcolor{preprocessor}{\#define\ USART\_INITIRDA\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00590\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00591\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEnable,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\ \ \ \ \ \ 115200,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 115200\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\ \ \ \ \ \ usartOVS16,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 16x\ oversampling.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\ \ \ \ \ \ usartDatabits8,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEvenParity,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Even\ parity.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\ \ \ \ \ \ usartStopbits1,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ stop\ bit.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ disable\ majority\ vote.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00601\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00602\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ functionality\ enable/disable\ switch\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00603\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00604\ \textcolor{preprocessor}{\ \ \ \ \},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00605\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ invert\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00606\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Filtering\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00607\ \textcolor{preprocessor}{\ \ \ \ usartIrDAPwTHREE,\ }\textcolor{comment}{/*\ Pulse\ width\ is\ set\ to\ ONE.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Routing\ to\ PRS\ is\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\ \ \ \ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#elif\ (\_SILICON\_LABS\_32B\_SERIES\ >\ 0)}}
\DoxyCodeLine{00612\ \textcolor{comment}{/*\ Default\ USART\ IrDA\ struct\ for\ Series\ 1\ and\ Series\ 2\ devices\ */}}
\DoxyCodeLine{00613\ \textcolor{preprocessor}{\#if\ defined(USART\_IRCTRL\_IRPRSEN)}}
\DoxyCodeLine{00614\ \textcolor{preprocessor}{\#define\ USART\_INITIRDA\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00615\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00616\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00617\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEnable,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00618\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00619\ \textcolor{preprocessor}{\ \ \ \ \ \ 115200,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 115200\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\ \ \ \ \ \ usartOVS16,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 16x\ oversampling.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\ \ \ \ \ \ usartDatabits8,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEvenParity,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Even\ parity.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\ \ \ \ \ \ usartStopbits1,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ stop\ bit.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00624\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ disable\ majority\ vote.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00625\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00626\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00627\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ functionality\ enable/disable\ switch\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00628\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00629\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Hold\ cycles\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00630\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Setup\ cycles\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\ \ \ \ \ \ usartHwFlowControlNone\ }\textcolor{comment}{/*\ No\ HW\ flow\ control\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\ \ \ \ \},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ invert\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Filtering\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00635\ \textcolor{preprocessor}{\ \ \ \ usartIrDAPwTHREE,\ }\textcolor{comment}{/*\ Pulse\ width\ is\ set\ to\ ONE.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Routing\ to\ PRS\ is\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00637\ \textcolor{preprocessor}{\ \ \ \ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00638\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00639\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00640\ \textcolor{preprocessor}{\#define\ USART\_INITIRDA\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00641\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00642\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00643\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEnable,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\ \ \ \ \ \ 115200,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 115200\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\ \ \ \ \ \ usartOVS16,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 16x\ oversampling.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\ \ \ \ \ \ usartDatabits8,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 8\ data\ bits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEvenParity,\ \ \ \ \ \ \ }\textcolor{comment}{/*\ Even\ parity.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\ \ \ \ \ \ usartStopbits1,\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ stop\ bit.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Do\ not\ disable\ majority\ vote.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ functionality\ enable/disable\ switch\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Hold\ cycles\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Setup\ cycles\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\ \ \ \ \ \ usartHwFlowControlNone\ }\textcolor{comment}{/*\ No\ HW\ flow\ control\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\ \ \ \ \},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Rx\ invert\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00660\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Filtering\ disabled.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00661\ \textcolor{preprocessor}{\ \ \ \ usartIrDAPwTHREE\ \ }\textcolor{comment}{/*\ Pulse\ width\ is\ set\ to\ ONE.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00662\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00663\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00664\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00665\ }
\DoxyCodeLine{00666\ \textcolor{preprocessor}{\#if\ defined(\_USART\_I2SCTRL\_MASK)}}
\DoxyCodeLine{00668\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct\ }\{}
\DoxyCodeLine{00670\ \ \ USART\_InitSync\_TypeDef\ \ \ sync;}
\DoxyCodeLine{00671\ }
\DoxyCodeLine{00673\ \ \ USART\_I2sFormat\_TypeDef\ \ format;}
\DoxyCodeLine{00674\ }
\DoxyCodeLine{00678\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ delay;}
\DoxyCodeLine{00679\ }
\DoxyCodeLine{00681\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ dmaSplit;}
\DoxyCodeLine{00682\ }
\DoxyCodeLine{00684\ \ \ USART\_I2sJustify\_TypeDef\ justify;}
\DoxyCodeLine{00685\ }
\DoxyCodeLine{00687\ \ \ \textcolor{keywordtype}{bool}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ mono;}
\DoxyCodeLine{00688\ \}\ USART\_InitI2s\_TypeDef;}
\DoxyCodeLine{00689\ }
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#if\ defined(\_EFM32\_GECKO\_FAMILY)}}
\DoxyCodeLine{00692\ \textcolor{comment}{/*\ Default\ USART\ Sync\ configuration\ for\ EFM32G\ devices.\ */}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#define\ USART\_INITI2S\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEnable,\ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\ \ \ \ \ \ 1000000,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ Mbits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\ \ \ \ \ \ usartDatabits16,\ }\textcolor{comment}{/*\ 16\ databits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\ \ \ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Master\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\ \ \ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Most\ significant\ bit\ first.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00702\ \textcolor{preprocessor}{\ \ \ \ \ \ usartClockMode0,\ }\textcolor{comment}{/*\ Clock\ idle\ low,\ sample\ on\ rising\ edge.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00703\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOCS\ mode\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00704\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00705\ \textcolor{preprocessor}{\ \ \ \ \},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00706\ \textcolor{preprocessor}{\ \ \ \ usartI2sFormatW16D16,\ }\textcolor{comment}{/*\ 16-\/bit\ word,\ 16-\/bit\ data\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00707\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ on\ I2S\ data.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00708\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ DMA\ split.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\ \ \ \ usartI2sJustifyLeft,}\textcolor{comment}{/*\ Data\ is\ left-\/justified\ within\ the\ frame\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Stereo\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#elif\ defined(\_SILICON\_LABS\_32B\_SERIES\_0)}}
\DoxyCodeLine{00713\ \textcolor{comment}{/*\ Default\ USART\ Sync\ configuration\ for\ series\ 0\ devices.\ */}}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ USART\_INITI2S\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEnable,\ \ \ \ \ }\textcolor{comment}{/*\ Enable\ RX/TX\ when\ initialization\ is\ complete.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baud\ rate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\ \ \ \ \ \ 1000000,\ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 1\ Mbits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00720\ \textcolor{preprocessor}{\ \ \ \ \ \ usartDatabits16,\ }\textcolor{comment}{/*\ 16\ databits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00721\ \textcolor{preprocessor}{\ \ \ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Master\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00722\ \textcolor{preprocessor}{\ \ \ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Most\ significant\ bit\ first.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\ \ \ \ \ \ usartClockMode0,\ }\textcolor{comment}{/*\ Clock\ idle\ low,\ sample\ on\ rising\ edge.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00724\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Not\ USART\ PRS\ input\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00725\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ 0.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00726\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOTX\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00727\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOCS\ mode\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\ \ \ \ \},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\ \ \ \ usartI2sFormatW16D16,\ }\textcolor{comment}{/*\ 16-\/bit\ word,\ 16-\/bit\ data\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ on\ I2S\ data.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ DMA\ split.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\ \ \ \ usartI2sJustifyLeft,}\textcolor{comment}{/*\ Data\ is\ left-\/justified\ within\ the\ frame\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Stereo\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#elif\ (\_SILICON\_LABS\_32B\_SERIES\ >\ 0)}}
\DoxyCodeLine{00737\ \textcolor{comment}{/*\ Default\ USART\ Sync\ configuration\ for\ series\ 2\ devices\ */}}
\DoxyCodeLine{00738\ \textcolor{preprocessor}{\#define\ USART\_INITI2S\_DEFAULT\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00739\ \textcolor{preprocessor}{\ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00740\ \textcolor{preprocessor}{\ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00741\ \textcolor{preprocessor}{\ \ \ \ \ \ usartEnableTx,\ \ \ \ }\textcolor{comment}{/*\ Enable\ TX\ when\ init\ completed.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00742\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Use\ current\ configured\ reference\ clock\ for\ configuring\ baudrate.\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00743\ \textcolor{preprocessor}{\ \ \ \ \ \ 1000000,\ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Baudrate\ 1M\ bits/s.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00744\ \textcolor{preprocessor}{\ \ \ \ \ \ usartDatabits16,\ \ }\textcolor{comment}{/*\ 16\ databits.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00745\ \textcolor{preprocessor}{\ \ \ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Operate\ as\ I2S\ master.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00746\ \textcolor{preprocessor}{\ \ \ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Most\ significant\ bit\ first.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00747\ \textcolor{preprocessor}{\ \ \ \ \ \ usartClockMode0,\ \ }\textcolor{comment}{/*\ Clock\ idle\ low,\ sample\ on\ rising\ edge.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00748\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Don't\ enable\ USARTRx\ via\ PRS.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00749\ \textcolor{preprocessor}{\ \ \ \ \ \ usartPrsRxCh0,\ \ \ \ }\textcolor{comment}{/*\ PRS\ channel\ selection\ (dummy).\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00750\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ AUTOTX\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00751\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ AUTOCS\ mode\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\ \ \ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ CS\ invert.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\ \ \ \ \ \ 0,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Hold\ cycles\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\ \ \ \ \ \ 0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Auto\ CS\ Setup\ cycles\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00755\ \textcolor{preprocessor}{\ \ \ \ \},\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\ \ \ \ usartI2sFormatW16D16,\ }\textcolor{comment}{/*\ 16-\/bit\ word,\ 16-\/bit\ data\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00757\ \textcolor{preprocessor}{\ \ \ \ true,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ on\ I2S\ data.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\ \ \ \ false,\ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ No\ DMA\ split.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\ \ \ \ usartI2sJustifyLeft,}\textcolor{comment}{/*\ Data\ is\ left-\/justified\ within\ the\ frame\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00760\ \textcolor{preprocessor}{\ \ \ \ false\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Stereo\ mode.\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00761\ \textcolor{preprocessor}{\ \ \}}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00764\ }
\DoxyCodeLine{00765\ \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{00766\ \textcolor{comment}{\ *****************************\ \ \ PROTOTYPES\ \ \ **********************************}}
\DoxyCodeLine{00767\ \textcolor{comment}{\ ******************************************************************************/}}
\DoxyCodeLine{00768\ }
\DoxyCodeLine{00769\ \textcolor{keywordtype}{void}\ USART\_BaudrateAsyncSet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,}
\DoxyCodeLine{00770\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ refFreq,}
\DoxyCodeLine{00771\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ baudrate,}
\DoxyCodeLine{00772\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_OVS\_TypeDef\ ovs);}
\DoxyCodeLine{00773\ uint32\_t\ USART\_BaudrateCalc(uint32\_t\ refFreq,}
\DoxyCodeLine{00774\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ clkdiv,}
\DoxyCodeLine{00775\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{bool}\ syncmode,}
\DoxyCodeLine{00776\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ USART\_OVS\_TypeDef\ ovs);}
\DoxyCodeLine{00777\ uint32\_t\ USART\_BaudrateGet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart);}
\DoxyCodeLine{00778\ \textcolor{keywordtype}{void}\ USART\_BaudrateSyncSet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,}
\DoxyCodeLine{00779\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ refFreq,}
\DoxyCodeLine{00780\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ baudrate);}
\DoxyCodeLine{00781\ \textcolor{keywordtype}{void}\ USART\_Enable(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ USART\_Enable\_TypeDef\ enable);}
\DoxyCodeLine{00782\ }
\DoxyCodeLine{00783\ \textcolor{keywordtype}{void}\ USART\_InitAsync(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ \textcolor{keyword}{const}\ USART\_InitAsync\_TypeDef\ *init);}
\DoxyCodeLine{00784\ \textcolor{keywordtype}{void}\ USART\_InitSync(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ \textcolor{keyword}{const}\ USART\_InitSync\_TypeDef\ *init);}
\DoxyCodeLine{00785\ \textcolor{keywordtype}{void}\ USARTn\_InitIrDA(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ \textcolor{keyword}{const}\ USART\_InitIrDA\_TypeDef\ *init);}
\DoxyCodeLine{00786\ }
\DoxyCodeLine{00787\ \textcolor{preprocessor}{\#if\ defined(\_USART\_I2SCTRL\_MASK)}}
\DoxyCodeLine{00788\ \textcolor{keywordtype}{void}\ USART\_InitI2s(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ USART\_InitI2s\_TypeDef\ *init);}
\DoxyCodeLine{00789\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00790\ \textcolor{keywordtype}{void}\ USART\_InitPrsTrigger(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ \textcolor{keyword}{const}\ USART\_PrsTriggerInit\_TypeDef\ *init);}
\DoxyCodeLine{00791\ }
\DoxyCodeLine{00792\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00803\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ USART\_IntClear(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint32\_t\ flags)}
\DoxyCodeLine{00804\ \{}
\DoxyCodeLine{00805\ \textcolor{preprocessor}{\#if\ defined\ (USART\_HAS\_SET\_CLEAR)}}
\DoxyCodeLine{00806\ \ \ usart-\/>IF\_CLR\ =\ flags;}
\DoxyCodeLine{00807\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00808\ \ \ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_aa9e5a12bc6db49fd355faf08f44477da}{IFC}}\ =\ flags;}
\DoxyCodeLine{00809\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00810\ \}}
\DoxyCodeLine{00811\ }
\DoxyCodeLine{00812\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00823\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ USART\_IntDisable(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint32\_t\ flags)}
\DoxyCodeLine{00824\ \{}
\DoxyCodeLine{00825\ \ \ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a38a85765a241ac4e8a6ae0a6a8884c33}{IEN}}\ \&=\ \string~flags;}
\DoxyCodeLine{00826\ \}}
\DoxyCodeLine{00827\ }
\DoxyCodeLine{00828\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00844\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ USART\_IntEnable(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint32\_t\ flags)}
\DoxyCodeLine{00845\ \{}
\DoxyCodeLine{00846\ \ \ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a38a85765a241ac4e8a6ae0a6a8884c33}{IEN}}\ |=\ flags;}
\DoxyCodeLine{00847\ \}}
\DoxyCodeLine{00848\ }
\DoxyCodeLine{00849\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00863\ \_\_STATIC\_INLINE\ uint32\_t\ USART\_IntGet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart)}
\DoxyCodeLine{00864\ \{}
\DoxyCodeLine{00865\ \ \ \textcolor{keywordflow}{return}\ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a00fb7e7c2ff93d78131527bf9727146a}{IF}};}
\DoxyCodeLine{00866\ \}}
\DoxyCodeLine{00867\ }
\DoxyCodeLine{00868\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00887\ \_\_STATIC\_INLINE\ uint32\_t\ USART\_IntGetEnabled(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart)}
\DoxyCodeLine{00888\ \{}
\DoxyCodeLine{00889\ \ \ uint32\_t\ ien;}
\DoxyCodeLine{00890\ }
\DoxyCodeLine{00891\ \ \ \textcolor{comment}{/*\ Store\ USARTx-\/>IEN\ in\ temporary\ variable\ in\ order\ to\ define\ explicit\ order}}
\DoxyCodeLine{00892\ \textcolor{comment}{\ \ \ *\ of\ volatile\ accesses.\ */}}
\DoxyCodeLine{00893\ \ \ ien\ =\ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a38a85765a241ac4e8a6ae0a6a8884c33}{IEN}};}
\DoxyCodeLine{00894\ }
\DoxyCodeLine{00895\ \ \ \textcolor{comment}{/*\ Bitwise\ AND\ of\ pending\ and\ enabled\ interrupts.\ */}}
\DoxyCodeLine{00896\ \ \ \textcolor{keywordflow}{return}\ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a00fb7e7c2ff93d78131527bf9727146a}{IF}}\ \&\ ien;}
\DoxyCodeLine{00897\ \}}
\DoxyCodeLine{00898\ }
\DoxyCodeLine{00899\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00910\ \_\_STATIC\_INLINE\ \textcolor{keywordtype}{void}\ USART\_IntSet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint32\_t\ flags)}
\DoxyCodeLine{00911\ \{}
\DoxyCodeLine{00912\ \textcolor{preprocessor}{\#if\ defined\ (USART\_HAS\_SET\_CLEAR)}}
\DoxyCodeLine{00913\ \ \ usart-\/>IF\_SET\ =\ flags;}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00915\ \ \ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a55b228938f48c633a1309d7712f31b90}{IFS}}\ =\ flags;}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00917\ \}}
\DoxyCodeLine{00918\ }
\DoxyCodeLine{00919\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00930\ \_\_STATIC\_INLINE\ uint32\_t\ USART\_StatusGet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart)}
\DoxyCodeLine{00931\ \{}
\DoxyCodeLine{00932\ \ \ \textcolor{keywordflow}{return}\ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a3d2960f7268f1281ea934fe4b172a497}{STATUS}};}
\DoxyCodeLine{00933\ \}}
\DoxyCodeLine{00934\ }
\DoxyCodeLine{00935\ \textcolor{keywordtype}{void}\ USART\_Reset(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart);}
\DoxyCodeLine{00936\ uint8\_t\ USART\_Rx(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart);}
\DoxyCodeLine{00937\ uint16\_t\ USART\_RxDouble(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart);}
\DoxyCodeLine{00938\ uint32\_t\ USART\_RxDoubleExt(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart);}
\DoxyCodeLine{00939\ uint16\_t\ USART\_RxExt(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart);}
\DoxyCodeLine{00940\ }
\DoxyCodeLine{00941\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{00969\ \_\_STATIC\_INLINE\ uint8\_t\ USART\_RxDataGet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart)}
\DoxyCodeLine{00970\ \{}
\DoxyCodeLine{00971\ \ \ \textcolor{keywordflow}{return}\ (uint8\_t)usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_acda22db910603f0be7a9297f1d5f428a}{RXDATA}};}
\DoxyCodeLine{00972\ \}}
\DoxyCodeLine{00973\ }
\DoxyCodeLine{00974\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01006\ \_\_STATIC\_INLINE\ uint16\_t\ USART\_RxDoubleGet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart)}
\DoxyCodeLine{01007\ \{}
\DoxyCodeLine{01008\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_ac3c3aa376dcd40cc4125a584481d6b16}{RXDOUBLE}};}
\DoxyCodeLine{01009\ \}}
\DoxyCodeLine{01010\ }
\DoxyCodeLine{01011\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01041\ \_\_STATIC\_INLINE\ uint32\_t\ USART\_RxDoubleXGet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart)}
\DoxyCodeLine{01042\ \{}
\DoxyCodeLine{01043\ \ \ \textcolor{keywordflow}{return}\ usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a9561a3fad7f9bb60eb19a474eb2c9c1f}{RXDOUBLEX}};}
\DoxyCodeLine{01044\ \}}
\DoxyCodeLine{01045\ }
\DoxyCodeLine{01046\ \textcolor{comment}{/***************************************************************************/}}
\DoxyCodeLine{01075\ \_\_STATIC\_INLINE\ uint16\_t\ USART\_RxDataXGet(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart)}
\DoxyCodeLine{01076\ \{}
\DoxyCodeLine{01077\ \ \ \textcolor{keywordflow}{return}\ (uint16\_t)usart-\/>\mbox{\hyperlink{struct_u_s_a_r_t___type_def_a782341694111ed77056f81797afb647c}{RXDATAX}};}
\DoxyCodeLine{01078\ \}}
\DoxyCodeLine{01079\ }
\DoxyCodeLine{01080\ uint8\_t\ USART\_SpiTransfer(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint8\_t\ data);}
\DoxyCodeLine{01081\ \textcolor{keywordtype}{void}\ USART\_Tx(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint8\_t\ data);}
\DoxyCodeLine{01082\ \textcolor{keywordtype}{void}\ USART\_TxDouble(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint16\_t\ data);}
\DoxyCodeLine{01083\ \textcolor{keywordtype}{void}\ USART\_TxDoubleExt(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint32\_t\ data);}
\DoxyCodeLine{01084\ \textcolor{keywordtype}{void}\ USART\_TxExt(\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\_TypeDef}}\ *usart,\ uint16\_t\ data);}
\DoxyCodeLine{01085\ }
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{01089\ \}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{01091\ }
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(USART\_COUNT)\ \&\&\ (USART\_COUNT\ >\ 0)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ EM\_USART\_H\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
