/*
 * (C) Copyright 2009 DENX Software Engineering
 * Author: John Rigby <jrigby@gmail.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#ifndef __CONFIG_H
#define __CONFIG_H

//#define CONFIG_SIMLOCK

/* Flat Device Tree Definitions */
#define CONFIG_OF_LIBFDT


#define DT_PLATFROM_ID 8830
#define DT_HARDWARE_ID 1
#define DT_SOC_VER     0x20000

//only used in fdl2 .in uart download, the debug infors  from  serial will break the download process.

#define BOOT_NATIVE_LINUX_MODEM  1
#define CONFIG_SILENT_CONSOLE


/*
 * SPREADTRUM BIGPHONE board - SoC Configuration
 */
#define CONFIG_SC8830
#define CONFIG_SPX30G

#define CONFIG_SP7731GEA_HDR
#define CONFIG_SP8830WCN
#define CONFIG_ADIE_SC2713S

#define CONFIG_SUPPORT_W
#define WDSP_ADR       0x88020000
#define WFIXNV_ADR     0x88240000
#define WRUNTIMENV_ADR 0x88280000
#define WMODEM_ADR     0x88300000
#define MODEM_ADR      WMODEM_ADR
#define CONFIG_SUPPORT_WIFI
#define WCNMODEM_ADR      0x8a808000
#define WCNFIXNV_ADR      0x8a800000
#define WCNRUNTIMENV_ADR  0x8a820000
#define CP0_CODE_COPY_ADR 0x50000000
#define CP2_CODE_COPY_ADR 0x50003000

#define CONFIG_AUTODLOADER
#define CONFIG_DDR_AUTO_DETECT
#define CONFIG_NR_DRAM_BANKS_ADDR_IN_IRAM    0x1C00


#define CHIP_ENDIAN_LITTLE
#define _LITTLE_ENDIAN 1

#define CONFIG_RAM1G

#define CONFIG_EMMC_BOOT

#ifdef  CONFIG_EMMC_BOOT
#define EMMC_SECTOR_SIZE 512
#define	CONFIG_MMC

#define CONFIG_FS_EXT4
#define CONFIG_EXT4_WRITE
#define CONFIG_CMD_EXT4
#define CONFIG_CMD_EXT4_WRITE

//#define CONFIG_TIGER_MMC
#define CONFIG_UEFI_PARTITION
#define CONFIG_EFI_PARTITION
#define CONFIG_EXT4_SPARSE_DOWNLOAD
#endif

/*
 * MMC definition
 */
#define CONFIG_CMD_MMC
#ifdef  CONFIG_CMD_MMC
#define CONFIG_CMD_FAT			1
#define CONFIG_FAT_WRITE		1
#define CONFIG_MMC			1
#define CONFIG_GENERIC_MMC		1
#define CONFIG_SDHCI			1
#define CONFIG_SDHCI_CTRL_NO_HISPD     1 /* disable high speed control */
#define CONFIG_SYS_MMC_MAX_BLK_COUNT	0x1000
#define CONFIG_MMC_SDMA			1
#define CONFIG_MV_SDHCI			1
#define CONFIG_DOS_PARTITION		1
#define CONFIG_EFI_PARTITION		1
#define CONFIG_SYS_MMC_NUM		1
#define CONFIG_SYS_MMC_BASE		{0x20600000}
#define CONFIG_SYS_SD_BASE		0x20300000
#endif
#define CONFIG_SPRD_MMC
#define CONFIG_SUPPORT_EMMC_BOOT


#define CONFIG_SYS_HZ			1000
#define CONFIG_SPRD_TIMER_CLK		1000 /*32768*/


#define FIXNV_SIZE		(2*128 * 1024)
#define PRODUCTINFO_SIZE	(16 * 1024)
#define WMODEM_SIZE		(0x800000)
#define WDSP_SIZE		(0x200000)
#define WCNMODEM_SIZE           (0x100000)
#define VMJALUNA_SIZE		(0x64000) /* 400K */
#define RUNTIMENV_SIZE		(3*128 * 1024)
#define CONFIG_SPL_LOAD_LEN	(0x6000)

#define PRODUCTINFO_ADR		0x80490000

/*#define CMDLINE_NEED_CONV */

#define WATCHDOG_LOAD_VALUE	0x4000
#define CONFIG_SYS_STACK_SIZE	0x400
//#define CONFIG_SYS_TEXT_BASZE  0x80f00000

//#define	CONFIG_SYS_MONITOR_LEN		(256 << 10)	/* 256 kB for U-Boot */

/* NAND BOOT is the only boot method */
//#define CONFIG_NAND_U_BOOT
#define DYNAMIC_CRC_TABLE
/* Start copying real U-boot from the second page */
#define CONFIG_SYS_NAND_U_BOOT_OFFS	0x40000
#define CONFIG_SYS_NAND_U_BOOT_SIZE	0xa0000
#define RAM_TYPPE_IS_SDRAM	0
//#define FPGA_TRACE_DOWNLOAD //for download image from trace

/* Load U-Boot to this address */
#define CONFIG_SYS_NAND_U_BOOT_DST	0x8f700000
#define CONFIG_SYS_NAND_U_BOOT_START	CONFIG_SYS_NAND_U_BOOT_DST
#define CONFIG_SYS_SDRAM_BASE 0x80000000
#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE + PHYS_SDRAM_1_SIZE)

#ifdef CONFIG_NAND_SPL
#define CONFIG_SYS_INIT_SP_ADDR		(CONFIG_SYS_SDRAM_END - 0x40000)
#else

#define CONFIG_MMU_TABLE_ADDR (0x00020000)
#define CONFIG_SYS_INIT_SP_ADDR     \
	(CONFIG_SYS_SDRAM_END - 0x10000 - GENERATED_GBL_DATA_SIZE)

#define CONFIG_SKIP_LOWLEVEL_INIT
#endif

#define CONFIG_HW_WATCHDOG
#define CONFIG_SPRD_WATCHDOG

/*sprd adc*/
#define CONFIG_SPRD_ADC

/*sprd adi*/
#define CONFIG_SPRD_ADI

/*sprd gpio*/
#define CONFIG_SPRD_GPIO

/*sprd rtc*/
#define CONFIG_RTC_SPRD

/*Serial Info*/
#define CONFIG_SPRD_UART		1
#define CONFIG_SYS_SC8800X_UART1	1
#define CONFIG_CONS_INDEX	1	/* use UART0 for console */
#define CONFIG_BAUDRATE		115200	/* Default baud rate */
#define CONFIG_SYS_BAUDRATE_TABLE	{ 9600, 19200, 38400, 57600, 115200 }


#define CONFIG_SPRD_UART_PORTS	{ (void *) (CONFIG_SYS_SERIAL0), (void *) (CONFIG_SYS_SERIAL1) }
#define CONFIG_SYS_SERIAL0		0x70000000
#define CONFIG_SYS_SERIAL1		0x70100000

/* Chip Driver Macro Definitions End*/

//#define CONFIG_AUTOBOOT //used for FPGA test, auto boot other image
//#define CONFIG_DISPLAY_CPUINFO

#define CONFIG_CMDLINE_TAG		1	/* enable passing of ATAGs */
#define CONFIG_SETUP_MEMORY_TAGS	1
#define CONFIG_INITRD_TAG		1

/*
 * Memory Info
 */
/* malloc() len */
#define CONFIG_SYS_MALLOC_LEN		(2 << 20)	/* 1 MiB */
/*
 * Board has 2 32MB banks of DRAM but there is a bug when using
 * both so only the first is configured
 */
#define CONFIG_NR_DRAM_BANKS	1

#define PHYS_SDRAM_1		0x80000000
#define PHYS_SDRAM_1_SIZE	0x20000000
#if (CONFIG_NR_DRAM_BANKS == 2)
#define PHYS_SDRAM_2		0x90000000
#define PHYS_SDRAM_2_SIZE	0x10000000
#endif
/* 8MB DRAM test */
#define CONFIG_SYS_MEMTEST_START	PHYS_SDRAM_1
#define CONFIG_SYS_MEMTEST_END		(PHYS_SDRAM_1+0x0800000)
#define CONFIG_STACKSIZE	(256 * 1024)	/* regular stack */


/*
 * Flash & Environment
 */
/* No NOR flash present */
#define CONFIG_SYS_MONITOR_LEN ((CONFIG_SYS_NAND_U_BOOT_OFFS)+(CONFIG_SYS_NAND_U_BOOT_SIZE))
#define CONFIG_SYS_NO_FLASH	1
#define CONFIG_ENV_IS_NOWHERE
#define CONFIG_ENV_SIZE		(128 * 1024)
/*
#define	CONFIG_ENV_IS_IN_NAND
#define	CONFIG_ENV_OFFSET	CONFIG_SYS_MONITOR_LEN
#define CONFIG_ENV_OFFSET_REDUND	(CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
*/

/* DDR */
#define CONFIG_CLK_PARA

#ifndef CONFIG_CLK_PARA
#define DDR_CLK 464
#else
#define MAGIC_HEADER	0x5555AAAA
#define MAGIC_END	0xAAAA5555
#define CONFIG_PARA_VERSION 1
#define CLK_CA7_CORE    ARM_CLK_1000M
#define CLK_CA7_AXI     ARM_CLK_500M
#define CLK_CA7_DGB     ARM_CLK_200M
#define CLK_CA7_AHB     AHB_CLK_192M
#define CLK_CA7_APB     APB_CLK_64M
#define CLK_PUB_AHB     PUB_AHB_CLK_153_6M
#define CLK_AON_APB     AON_APB_CLK_128M
#define DDR_FREQ        800000000
#define DCDC_ARM	1200
#define DCDC_CORE	1100
#define CONFIG_VOL_PARA
#endif


/* NAND */
#define CONFIG_NAND_SC8830
#define CONFIG_SPRD_NAND_REGS_BASE	(0x20B00000)
#define CONFIG_SYS_MAX_NAND_DEVICE	1
#define CONFIG_SYS_NAND_BASE		(0x20B00000)
//#define CONFIG_JFFS2_NAND
//#define CONFIG_SPRD_NAND_HWECC
#define CONFIG_SYS_NAND_HW_ECC
#define CONFIG_SYS_NAND_LARGEPAGE
//#define CONFIG_SYS_NAND_5_ADDR_CYCLE

#define CONFIG_SYS_64BIT_VSPRINTF

#define CONFIG_CMD_MTDPARTS
#define CONFIG_MTD_PARTITIONS
#define CONFIG_MTD_DEVICE
#define CONFIG_CMD_UBI
#define CONFIG_RBTREE

#define CONFIG_CMD_UBIFS
#define CONFIG_LZO
#ifdef CONFIG_CMD_UBIFS
#define CONFIG_FS_UBIFS
#endif

/* U-Boot general configuration */
#define CONFIG_SYS_PROMPT	"=> "	/* Monitor Command Prompt */
#define CONFIG_SYS_CBSIZE	1024	/* Console I/O Buffer Size  */
/* Print buffer sz */
#define CONFIG_SYS_PBSIZE	(CONFIG_SYS_CBSIZE + \
		sizeof(CONFIG_SYS_PROMPT) + 16)
#define CONFIG_SYS_MAXARGS	32	/* max number of command args */
/* Boot Argument Buffer Size */
#define CONFIG_SYS_BARGSIZE	CONFIG_SYS_CBSIZE
//#define CONFIG_CMDLINE_EDITING
#define CONFIG_SYS_LONGHELP

/* support OS choose */
#undef CONFIG_BOOTM_NETBSD
#undef CONFIG_BOOTM_RTEMS

/* U-Boot commands */
#include <config_cmd_default.h>
//#define CONFIG_CMD_NAND
#undef CONFIG_CMD_FPGA
#undef CONFIG_CMD_LOADS
#undef CONFIG_CMD_NET
#undef CONFIG_CMD_NFS
#undef CONFIG_CMD_SETGETDCR

#define CONFIG_ENV_OVERWRITE

#ifdef SPRD_EVM_TAG_ON
#define CONFIG_BOOTDELAY	0
#else
#define CONFIG_BOOTDELAY	0
#define CONFIG_ZERO_BOOTDELAY_CHECK
#endif

#define CONFIG_LOADADDR		(CONFIG_SYS_TEXT_BASE - CONFIG_SYS_MALLOC_LEN - 4*1024*1024)	/* loadaddr env var */
#define CONFIG_SYS_LOAD_ADDR	CONFIG_LOADADDR


#ifdef CONFIG_RAM1G
#define MEM_INIT_PARA "mem=1024M"
#elif defined(CONFIG_RAM512M)
#define MEM_INIT_PARA "mem=512M"
#elif defined(CONFIG_RAM256M)
#define MEM_INIT_PARA "mem=256M"
//#elif defined(CONFIG_RAMxxxM)
////#define MEM_INIT_PARA "mem=xxxM" //xxx maybe 1024 etc
#else
#error "CONFIG_RAMxxxM macro must be defined"
#endif
#define MTDIDS_DEFAULT "nand0=sprd-nand"
//#define MTDPARTS_DEFAULT "mtdparts=sprd-nand:256k(spl),512k(2ndbl),256k(params),512k(vmjaluna),10m(modem),3840k(fixnv),3840k(backupfixnv),5120k(dsp),3840k(runtimenv),10m(boot),10m(recovery),250m(system),180m(userdata),20m(cache),256k(misc),1m(boot_logo),1m(fastboot_logo),3840k(productinfo),512k(kpanic)"
#define MTDPARTS_DEFAULT "mtdparts=sprd-nand:256k(spl),768k(2ndbl),512k(kpanic),-(ubipac)"
#define CONFIG_BOOTARGS MEM_INIT_PARA" loglevel=1 console=ttyS1,115200n8 init=/init " MTDPARTS_DEFAULT

#define COPY_LINUX_KERNEL_SIZE	(0x600000)
#define LINUX_INITRD_NAME	"modem"

#define CONFIG_BOOTCOMMAND "cboot normal"
#define	CONFIG_EXTRA_ENV_SETTINGS				""




#define CONFIG_USB_CORE_IP_293A
#define CONFIG_USB_GADGET_SC8800G
#define CONFIG_USB_DWC
#define CONFIG_USB_GADGET_DUALSPEED
//#define CONFIG_USB_ETHER
#define CONFIG_CMD_FASTBOOT
#define SCRATCH_ADDR    (CONFIG_SYS_SDRAM_BASE + 0x100000)
#define FB_DOWNLOAD_BUF_SIZE           (CONFIG_SYS_NAND_U_BOOT_DST - SCRATCH_ADDR-0x800000)
#define SCRATCH_ADDR_EXT1              (CONFIG_SYS_NAND_U_BOOT_DST + 32*1024*1024)
#define FB_DOWNLOAD_BUF_EXT1_SIZE      (224*1024*1024)

#define CONFIG_MODEM_CALIBERATE

#define CONFIG_LCD
#ifdef  CONFIG_LCD
#define CONFIG_CMD_BMP
#define CONFIG_DSIH_VERSION_1P21A
#define CONFIG_SPLASH_SCREEN
#define LCD_BPP LCD_COLOR16
//#define CONFIG_LCD_HVGA   1
//#define CONFIG_LCD_QVGA   1
//#define CONFIG_LCD_QHD 1
#define CONFIG_LCD_MULTI_RESOLUTION
//#define CONFIG_LCD_720P 1
//#define CONFIG_LCD_FWVGA   1
#if defined(ZEDIEL_SI7067KA)||defined(ZEDIEL_SI8637KA)
#define CONFIG_LCD_WSVGA    1
#elif defined(ZEDIEL_SI7067SA)
#define CONFIG_LCD_WXVGA 1
#elif defined(ZEDIEL_SI7067SB)
#define CONFIG_LCD_720P 1
#elif defined(ZEDIEL_SI7067SC)||defined(ZEDIEL_SI7537SC)
#define CONFIG_LCD_WKVGA 1
#elif defined(ZEDIEL_SI7068SA)
#define CONFIG_LCD_WXVGA 1
#elif defined(ZEDIEL_SI7068SD)
#define CONFIG_LCD_XGA 1
#elif defined(ZEDIEL_SI706AKA)||defined(ZEDIEL_SI706AKB)||defined(ZEDIEL_SI101AKA)
#if defined(ZEDIEL_ILI9881C_MIPI_SQ101ABII312)
#define CONFIG_LCD_WXVGA 1
#else
#define CONFIG_LCD_WSVGA 1
#endif
#elif defined(ZEDIEL_SI706ASA)||defined(ZEDIEL_SI706ASB)
#define CONFIG_LCD_WXVGA 1
#elif defined(ZEDIEL_SI106ASB)||defined(ZEDIEL_SI100MAA)||defined(ZEDIEL_SI006ASB)
#define CONFIG_LCD_WXVGA 1
#elif defined(ZEDIEL_RD401)
#define CONFIG_LCD_WVGA	1
#else // default ZEDIEL_SI7067KA Project
#define CONFIG_LCD_WSVGA    1
#endif
//#define CONFIG_LCD_INFO
//#define LCD_TEST_PATTERN
//#define CONFIG_LCD_LOGO
//#define CONFIG_FB_LCD_S6D0139
//#define CONFIG_FB_LCD_SSD2075_MIPI

//#define CONFIG_FB_LCD_HX8394D_MIPI
//#define CONFIG_FB_LOW_RES_SIMU
#ifdef CONFIG_FB_LOW_RES_SIMU
#define LCD_DISPLAY_WIDTH 480
#define LCD_DISPLAY_HEIGHT 854
#endif
//#define CONFIG_FB_LCD_EK79007A_MIPI  //add by lancewu
#if defined(ZEDIEL_SI7067KA)
 #if defined(EK79007A_IPS_MIPI)
     #define CONFIG_FB_LCD_EK79007A_IPS_MIPI
 #elif defined(EK79007A_TN_MIPI_Y83509_11)
     #define CONFIG_FB_LCD_EK79007A_TN_MIPI_Y83509_11
 #elif defined(EK79007A_IPS_MIPI_KD070D33)
     #define CONFIG_FB_LCD_EK79007A_IPS_MIPI_KD070D33
 #elif defined(EK79007A_IPS_MIPI_EK73217ACGA)
     #define CONFIG_FB_LCD_EK79007A_IPS_MIPI_EK73217ACGA
 #else
 	 #define CONFIG_FB_LCD_EK79007A_IPS_MIPI
 #endif
#elif defined(ZEDIEL_SI8637KA)
	#if defined(SI863_EK79007A_IPS_MIPI)
		#define CONFIG_FB_LCD_SI863_EK79007A_IPS_MIPI
	#endif
#elif defined(ZEDIEL_SI7067SA)
 #if defined(S6D7AA0X01_MIPI_BP070WX1_300)
     #define CONFIG_FB_LCD_S6D7AA0X01_MIPI_BP070WX1_300
 #elif defined(JD9362_BOE_MIPI_FRD_BP070WX1_300)
     #define CONFIG_FB_LCD_JD9362_BOE_MIPI_FRD_BP070WX1_300
 #elif defined(JD9365AB_BOE_MIPI_FRD_FY07020DI25E368_D)
     #define CONFIG_FB_LCD_JD9365AB_BOE_MIPI_FRD_FY07020DI25E368_D
 #elif defined(S6D7AA0X02_MIPI_LTL070AL03_W01)
 	#define CONFIG_FB_LCD_S6D7AA0X02_MIPI_LTL070AL03_W01
 #elif defined(JD9362_BOE_MIPI_K070_IMIB704_B)
 	#define CONFIG_FB_LCD_JD9362_BOE_MIPI_K070_IMIB704_B
 #elif defined(OTM1284A_CLAA070WQ62XG_MIPI)
	 #define CONFIG_FB_LCD_OTM1284A_CLAA070WQ62XG_MIPI
 #elif defined(OTM1284A_HC070CWF01_MIPI)
	 #define CONFIG_FB_LCD_OTM1284A_HC070CWF01_MIPI
 #elif defined(NT35521S_MIPI_N070ICE_GB2)
     #define CONFIG_FB_LCD_NT35521S_MIPI_N070ICE_GB2
 #elif defined(JD9367_MIPI_SL007PN18D1250_A00)
     #define CONFIG_FB_LCD_JD9367_MIPI_SL007PN18D1250_A00
 #elif defined(JD9367_MIPI_SL007PN18D1250_B00)
     #define CONFIG_FB_LCD_JD9367_MIPI_SL007PN18D1250_B00
 #elif defined(JD9366_MIPI_WJWX070138A)
     #define CONFIG_FB_LCD_JD9366_MIPI_WJWX070138A
 #elif defined(HX8271_MIPI_HX070CH24B17) 
   #define CONFIG_FB_LCD_HX8271_MIPI_HX070CH24B17    
 #elif defined(HX8260_MIPI_M070WXBI30_01C)
     #define CONFIG_FB_LCD_HX8260_MIPI_M070WXBI30_01C
 #elif defined(S7190A_MIPI_LD070WX6)
     #define CONFIG_FB_LCD_S7190A_MIPI_LD070WX6
 #elif defined(EK79029_MIPI_NWE070CHH30_25A)
    #define CONFIG_FB_LCD_EK79029_MIPI_NWE070CHH30_25A  
 #elif defined(JD9367_SL007PN20D1244_A00_MIPI)
	#define CONFIG_FB_LCD_JD9367_SL007PN20D1244_A00_MIPI
#elif defined(EK79009A_YX070DIPS30A_10328E)
	#define CONFIG_FB_LCD_EK79009A_YX070DIPS30A_10328E
 #elif defined(HX8271_CLAA070WP0B_MIPI)
	#define CONFIG_FB_LCD_HX8271_CLAA070WP0B_MIPI
 #elif defined(NT35521S_N070ICN_PB1)
	#define CONFIG_FB_LCD_NT35521S_N070ICN_PB1
 #else
 	 #define CONFIG_FB_LCD_S6D7AA0X01_MIPI_BP070WX1_300
 #endif
#elif defined(ZEDIEL_SI7067SB) 
  #if defined(JD9365_MIPI_WJHD69008A)
     #define CONFIG_FB_LCD_JD9365_MIPI_WJHD69008A
  #elif defined(JD9365_MIPI_WJHD069009A)
     #define CONFIG_FB_LCD_JD9365_MIPI_WJHD069009A
  #elif defined(JD9365_MIPI_WJHD069009A_2_NSD)
     #define CONFIG_FB_LCD_JD9365_MIPI_WJHD069009A_2_NSD
  #endif
#elif defined(ZEDIEL_SI7068SA)
 #if defined(JD9366_MIPI_H101IV027004_40B)
     #define CONFIG_FB_LCD_JD9366_MIPI_H101IV027004_40B
 #elif defined(JD9366AB_MIPI_AM080NB03D)
 	 #define CONFIG_FB_LCD_JD9366AB_MIPI_AM080NB03D
 #elif defined(JD9366_MIPI_H080IV021006_31)
     #define CONFIG_FB_LCD_JD9366_MIPI_H080IV021006_31
 #elif defined(ILI6136S_MIPI_CLAA080WQ65_XG)
 	 #define CONFIG_FB_LCD_ILI6136S_MIPI_CLAA080WQ65_XG
 #elif defined(JD9366_MIPI_HX00821_02A)
     #define CONFIG_FB_LCD_JD9366_MIPI_HX00821_02A
 #elif defined(JD9367_MIPI_H080NL021016_31G) || defined(JD9367_MIPI_H080NL021016_31G_3L)
    #define CONFIG_FB_LCD_JD9367_MIPI_H080NL021016_31G
#elif defined(NT35521S_MIPI_HX10127_02A)
    #define CONFIG_FB_LCD_NT35521S_MIPI_HX10127_02A
 #elif defined(JD9367_MIPI_WJWX080032A)
    #define CONFIG_FB_LCD_JD9367_MIPI_WJWX080032A
 #elif defined(JD9366_JYS080007CIP31L21A05_MIPI)
	 #define CONFIG_FB_LCD_JD9366_JYS080007CIP31L21A05_MIPI
 #elif defined(JD9366_YDS080WQ01_MIPI)
     #define CONFIG_FB_LCD_JD9366_YDS080WQ01_MIPI
 #elif defined(EK79029_MIPI_H101IV027004_40E)
    #define CONFIG_FB_LCD_EK79029_MIPI_H101IV027004_40E
 #elif defined(EK79029_MIPI_SM080_127A1)
    #define CONFIG_FB_LCD_EK79029_MIPI_SM080_127A1
 #elif defined(NT35521_MIPI_HXFPC101C04)
    #define CONFIG_FB_LCD_NT35521_MIPI_HXFPC101C04
 #elif defined(NT35523B_WJWX080030A_MIPI)
 	 #define CONFIG_FB_LCD_NT35523B_WJWX080030A_MIPI
 #elif defined(JD9365_WJWX080050A)
	 #define CONFIG_FB_LCD_JD9365_WJWX080050A
 #elif defined(HX8394D_KD080D24_31NH_B1)
	 #define CONFIG_FB_LCD_HX8394D_KD080D24_31NH_B1_MIPI
 #elif defined(NT35521_N080ICE_GB0)
    #define CONFIG_FB_LCD_NT35521_MIPI_N080ICE_GB0
 #endif
#elif defined(ZEDIEL_SI7068SD)
	#if defined(NT51017H_DP_SPC_Y86109_02_MIPI)
		#define CONFIG_FB_LCD_NT51017H_DP_SPC_Y86109_02_MIPI
	#elif defined(EK79007A_IPS_MIPI)
     #define CONFIG_FB_LCD_EK79007A_IPS_MIPI
	#endif
#elif defined(ZEDIEL_SI7067SC)
  #if defined(ILI6180_IPS_MIPI) 
   #define CONFIG_FB_LCD_ILI6180_IPS_MIPI
  #elif defined(ILI6180_RHF069IN16V0_IPS_MIPI) 
   #define CONFIG_FB_LCD_ILI6180_RHF069IN16V0_IPS_MIPI
  #elif defined(HX8394D_BLD_PBTT070H012) 
   #define CONFIG_FB_LCD_HX8394D_BLD_PBTT070H012
  #elif defined(NT51021_SL007PN20D1417_A00) 
   #define CONFIG_FB_LCD_NT51021_SL007PN20D1417_A00
  #elif defined(HX8279_MIPI_RS698CTHX) 
   #define CONFIG_FB_LCD_HX8279_MIPI_RS698CTHX
  #elif defined(HX8279_MIPI_RS695CTHX) 
   #define CONFIG_FB_LCD_HX8279_MIPI_RS695CTHX
  #elif defined(JD9365_MIPI_K695_BM2B602_A) 
   #define CONFIG_FB_LCD_JD9365_MIPI_K695_BM2B602_A 
  #elif defined(JD9365_MIPI_K695_BM2B602_A_2LANE) 
   #define CONFIG_FB_LCD_JD9365_MIPI_K695_BM2B602_A_2LANE  
  #elif defined(H070NWS001_MIPI)
   #define CONFIG_FB_LCD_H070NWS001_MIPI
  #endif
#elif defined(ZEDIEL_SI7537SC)
  #if defined(MIPI_B070ATN020) 
   #define CONFIG_FB_LCD_MIPI_B070ATN020
  #elif defined(JD9365_MIPI_K695_BM2B602_A) 
   #define CONFIG_FB_LCD_JD9365_MIPI_K695_BM2B602_A
  #elif defined(NT51021_SL007PN20D1417_A00) 
   #define CONFIG_FB_LCD_NT51021_SL007PN20D1417_A00
  #endif
#elif defined(ZEDIEL_SI706AKA)||defined(ZEDIEL_SI706AKB)||defined(ZEDIEL_SI101AKA)
 #if defined(EK79007A_IPS_MIPI)
     #define CONFIG_FB_LCD_EK79007A_IPS_MIPI
 #elif defined(EK79007A_TN_MIPI_TB101_F3024E120A_00)
     #define CONFIG_FB_LCD_EK79007A_TN_MIPI_TB101_F3024E120A_00
 #elif defined(ZEDIEL_ILI9881C_MIPI_SQ101ABII312)
	 #define CONFIG_FB_LCD_ILI9881C_SQ101ABII312
 #else
 	 #define CONFIG_FB_LCD_EK79007A_IPS_MIPI
 #endif
#elif defined(ZEDIEL_SI706ASA)
  #if defined(JD9366_MIPI_H101IV027004_40B)
     #define CONFIG_FB_LCD_JD9366_MIPI_H101IV027004_40B
  #elif defined(JD9364_MIPI_H101NL027004_40L)
	 #define CONFIG_FB_LCD_JD9364_MIPI_H101NL027004_40L
	#elif defined(JD9364_MIPI_WJWX101062A)
	 #define CONFIG_FB_LCD_JD9364_MIPI_WJWX101062A
	#elif defined(JD9365_PX101IH27810188A)
	 #define CONFIG_FB_LCD_JD9365_PX101IH27810188A
  #elif defined(JD9366_MIPI_H080IV021006_31)
     #define CONFIG_FB_LCD_JD9366_MIPI_H080IV021006_31
 #elif defined(JD9366_MIPI_HX00821_02A)
     #define CONFIG_FB_LCD_JD9366_MIPI_HX00821_02A
  #elif defined(JD9367_MIPI_H080NL021016_31G) || defined(JD9367_MIPI_H080NL021016_31G_3L)
    #define CONFIG_FB_LCD_JD9367_MIPI_H080NL021016_31G
 #elif defined(NT35521S_MIPI_HX10127_02A)
    #define CONFIG_FB_LCD_NT35521S_MIPI_HX10127_02A
 #elif defined(EK79029_MIPI_H101IV027004_40E)
    #define CONFIG_FB_LCD_EK79029_MIPI_H101IV027004_40E
 #elif defined(NT35521_MIPI_HXFPC101C04)
    #define CONFIG_FB_LCD_NT35521_MIPI_HXFPC101C04
 #elif defined(NT35521_MIPI_SL101PC27Y0877_B00)
    #define CONFIG_FB_LCD_NT35521_MIPI_SL101PC27Y0877_B00
 #elif defined(ZEDIEL_JD9365_XPP101B215_00)
	#define CONFIG_FB_LCD_JD9365_XPP101B215_00
 #endif
 #elif defined(ZEDIEL_SI706ASB)
  #if defined(NT35521S_MIPI_COWIN101CI272640178A)
 	#define CONFIG_FB_LCD_NT35521S_MIPI_COWIN101CI272640178A
	#elif defined(NT35521S_MIPI_WG10115882881NB)
 	#define CONFIG_FB_LCD_NT35521S_MIPI_WG10115882881NB
	#elif defined(EK79029_IPS_MIPI_COWIN101HI272640113C)
 	#define CONFIG_FB_LCD_EK79029_IPS_MIPI_COWIN101HI272640113C
 	#elif defined(OT1287A_MIPI_WG10117882881AA)
 	#define CONFIG_FB_LCD_OT1287A_MIPI_WG10117882881AA
	#elif defined(EK79029_MIPI_SM101_126A1)
 	#define CONFIG_FB_LCD_EK79029_MIPI_SM101_126A1
  #endif
  #elif defined(ZEDIEL_SI106ASB)||defined(ZEDIEL_SI100MAA)||defined(ZEDIEL_SI006ASB)
	#if defined(K101IM2BYL03AL)
	#define CONFIG_FB_LCD_K101IM2BYL03AL
	#endif
	#if defined(CXP101B002_46_40)
	#define CONFIG_FB_LCD_CXP101B002_46_40
	#endif
	#if defined(BI31TA8001_21H)
	#define CONFIG_FB_LCD_BI31TA8001_21H
	#endif
	#if defined(K101IM2BYL03AL_CXP101B002_46_40)
	#define CONFIG_FB_LCD_CXP101B002_46_40
	#define CONFIG_FB_LCD_K101IM2BYL03AL
	#endif
	#if defined(LXJB101WIM260_27K_CXP101B002_46_40)
	#define CONFIG_FB_LCD_CXP101B002_46_40
	#define CONFIG_FB_LCD_LXJB101WIM260_27K
	#endif
	#if defined(TV101WXU_N90_9881_CXP101B002_46_40)
	#define CONFIG_FB_LCD_CXP101B002_46_40
	#define CONFIG_FB_LCD_TV101WXU_N90_9881
	#endif
	#if defined(LCD_9365_1129_K101IM2BYL03AL)
	#define CONFIG_FB_LCD_9365_1129
	#define CONFIG_FB_LCD_K101IM2BYL03AL
	#endif
	#if defined(LCD_9365_1129_WCGX88577_101)
	#define CONFIG_FB_LCD_9365_1129
	#define CONFIG_FB_LCD_WCGX88577_101
	#endif
#elif defined(ZEDIEL_RD401)
	#if defined(JD9161_XBD397_TN_WB076A)
 		#define CONFIG_FB_LCD_JD9161_XBD397_TN_WB076A
	#endif
#else // default ZEDIEL_SI7067KA Project
#define CONFIG_FB_LCD_EK79007A_IPS_MIPI
#endif
//#define CONFIG_FB_LCD_EK79007A_IPS_MIPI_EK73217ACGA

//#define CONFIG_FB_LCD_NT35516_MIPI
#define CONFIG_SYS_WHITE_ON_BLACK
#ifdef  LCD_TEST_PATTERN
#define CONSOLE_COLOR_RED 0xf800
#define CONSOLE_COLOR_GREEN 0x07e0
#define CONSOLE_COLOR_YELLOW 0x07e0
#define CONSOLE_COLOR_BLUE 0x001f
#define CONSOLE_COLOR_MAGENTA 0x001f
#define CONSOLE_COLOR_CYAN 0x001f
#endif
#endif // CONFIG_LCD

/*for sysdump*/
#define CONFIG_SPRD_SYSDUMP
#define CONFIG_RAMDUMP_NO_SPLIT 1	/* Don't split sysdump file */
#define REAL_SDRAM_SIZE 0x40000000	/*dump 1G */


#define CALIBRATE_ENUM_MS 3000
#define CALIBRATE_IO_MS 2000

//#define LOW_BAT_ADC_LEVEL 782 /*phone battery adc value low than this value will not boot up*/
#define LOW_BAT_VOL            3400 /*phone battery voltage low than this value will not boot up*/
#define LOW_BAT_VOL_CHG        3300    //3.3V charger connect

#define PWR_KEY_DETECT_CNT 2 /*this should match the count of boot_pwr_check() function */
#define ALARM_LEAD_SET_MS 0 /* time set for alarm boot in advancd */

#define PHYS_OFFSET_ADDR			0x80000000
#define TD_CP_OFFSET_ADDR			0x8000000	/*128*/
#define TD_CP_SDRAM_SIZE			0x1200000	/*18M*/
#define WCDMA_CP_OFFSET_ADDR		0x8000000	/*128M*/
#define WCDMA_CP_SDRAM_SIZE		0x1b00000	/*27M*/
#define WCN_CP_OFFSET_ADDR		0x0a800000	/*168M*/
#define WCN_CP_SDRAM_SIZE		0x201000	/*cp2size*/

#define SIPC_APCP_RESET_ADDR_SIZE	0xC00	/*3K*/
#define SIPC_APCP_RESET_SIZE	0x1000	/*4K*/
#define SIPC_TD_APCP_START_ADDR		(PHYS_OFFSET_ADDR + TD_CP_OFFSET_ADDR + TD_CP_SDRAM_SIZE - SIPC_APCP_RESET_SIZE)	/*0x897FF000*/
#define SIPC_WCDMA_APCP_START_ADDR	(PHYS_OFFSET_ADDR + WCDMA_CP_OFFSET_ADDR + WCDMA_CP_SDRAM_SIZE - SIPC_APCP_RESET_SIZE) /*0x899F0000*/
#define SIPC_WCN_APCP_START_ADDR		(PHYS_OFFSET_ADDR + WCN_CP_OFFSET_ADDR + WCN_CP_SDRAM_SIZE - SIPC_APCP_RESET_SIZE) /*0x94EFF000*/
#define CALIBRATION_FLAG               (PHYS_OFFSET_ADDR + WCDMA_CP_OFFSET_ADDR + WCDMA_CP_SDRAM_SIZE - 0x400)
#define CALIBRATION_FLAG_WCDMA   CALIBRATION_FLAG



#define CONFIG_PBINT_7S_RESET_V0
/*7S reset config*/
#define CONFIG_7S_RST_MODULE_EN		1	//0:disable module; 1:enable module

#define CONFIG_7S_RST_SW_MODE		1	//0:hw reset,1:arm reset,power keep on
#define CONFIG_7S_RST_SHORT_MODE	1	//0:long press then release key to trigger;1:press key some time to trigger

#define USB_PHY_TUNE_VALUE 0x44073e33

/*control the CP need to boot*/
#define modem_cp0_enable 1
#define modem_cp1_enable 0
#define modem_cp2_enable 1

#define CALIBRATION_FLAG_CP0 CALIBRATION_FLAG_WCDMA

#define DT_ADR          0x85400000
#define KERNEL_ADR      0x80008000
#define VLX_TAG_ADDR    0x82000100
#define RAMDISK_ADR     0x85500000
#define CONFIG_SPRD_VBAT_CHEK
#define CONFIG_USB_DOWNLOAD
#define CONFIG_DWC_OTG
#define CONFIG_ARM32
#define CONFIG_ARCH_SHARK
#define CONFIG_PREBOOT "role"
#define CONFIG_BOARD_LATE_INIT


#if defined(CHG_IC_2713)||defined(ZEDIEL_RD401)
#else
#define CONFIG_SPRD_EXT_IC_POWER
#define CONFIG_SYS_I2C
#define CONFIG_FAN54015_CHARGE_IC
#define CONFIG_SPRD_I2C
#endif

#endif /* __CONFIG_H */

