{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609411759681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609411759681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 31 17:49:19 2020 " "Processing started: Thu Dec 31 17:49:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609411759681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411759681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411759681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609411760083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609411760083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609411766081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609411766108 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(57) " "Verilog HDL assignment warning at controller.sv(57): truncated value with size 32 to match size of target (1)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609411766109 "|controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller.sv(58) " "Verilog HDL assignment warning at controller.sv(58): truncated value with size 32 to match size of target (1)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609411766109 "|controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controller.sv(86) " "Verilog HDL Case Statement warning at controller.sv(86): incomplete case statement has no default case item" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1609411766112 "|controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.sv(86) " "Verilog HDL Case Statement information at controller.sv(86): all case item expressions in this case statement are onehot" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1609411766112 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reset_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"reset_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_layer_index_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"w_layer_index_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_row_index_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"w_row_index_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_load_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"is_load_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code_reset_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"code_reset_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "code_active_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"code_active_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "is_update_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"is_update_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i_is_load_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"i_is_load_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_w_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"load_w_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "backprop_cost_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"backprop_cost_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766113 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "use_z_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"use_z_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766114 "|controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "epoch_size_reg controller.sv(86) " "Verilog HDL Always Construct warning at controller.sv(86): inferring latch(es) for variable \"epoch_size_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1609411766114 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "use_z_reg controller.sv(86) " "Inferred latch for \"use_z_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "backprop_cost_reg controller.sv(86) " "Inferred latch for \"backprop_cost_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_w_reg controller.sv(86) " "Inferred latch for \"load_w_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i_is_load_reg controller.sv(86) " "Inferred latch for \"i_is_load_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_update_reg controller.sv(86) " "Inferred latch for \"is_update_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_active_reg controller.sv(86) " "Inferred latch for \"code_active_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code_reset_reg controller.sv(86) " "Inferred latch for \"code_reset_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "is_load_reg controller.sv(86) " "Inferred latch for \"is_load_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_row_index_reg\[0\] controller.sv(86) " "Inferred latch for \"w_row_index_reg\[0\]\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766115 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_layer_index_reg\[0\] controller.sv(86) " "Inferred latch for \"w_layer_index_reg\[0\]\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766116 "|controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_reg controller.sv(86) " "Inferred latch for \"reset_reg\" at controller.sv(86)" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766116 "|controller"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "load_w_reg is_load_reg " "Duplicate LATCH primitive \"load_w_reg\" merged with LATCH primitive \"is_load_reg\"" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1609411766471 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1609411766471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "reset_reg " "Latch reset_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_count\[4\] " "Ports D and ENA on the latch are fed by the same signal code_count\[4\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_layer_index_reg\[0\] " "Latch w_layer_index_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "w_row_index_reg\[0\] " "Latch w_row_index_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_count\[0\] " "Ports D and ENA on the latch are fed by the same signal code_count\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "is_load_reg " "Latch is_load_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_reset_reg " "Latch code_reset_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA code_count\[0\] " "Ports D and ENA on the latch are fed by the same signal code_count\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "code_active_reg " "Latch code_active_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "use_z_reg " "Latch use_z_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "i_is_load_reg " "Latch i_is_load_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "backprop_cost_reg " "Latch backprop_cost_reg has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1609411766473 ""}  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 86 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1609411766473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "is_update GND " "Pin \"is_update\" is stuck at GND" {  } { { "controller.sv" "" { Text "G:/neural-burning/controller/controller.sv" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1609411766490 "|controller|is_update"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1609411766490 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609411766546 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609411766802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609411766802 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609411766863 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609411766863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609411766863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609411766863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609411766889 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 31 17:49:26 2020 " "Processing ended: Thu Dec 31 17:49:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609411766889 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609411766889 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609411766889 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609411766889 ""}
