// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cmdAggregator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rdCmdIn_V_TVALID,
        wrCmdIn_V_TVALID,
        aggregateMemCmd_V_din,
        aggregateMemCmd_V_full_n,
        aggregateMemCmd_V_write,
        rdCmdIn_V_TDATA,
        rdCmdIn_V_TREADY,
        wrCmdIn_V_TDATA,
        wrCmdIn_V_TREADY
);

parameter    ap_ST_iter0_fsm_state1 = 1'd1;
parameter    ap_ST_iter1_fsm_state2 = 2'd2;
parameter    ap_ST_iter1_fsm_state0 = 2'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   rdCmdIn_V_TVALID;
input   wrCmdIn_V_TVALID;
output  [20:0] aggregateMemCmd_V_din;
input   aggregateMemCmd_V_full_n;
output   aggregateMemCmd_V_write;
input  [39:0] rdCmdIn_V_TDATA;
output   rdCmdIn_V_TREADY;
input  [39:0] wrCmdIn_V_TDATA;
output   wrCmdIn_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[20:0] aggregateMemCmd_V_din;
reg aggregateMemCmd_V_write;
reg rdCmdIn_V_TREADY;
reg wrCmdIn_V_TREADY;

reg    ap_done_reg;
reg   [0:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [1:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
wire   [0:0] tmp_nbreadreq_fu_44_p3;
wire   [0:0] tmp_3_nbreadreq_fu_52_p3;
reg    ap_predicate_op7_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_125;
reg   [0:0] tmp_3_reg_129;
reg    ap_predicate_op18_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state2;
reg    rdCmdIn_V_TDATA_blk_n;
reg    wrCmdIn_V_TDATA_blk_n;
reg    aggregateMemCmd_V_blk_n;
wire   [11:0] tempExtCtrlWord_addr_1_fu_79_p1;
reg   [11:0] tempExtCtrlWord_addr_1_reg_133;
reg   [7:0] tempExtCtrlWord_coun_1_reg_138;
wire   [11:0] tempExtCtrlWord_addr_fu_93_p1;
reg   [11:0] tempExtCtrlWord_addr_reg_143;
reg   [7:0] tempExtCtrlWord_coun_reg_148;
wire   [20:0] tmp_3_1_fu_107_p4;
wire   [20:0] tmp_1_fu_116_p4;
reg   [0:0] ap_NS_iter0_fsm;
reg   [1:0] ap_NS_iter1_fsm;
reg    ap_condition_121;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_iter0_fsm = 1'd1;
#0 ap_CS_iter1_fsm = 2'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_done_reg == 1'b1) | ((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (tmp_3_nbreadreq_fu_52_p3 == 1'd1) & (tmp_nbreadreq_fu_44_p3 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tempExtCtrlWord_addr_1_reg_133 <= tempExtCtrlWord_addr_1_fu_79_p1;
        tempExtCtrlWord_coun_1_reg_138 <= {{rdCmdIn_V_TDATA[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (tmp_nbreadreq_fu_44_p3 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tempExtCtrlWord_addr_reg_143 <= tempExtCtrlWord_addr_fu_93_p1;
        tempExtCtrlWord_coun_reg_148 <= {{wrCmdIn_V_TDATA[39:32]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (tmp_nbreadreq_fu_44_p3 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_3_reg_129 <= rdCmdIn_V_TVALID;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        tmp_reg_125 <= wrCmdIn_V_TVALID;
    end
end

always @ (*) begin
    if ((((tmp_reg_125 == 1'd1) & (1'b1 == ap_CS_iter1_fsm_state2)) | ((1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op18_write_state2 == 1'b1)))) begin
        aggregateMemCmd_V_blk_n = aggregateMemCmd_V_full_n;
    end else begin
        aggregateMemCmd_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_121)) begin
        if ((tmp_reg_125 == 1'd1)) begin
            aggregateMemCmd_V_din = tmp_1_fu_116_p4;
        end else if ((ap_predicate_op18_write_state2 == 1'b1)) begin
            aggregateMemCmd_V_din = tmp_3_1_fu_107_p4;
        end else begin
            aggregateMemCmd_V_din = 'bx;
        end
    end else begin
        aggregateMemCmd_V_din = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_done_reg == 1'b1) | ((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1))) & (tmp_reg_125 == 1'd1) & (1'b1 == ap_CS_iter1_fsm_state2)) | (~((ap_done_reg == 1'b1) | ((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2) & (ap_predicate_op18_write_state2 == 1'b1)))) begin
        aggregateMemCmd_V_write = 1'b1;
    end else begin
        aggregateMemCmd_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | ((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op7_read_state1 == 1'b1))) begin
        rdCmdIn_V_TDATA_blk_n = rdCmdIn_V_TVALID;
    end else begin
        rdCmdIn_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1) & (ap_predicate_op7_read_state1 == 1'b1))) begin
        rdCmdIn_V_TREADY = 1'b1;
    end else begin
        rdCmdIn_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_44_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        wrCmdIn_V_TDATA_blk_n = wrCmdIn_V_TVALID;
    end else begin
        wrCmdIn_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (tmp_nbreadreq_fu_44_p3 == 1'd1) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        wrCmdIn_V_TREADY = 1'b1;
    end else begin
        wrCmdIn_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state2 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & ~((ap_done_reg == 1'b1) | ((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | ((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1))) & ((1'b0 == ap_CS_iter0_fsm_state1) | ((1'b1 == ap_CS_iter0_fsm_state1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))))))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b1 == ap_CS_iter1_fsm_state2) & (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)))) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state2;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state2 = ap_CS_iter1_fsm[32'd1];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((wrCmdIn_V_TVALID == 1'b0) & (tmp_nbreadreq_fu_44_p3 == 1'd1)) | ((rdCmdIn_V_TVALID == 1'b0) & (ap_predicate_op7_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_121 = (~((ap_done_reg == 1'b1) | ((1'b0 == aggregateMemCmd_V_full_n) & (tmp_reg_125 == 1'd1)) | ((1'b0 == aggregateMemCmd_V_full_n) & (ap_predicate_op18_write_state2 == 1'b1))) & (1'b1 == ap_CS_iter1_fsm_state2));
end

always @ (*) begin
    ap_predicate_op18_write_state2 = ((tmp_3_reg_129 == 1'd1) & (tmp_reg_125 == 1'd0));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((tmp_3_nbreadreq_fu_52_p3 == 1'd1) & (tmp_nbreadreq_fu_44_p3 == 1'd0));
end

assign tempExtCtrlWord_addr_1_fu_79_p1 = rdCmdIn_V_TDATA[11:0];

assign tempExtCtrlWord_addr_fu_93_p1 = wrCmdIn_V_TDATA[11:0];

assign tmp_1_fu_116_p4 = {{{{1'd1}, {tempExtCtrlWord_coun_reg_148}}}, {tempExtCtrlWord_addr_reg_143}};

assign tmp_3_1_fu_107_p4 = {{{{1'd0}, {tempExtCtrlWord_coun_1_reg_138}}}, {tempExtCtrlWord_addr_1_reg_133}};

assign tmp_3_nbreadreq_fu_52_p3 = rdCmdIn_V_TVALID;

assign tmp_nbreadreq_fu_44_p3 = wrCmdIn_V_TVALID;

endmodule //cmdAggregator
