var group__hal__spi__slave__struct =
[
    [ "hal_spi_slave_config_t", "structhal__spi__slave__config__t.html", [
      [ "bit_order", "structhal__spi__slave__config__t.html#aa095791cb53c22ff6e819f30ae8cde9d", null ],
      [ "phase", "structhal__spi__slave__config__t.html#a2cce0ed88ee3d7e72349a47474c5de88", null ],
      [ "polarity", "structhal__spi__slave__config__t.html#ab8ea10cc1684cfb684f2054dfed7f157", null ],
      [ "timeout_threshold", "structhal__spi__slave__config__t.html#aea9c7a0f0dcff7e5fb5c4b2829e807df", null ]
    ] ],
    [ "hal_spi_slave_transaction_status_t", "structhal__spi__slave__transaction__status__t.html", [
      [ "fsm_status", "structhal__spi__slave__transaction__status__t.html#a97ce27e75f77f9b2a3a1c7c1328eb6ae", null ],
      [ "interrupt_status", "structhal__spi__slave__transaction__status__t.html#adaa0649b60f4dfb08f0adf6561450c9e", null ]
    ] ],
    [ "hal_spi_slave_bypass_config_t", "structhal__spi__slave__bypass__config__t.html", [
      [ "cs", "structhal__spi__slave__bypass__config__t.html#a36e28033994c552bff925cb3bbcc4528", null ],
      [ "mode", "structhal__spi__slave__bypass__config__t.html#a59af95baea9a978b076f3228205e8008", null ],
      [ "port", "structhal__spi__slave__bypass__config__t.html#a55b97c7d61d44ac791a86621f92f458c", null ]
    ] ],
    [ "hal_spi_slave_vfifo_config_t", "structhal__spi__slave__vfifo__config__t.html", [
      [ "rx_buffer", "structhal__spi__slave__vfifo__config__t.html#a17e1b00923db938e63bac57d0a983a06", null ],
      [ "rx_buffer_size", "structhal__spi__slave__vfifo__config__t.html#a2540bc9a02b6dfb6fe58a8496c58afbb", null ],
      [ "rx_threshold", "structhal__spi__slave__vfifo__config__t.html#af2401c4d171a1fe8bf59b69f8421de0c", null ],
      [ "transfer_type", "structhal__spi__slave__vfifo__config__t.html#a76faf8ccb5bdf08e72517033990e2f40", null ],
      [ "tx_buffer", "structhal__spi__slave__vfifo__config__t.html#a875b3fbe80637e53938a5b106f3a03b4", null ],
      [ "tx_buffer_size", "structhal__spi__slave__vfifo__config__t.html#a851ed1e9fa8b7874990afde3a9f0a9f8", null ],
      [ "tx_threshold", "structhal__spi__slave__vfifo__config__t.html#a0328fb81dd3570ea5e300d6d29bebf67", null ]
    ] ],
    [ "hal_spi_slave_dma_transfer_type_t", "group__hal__spi__slave__struct.html#gad80cf1835047b02fc40eb92ddfcb146b", [
      [ "HAL_SPI_SLAVE_DMA_TRANSFER_TYPE_AUTO_CONTROL", "group__hal__spi__slave__struct.html#ggad80cf1835047b02fc40eb92ddfcb146ba457806f59a456f76b6cfbb6e734a3ad7", null ],
      [ "HAL_SPI_SLAVE_DMA_TRANSFER_TYPE_SINGLE_BYTE", "group__hal__spi__slave__struct.html#ggad80cf1835047b02fc40eb92ddfcb146ba454f38a5965d8216a5bb61654bbec034", null ],
      [ "HAL_SPI_SLAVE_DMA_TRANSFER_TYPE_SINGLE_WORD", "group__hal__spi__slave__struct.html#ggad80cf1835047b02fc40eb92ddfcb146bafbdbac970cf78980260cdb2e54970d4a", null ],
      [ "HAL_SPI_SLAVE_DMA_TRANSFER_TYPE_BURST4_WORD", "group__hal__spi__slave__struct.html#ggad80cf1835047b02fc40eb92ddfcb146ba4e76c078ec51b8129fc0dd867d92cf1b", null ],
      [ "HAL_SPI_SLAVE_DMA_TRANSFER_TYPE_MAX", "group__hal__spi__slave__struct.html#ggad80cf1835047b02fc40eb92ddfcb146ba0c09f9ab634c9f363f4c2694e038c1c2", null ]
    ] ]
];