Timing Analyzer report for top_module
Sun Mar 30 21:11:44 2025
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'CLK'
 23. Slow 1200mV 0C Model Hold: 'CLK'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'CLK'
 31. Fast 1200mV 0C Model Hold: 'CLK'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top_module                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.19        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.5%      ;
;     Processor 3            ;   5.6%      ;
;     Processor 4            ;   3.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; db/SDC3.sdc   ; OK     ; Sun Mar 30 21:11:41 2025 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 215.01 MHz ; 215.01 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.349 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.341 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; CLK   ; 1.000 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.272      ; 4.971      ;
; 0.412 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.272      ; 4.908      ;
; 0.435 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.064     ; 4.516      ;
; 0.458 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.803      ;
; 0.544 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.091     ; 4.380      ;
; 0.548 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.401      ;
; 0.560 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.276      ; 4.764      ;
; 0.587 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.674      ;
; 0.588 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[7]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.070     ; 4.357      ;
; 0.599 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.272      ; 4.721      ;
; 0.623 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.638      ;
; 0.624 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.091     ; 4.300      ;
; 0.624 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.091     ; 4.300      ;
; 0.628 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.321      ;
; 0.633 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.091     ; 4.291      ;
; 0.637 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.312      ;
; 0.650 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.611      ;
; 0.666 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.595      ;
; 0.680 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.269      ;
; 0.689 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.272      ; 4.631      ;
; 0.697 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.234      ;
; 0.706 ; seg7_data2:SEG7_DATA2|count2[6]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.243      ;
; 0.712 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.219      ;
; 0.713 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.091     ; 4.211      ;
; 0.750 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.040     ; 4.225      ;
; 0.754 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.177      ;
; 0.756 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.505      ;
; 0.757 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.054     ; 4.204      ;
; 0.758 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.040     ; 4.217      ;
; 0.765 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.187      ;
; 0.765 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.054     ; 4.196      ;
; 0.769 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.180      ;
; 0.774 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.062     ; 4.179      ;
; 0.782 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 4.147      ;
; 0.793 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][6]                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.037     ; 4.185      ;
; 0.796 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.465      ;
; 0.798 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.217      ; 4.467      ;
; 0.809 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[4]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.008      ; 4.214      ;
; 0.813 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.217      ; 4.452      ;
; 0.818 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.040     ; 4.157      ;
; 0.820 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.443     ; 3.752      ;
; 0.826 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.040     ; 4.149      ;
; 0.827 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.217      ; 4.438      ;
; 0.828 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.213      ; 4.433      ;
; 0.834 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.097      ;
; 0.834 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.097      ;
; 0.837 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.276      ; 4.487      ;
; 0.841 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[0]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.090      ;
; 0.843 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.088      ;
; 0.846 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.085      ;
; 0.851 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.270      ; 4.467      ;
; 0.854 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.077      ;
; 0.856 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[0]                                                                                             ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.256      ; 4.448      ;
; 0.858 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.040     ; 4.117      ;
; 0.861 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.083     ; 4.071      ;
; 0.862 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.064     ; 4.089      ;
; 0.862 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 4.067      ;
; 0.862 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 4.067      ;
; 0.865 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.054     ; 4.096      ;
; 0.871 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 4.058      ;
; 0.877 ; seg7_data2:SEG7_DATA2|count2[2]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.091     ; 4.047      ;
; 0.878 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.058     ; 4.079      ;
; 0.880 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.065     ; 4.070      ;
; 0.881 ; seg7_data2:SEG7_DATA2|count2[2]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.068      ;
; 0.892 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[4]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.083     ; 4.040      ;
; 0.893 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.083     ; 4.039      ;
; 0.894 ; seg7_data2:SEG7_DATA2|count2[5]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 4.055      ;
; 0.895 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]                                                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.057      ;
; 0.901 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                                                                                ; CLK          ; CLK         ; 5.000        ; -0.042     ; 4.072      ;
; 0.903 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.065     ; 4.047      ;
; 0.906 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.059     ; 4.050      ;
; 0.907 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; -0.112     ; 4.029      ;
; 0.910 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[2]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 4.019      ;
; 0.913 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|count2[9]                                                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.065     ; 4.037      ;
; 0.916 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[2]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 4.013      ;
; 0.918 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.211      ; 4.341      ;
; 0.918 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[7]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.431     ; 3.666      ;
; 0.923 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.008      ;
; 0.926 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.040     ; 4.049      ;
; 0.926 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.446     ; 3.643      ;
; 0.927 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.256      ; 4.377      ;
; 0.929 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.084     ; 4.002      ;
; 0.930 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[2]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.022      ;
; 0.930 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[0]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.022      ;
; 0.930 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.022      ;
; 0.931 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[3]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.021      ;
; 0.932 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[6]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.020      ;
; 0.933 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.037     ; 4.045      ;
; 0.934 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[4]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.018      ;
; 0.934 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.063     ; 4.018      ;
; 0.939 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.064     ; 4.012      ;
; 0.942 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[6]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 3.987      ;
; 0.945 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[3]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[7]                                                                                  ; CLK          ; CLK         ; 5.000        ; -0.070     ; 4.000      ;
; 0.949 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.446     ; 3.620      ;
; 0.951 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.086     ; 3.978      ;
; 0.958 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.266      ; 4.356      ;
; 0.960 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_sin_rtl_0|altsyncram_ov81:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][11]                                                                                                                                ; CLK          ; CLK         ; 5.000        ; -0.012     ; 4.043      ;
; 0.961 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.084     ; 3.970      ;
; 0.962 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.037     ; 4.016      ;
; 0.965 ; seg7_data2:SEG7_DATA2|count2[8]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.066     ; 3.984      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]            ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7] ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]            ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]            ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.355 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                             ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                             ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                        ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                        ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                        ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                           ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                           ; CLK          ; CLK         ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_start1                                                                                 ; uart_tx:UART_TX|state.s_start1                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_idle                                                                                   ; uart_tx:UART_TX|state.s_idle                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|en_cnt                                                                                         ; uart_tx:UART_TX|en_cnt                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                   ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_done_o                                                                                      ; uart_tx:UART_TX|tx_done_o                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[0]                                                                                     ; uart_tx:UART_TX|tx_bits[0]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[2]                                                                                     ; uart_tx:UART_TX|tx_bits[2]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|tx_bits[1]                                                                                     ; uart_tx:UART_TX|tx_bits[1]                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_tx:UART_TX|state.s_wr                                                                                     ; uart_tx:UART_TX|state.s_wr                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|seg[6]                                                                                   ; seg7_data2:SEG7_DATA2|seg[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|data[1][3]                                                                               ; seg7_data2:SEG7_DATA2|data[1][3]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|data[1][2]                                                                               ; seg7_data2:SEG7_DATA2|data[1][2]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|data[1][1]                                                                               ; seg7_data2:SEG7_DATA2|data[1][1]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|data[0][3]                                                                               ; seg7_data2:SEG7_DATA2|data[0][3]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|data[0][1]                                                                               ; seg7_data2:SEG7_DATA2|data[0][1]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|data[0][2]                                                                               ; seg7_data2:SEG7_DATA2|data[0][2]                                                                               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                                                                      ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                                                                      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|dig[3]                                                                                   ; seg7_data2:SEG7_DATA2|dig[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|dig[2]                                                                                   ; seg7_data2:SEG7_DATA2|dig[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|dig[1]                                                                                   ; seg7_data2:SEG7_DATA2|dig[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; seg7_data2:SEG7_DATA2|dig[0]                                                                                   ; seg7_data2:SEG7_DATA2|dig[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[0]                                                                                   ; uart_rx:UART_RX|data_temp[0]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[1]                                                                                   ; uart_rx:UART_RX|data_temp[1]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[2]                                                                                   ; uart_rx:UART_RX|data_temp[2]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[3]                                                                                   ; uart_rx:UART_RX|data_temp[3]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[4]                                                                                   ; uart_rx:UART_RX|data_temp[4]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[5]                                                                                   ; uart_rx:UART_RX|data_temp[5]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[6]                                                                                   ; uart_rx:UART_RX|data_temp[6]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[6] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[6] ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[7] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[7] ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[7] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[7] ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[8] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[8] ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[8] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr_angle[8] ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|start_modify   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|start_modify   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; uart_rx:UART_RX|data_temp[7]                                                                                   ; uart_rx:UART_RX|data_temp[7]                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|en_rd           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|en_rd           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                   ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]          ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE     ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[5]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[5]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[7]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[7]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[1]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[1]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[1]           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[1]           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[0]           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[0]           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[3]           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[3]           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[2]           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[2]           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[2]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[2]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[6]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[6]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[6]           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[6]           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[4]           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[4]           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[5]           ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[5]           ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[4]      ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[4]      ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state.IDLE ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state.IDLE ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[1]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[1]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[2]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[2]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[1]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[0]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[3]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|k[2]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[3]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[3]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[0]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr[0]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state.IDLE  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|cur_state.IDLE  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[1]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[0]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|k[0]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[0]       ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[0]       ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state.IDLE  ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|cur_state.IDLE  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]            ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]               ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.735 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 238.32 MHz ; 238.32 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.804 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.297 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                         ; To Node                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.804 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.238      ; 4.474      ;
; 0.857 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.369      ;
; 0.858 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.238      ; 4.420      ;
; 0.860 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.056     ; 4.099      ;
; 0.960 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.243      ; 4.323      ;
; 1.009 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.926      ;
; 1.013 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[7]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.064     ; 3.938      ;
; 1.019 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.207      ;
; 1.029 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.927      ;
; 1.032 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.238      ; 4.246      ;
; 1.034 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.192      ;
; 1.058 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.877      ;
; 1.060 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.166      ;
; 1.071 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.864      ;
; 1.072 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.863      ;
; 1.073 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.153      ;
; 1.078 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.238      ; 4.200      ;
; 1.092 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.864      ;
; 1.098 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.858      ;
; 1.102 ; seg7_data2:SEG7_DATA2|count2[6]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.854      ;
; 1.114 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.842      ;
; 1.115 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[4]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.078     ; 3.822      ;
; 1.117 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.109      ;
; 1.141 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.794      ;
; 1.147 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[1]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.791      ;
; 1.170 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.056      ;
; 1.175 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.191      ; 4.056      ;
; 1.177 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                            ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.782      ;
; 1.183 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.191      ; 4.048      ;
; 1.184 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.243      ; 4.099      ;
; 1.185 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.191      ; 4.046      ;
; 1.187 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.753      ;
; 1.188 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.796      ;
; 1.194 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.790      ;
; 1.197 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.759      ;
; 1.207 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|Im_i_temp[4]                                                                                                                                     ; CLK          ; CLK         ; 5.000        ; 0.014      ; 3.822      ;
; 1.208 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][6]                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.027     ; 3.780      ;
; 1.215 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.047     ; 3.753      ;
; 1.216 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.186      ; 4.010      ;
; 1.221 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.047     ; 3.747      ;
; 1.231 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.707      ;
; 1.236 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.704      ;
; 1.242 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.716      ;
; 1.244 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[0]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.078     ; 3.693      ;
; 1.244 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.235      ; 4.031      ;
; 1.245 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.713      ;
; 1.247 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[5]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.078     ; 3.690      ;
; 1.250 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.690      ;
; 1.254 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.730      ;
; 1.254 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.686      ;
; 1.260 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.724      ;
; 1.269 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[2]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.669      ;
; 1.272 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                 ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.183      ; 3.951      ;
; 1.273 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.402     ; 3.340      ;
; 1.274 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.048     ; 3.693      ;
; 1.278 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[0]                                                                                             ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.221      ; 3.983      ;
; 1.278 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.706      ;
; 1.279 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.659      ;
; 1.280 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.658      ;
; 1.282 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[3]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.076     ; 3.657      ;
; 1.282 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.656      ;
; 1.283 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.053     ; 3.679      ;
; 1.291 ; seg7_data2:SEG7_DATA2|count2[5]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.665      ;
; 1.293 ; seg7_data2:SEG7_DATA2|count2[2]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.642      ;
; 1.305 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.047     ; 3.663      ;
; 1.308 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[4]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.076     ; 3.631      ;
; 1.309 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[5]                                                                                                                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.076     ; 3.630      ;
; 1.316 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]                                                                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.056     ; 3.643      ;
; 1.319 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.075     ; 3.621      ;
; 1.321 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][13]                                                                                                                                ; CLK          ; CLK         ; 5.000        ; -0.032     ; 3.662      ;
; 1.321 ; seg7_data2:SEG7_DATA2|count2[2]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.635      ;
; 1.322 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[3]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.078     ; 3.615      ;
; 1.327 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; -0.111     ; 3.602      ;
; 1.331 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.627      ;
; 1.336 ; seg7_data2:SEG7_DATA2|count2[3]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[2]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.602      ;
; 1.341 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|count2[9]                                                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.616      ;
; 1.342 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                                                                                 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.234      ; 3.932      ;
; 1.344 ; seg7_data2:SEG7_DATA2|count2[0]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|count2[9]                                                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.613      ;
; 1.344 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                       ; CLK          ; CLK         ; 5.000        ; -0.031     ; 3.640      ;
; 1.347 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.611      ;
; 1.347 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                           ; CLK          ; CLK         ; 5.000        ; 0.221      ; 3.914      ;
; 1.347 ; seg7_data2:SEG7_DATA2|count2[1]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|count2[9]                                                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.610      ;
; 1.352 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[2]                                                                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                           ; CLK          ; CLK         ; 5.000        ; -0.078     ; 3.585      ;
; 1.355 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.602      ;
; 1.355 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; -0.163     ; 3.522      ;
; 1.358 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.057     ; 3.600      ;
; 1.360 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst2|data[0][4]                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.027     ; 3.628      ;
; 1.361 ; seg7_data2:SEG7_DATA2|count2[7]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[2]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.577      ;
; 1.362 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.402     ; 3.251      ;
; 1.363 ; seg7_data2:SEG7_DATA2|count2[6]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.572      ;
; 1.363 ; seg7_data2:SEG7_DATA2|count2[12]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.077     ; 3.575      ;
; 1.364 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.058     ; 3.593      ;
; 1.365 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[7]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                        ; CLK          ; CLK         ; 5.000        ; -0.392     ; 3.258      ;
; 1.366 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][2]                                                                                                                                 ; CLK          ; CLK         ; 5.000        ; -0.027     ; 3.622      ;
; 1.368 ; seg7_data2:SEG7_DATA2|count2[8]                                                                                                                                                                   ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.059     ; 3.588      ;
; 1.375 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[6]                                                                                             ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                 ; CLK          ; CLK         ; 5.000        ; 0.169      ; 3.834      ;
; 1.380 ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_sin_rtl_0|altsyncram_ov81:auto_generated|ram_block1a4~porta_address_reg0 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst3|data[0][11]                                                                                                                                ; CLK          ; CLK         ; 5.000        ; -0.002     ; 3.633      ;
; 1.380 ; seg7_data2:SEG7_DATA2|count2[15]                                                                                                                                                                  ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.080     ; 3.555      ;
; 1.381 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5]                                                                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6]                                                                                        ; CLK          ; CLK         ; 5.000        ; 0.275      ; 3.909      ;
; 1.381 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd                                                                                              ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.242      ; 3.901      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7]                               ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.309 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.309 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_start1                                                                                                               ; uart_tx:UART_TX|state.s_start1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|en_cnt                                                                                                                       ; uart_tx:UART_TX|en_cnt                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; seg7_data2:SEG7_DATA2|data[3][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[3][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; seg7_data2:SEG7_DATA2|data[2][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[2][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; seg7_data2:SEG7_DATA2|data[2][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[2][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; seg7_data2:SEG7_DATA2|data[2][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[2][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; seg7_data2:SEG7_DATA2|data[1][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[1][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; seg7_data2:SEG7_DATA2|data[1][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[1][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[3]                                                                                                                 ; uart_rx:UART_RX|data_temp[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[7]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[7]                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[8]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[8]                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|start_modify                                 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|start_modify                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|data_temp[7]                                                                                                                 ; uart_rx:UART_RX|data_temp[7]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                 ; INVERT_ADDR:INVERT_ADDR|en_o                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                        ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[5]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[5]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[7]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[7]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[1]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[1]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[1]                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[1]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[0]                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[0]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[3]                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[3]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[2]                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[2]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[2]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[2]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[6]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[6]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[6]                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[6]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[4]                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[4]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[5]                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[5]                                         ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[4]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[4]                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state.IDLE                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|cur_state.IDLE                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[4]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[4]                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[5]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[5]                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|i[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|cur_state.IDLE                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|cur_state.IDLE                                ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]                                     ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[3]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[0]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[0]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[4]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|k[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|i[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE                                ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                               ; INVERT_ADDR:INVERT_ADDR|invert                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                       ; INVERT_ADDR:INVERT_ADDR|cur_state.IDLE                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; uart_rx:UART_RX|rx_done_o                                                                                                                    ; uart_rx:UART_RX|rx_done_o                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|seg[6]                                                                                                                 ; seg7_data2:SEG7_DATA2|seg[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|data[3][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[3][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|data[3][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[3][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|data[1][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[1][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|data[0][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[0][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|data[0][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[0][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|data[0][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[0][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                                                                                                    ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|dig[3]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|dig[2]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|dig[1]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; seg7_data2:SEG7_DATA2|dig[0]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[3]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[3]                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[4]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[4]                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[4]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[4]                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[5]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[5]                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[5]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[5]                               ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 3.847 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 2.316 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; CLK   ; 1.000 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.316 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.148      ; 2.861      ;
; 2.351 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.148      ; 2.826      ;
; 2.380 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.590      ;
; 2.383 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.802      ;
; 2.397 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.747      ;
; 2.400 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.148      ; 2.777      ;
; 2.408 ; seg7_data2:SEG7_DATA2|count2[7]                                                                          ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.559      ;
; 2.413 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.558      ;
; 2.443 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.701      ;
; 2.451 ; seg7_data2:SEG7_DATA2|count2[6]                                                                          ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.516      ;
; 2.457 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.148      ; 2.720      ;
; 2.460 ; seg7_data2:SEG7_DATA2|count2[1]                                                                          ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.507      ;
; 2.462 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.682      ;
; 2.464 ; seg7_data2:SEG7_DATA2|count2[0]                                                                          ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.503      ;
; 2.467 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.677      ;
; 2.468 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                         ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.521      ;
; 2.469 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                         ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.520      ;
; 2.470 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.674      ;
; 2.480 ; seg7_data2:SEG7_DATA2|count2[7]                                                                          ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.051     ; 2.476      ;
; 2.499 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.027     ; 2.481      ;
; 2.500 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.027     ; 2.480      ;
; 2.505 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.639      ;
; 2.507 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.637      ;
; 2.510 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.460      ;
; 2.512 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]                                                                                               ; CLK          ; CLK         ; 5.000        ; -0.026     ; 2.469      ;
; 2.515 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                         ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.474      ;
; 2.516 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                         ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.473      ;
; 2.521 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[7]    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.047     ; 2.439      ;
; 2.530 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.432      ;
; 2.531 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.431      ;
; 2.531 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.431      ;
; 2.532 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[7]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.430      ;
; 2.532 ; seg7_data2:SEG7_DATA2|count2[1]                                                                          ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.051     ; 2.424      ;
; 2.535 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[6]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.427      ;
; 2.535 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                         ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.454      ;
; 2.536 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[4]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.426      ;
; 2.536 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[5]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.426      ;
; 2.536 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[1]                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.055     ; 2.416      ;
; 2.536 ; seg7_data2:SEG7_DATA2|count2[0]                                                                          ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.051     ; 2.420      ;
; 2.537 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.615      ;
; 2.539 ; seg7_data2:SEG7_DATA2|count2[3]                                                                          ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.428      ;
; 2.543 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.123      ; 2.609      ;
; 2.549 ; seg7_data2:SEG7_DATA2|count2[7]                                                                          ; seg7_data2:SEG7_DATA2|count2[9]                                                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.419      ;
; 2.554 ; seg7_data2:SEG7_DATA2|count2[12]                                                                         ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.413      ;
; 2.555 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.416      ;
; 2.555 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.414      ;
; 2.556 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd        ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.146      ; 2.619      ;
; 2.559 ; seg7_data2:SEG7_DATA2|count2[3]                                                                          ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.051     ; 2.397      ;
; 2.561 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[5] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.407      ;
; 2.562 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[0]    ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.139      ; 2.606      ;
; 2.563 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.405      ;
; 2.565 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.157      ; 2.621      ;
; 2.566 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|en_rd                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.027     ; 2.414      ;
; 2.566 ; seg7_data2:SEG7_DATA2|count2[12]                                                                         ; seg7_data2:SEG7_DATA2|seg[4]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.051     ; 2.390      ;
; 2.570 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.245     ; 2.192      ;
; 2.571 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]                                                                                               ; CLK          ; CLK         ; 5.000        ; -0.045     ; 2.391      ;
; 2.572 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]                                                                                               ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.591      ;
; 2.574 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.124      ; 2.579      ;
; 2.576 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]                                                                                               ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.587      ;
; 2.576 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.034     ; 2.397      ;
; 2.578 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7]                                                                                    ; CLK          ; CLK         ; 5.000        ; 0.156      ; 2.585      ;
; 2.582 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[0] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                                                                         ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.407      ;
; 2.583 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a0~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.115      ; 2.561      ;
; 2.591 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[6]    ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; 0.140      ; 2.578      ;
; 2.595 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd        ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:cos_rtl_0|altsyncram_nv81:auto_generated|ram_block1a0~porta_address_reg0   ; CLK          ; CLK         ; 5.000        ; 0.145      ; 2.579      ;
; 2.595 ; seg7_data2:SEG7_DATA2|count2[2]                                                                          ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.372      ;
; 2.601 ; seg7_data2:SEG7_DATA2|count2[1]                                                                          ; seg7_data2:SEG7_DATA2|count2[9]                                                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.367      ;
; 2.602 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[4]    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.054     ; 2.351      ;
; 2.605 ; seg7_data2:SEG7_DATA2|count2[7]                                                                          ; seg7_data2:SEG7_DATA2|seg[5]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.049     ; 2.353      ;
; 2.605 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[0]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.384      ;
; 2.605 ; seg7_data2:SEG7_DATA2|count2[0]                                                                          ; seg7_data2:SEG7_DATA2|count2[9]                                                                                                                                                                   ; CLK          ; CLK         ; 5.000        ; -0.039     ; 2.363      ;
; 2.606 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[1]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.383      ;
; 2.606 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[5]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.383      ;
; 2.606 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[3] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[0]                                                                                         ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.383      ;
; 2.606 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd        ; MODIFY_FFT:MODIFY_FFT|RAM:ram_data_store|altsyncram:mem_Im_rtl_0|altsyncram_ssd1:auto_generated|ram_block1a8~portb_address_reg0                                                                   ; CLK          ; CLK         ; 5.000        ; 0.113      ; 2.536      ;
; 2.606 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[0]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.383      ;
; 2.607 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[1]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.382      ;
; 2.607 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[5]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.382      ;
; 2.608 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.038     ; 2.361      ;
; 2.609 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[2]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.380      ;
; 2.609 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[3] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.237     ; 2.161      ;
; 2.610 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[2]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.379      ;
; 2.611 ; seg7_data2:SEG7_DATA2|count2[7]                                                                          ; seg7_data2:SEG7_DATA2|seg[0]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.046     ; 2.350      ;
; 2.611 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|altsyncram_4b81:altsyncram2|ram_block3a0~porta_datain_reg0                             ; CLK          ; CLK         ; 5.000        ; -0.063     ; 2.355      ;
; 2.614 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.037     ; 2.356      ;
; 2.615 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[5]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.246     ; 2.146      ;
; 2.617 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[3]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.372      ;
; 2.617 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[4]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.372      ;
; 2.618 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[3] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[7]                                                                                    ; CLK          ; CLK         ; 5.000        ; -0.042     ; 2.347      ;
; 2.618 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[6]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.371      ;
; 2.618 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[3]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.371      ;
; 2.618 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[4]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.371      ;
; 2.619 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr[1] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|k[6]                                                                                              ; CLK          ; CLK         ; 5.000        ; -0.018     ; 2.370      ;
; 2.621 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[6] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.247     ; 2.139      ;
; 2.622 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd     ; MODIFY_FFT:MODIFY_FFT|tw_factor_generator:tw_factor_gen_inst|M_TWIDLE_14_B_0_25_v:M_TWIDLE_14_B_0_25_v_inst|altsyncram:m_cos_rtl_0|altsyncram_pv81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK          ; CLK         ; 5.000        ; 0.143      ; 2.550      ;
; 2.625 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[3]                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.054     ; 2.328      ;
; 2.625 ; INVERT_ADDR:INVERT_ADDR|INVERT:invert_inst|delay_rd_ptr[2]                                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|rd_ptr[1]                                                                                             ; CLK          ; CLK         ; 5.000        ; -0.055     ; 2.327      ;
; 2.627 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[7] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[4]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.236     ; 2.144      ;
; 2.629 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[2] ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|rd_ptr[7]                                                                                          ; CLK          ; CLK         ; 5.000        ; -0.036     ; 2.342      ;
; 2.633 ; seg7_data2:SEG7_DATA2|count2[8]                                                                          ; seg7_data2:SEG7_DATA2|seg[1]                                                                                                                                                                      ; CLK          ; CLK         ; 5.000        ; -0.040     ; 2.334      ;
+-------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                    ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[7]                               ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.WAIT                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; PROCESS_O_DATA:PROCESS_O_DATA|cur_state.IDLE                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_start1                                                                                                               ; uart_tx:UART_TX|state.s_start1                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; uart_tx:UART_TX|state.s_idle                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|en_cnt                                                                                                                       ; uart_tx:UART_TX|en_cnt                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; PROCESS_O_DATA:PROCESS_O_DATA|en_o                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[2]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[0]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; PROCESS_O_DATA:PROCESS_O_DATA|rd_ptr[1]                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; PROCESS_O_DATA:PROCESS_O_DATA|done_o                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; uart_tx:UART_TX|tx_done_o                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; uart_tx:UART_TX|tx_bits[0]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; uart_tx:UART_TX|tx_bits[2]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; uart_tx:UART_TX|tx_bits[1]                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; uart_tx:UART_TX|state.s_wr                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|data[2][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[2][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|data[2][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[2][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|data[2][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[2][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|data[1][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[1][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; seg7_data2:SEG7_DATA2|data[1][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[1][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; MODIFY_FFT:MODIFY_FFT|shift_register:shift_reg_inst|altshift_taps:data_rtl_0|shift_taps_55m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[5]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[5]                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[6]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[6]                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[8]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr_angle[8]                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr_angle[8]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr_angle[8]                               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|start_modify                                 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|start_modify                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                            ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|en_rd                                            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|en_rd                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|en_rd                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|en_rd                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                         ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|en_rd                                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                        ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|rd_ptr[7]                                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|out_addres_generator:out_addres_generator|cur_state.IDLE                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                    ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|final_addres_generator:addres_final_generator|rd_ptr[3]                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr[4]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|cur_state.IDLE                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[1]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|k[0]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[2]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|rd_ptr[0]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[3]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|i[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state.IDLE                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[4].u0|cur_state.IDLE                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[5]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[3].u0|i[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[0]                                     ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|rd_ptr[0]                                     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|k[0]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|k[0]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[6]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[5]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[4]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[3]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[2]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]                                          ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|i[1]                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state.IDLE                                ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[2].u0|cur_state.IDLE                                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[7]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[6]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[5]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[4]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[3]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[2]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                                             ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|i[1]                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                   ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_1st_generator:addres_1st_generator|cur_state.IDLE                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx:UART_RX|rx_done_o                                                                                                                    ; uart_rx:UART_RX|rx_done_o                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|seg[6]                                                                                                                 ; seg7_data2:SEG7_DATA2|seg[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[3][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[3][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[3][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[3][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[3][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[3][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[1][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[1][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[0][3]                                                                                                             ; seg7_data2:SEG7_DATA2|data[0][3]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[0][1]                                                                                                             ; seg7_data2:SEG7_DATA2|data[0][1]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|data[0][2]                                                                                                             ; seg7_data2:SEG7_DATA2|data[0][2]                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                                                                                                    ; seg7_data2:SEG7_DATA2|cur_state.DATA_PROC                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[3]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[2]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[1]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; seg7_data2:SEG7_DATA2|dig[0]                                                                                                                 ; seg7_data2:SEG7_DATA2|dig[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; uart_rx:UART_RX|data_temp[0]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; uart_rx:UART_RX|data_temp[1]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; uart_rx:UART_RX|data_temp[2]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[3]                                                                                                                 ; uart_rx:UART_RX|data_temp[3]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; uart_rx:UART_RX|data_temp[4]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; uart_rx:UART_RX|data_temp[5]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; uart_rx:UART_RX|data_temp[6]                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[3]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[3]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[4]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[4]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[4]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[4]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[5]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[5]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[5]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[5]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[6]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[6]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[6]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[6].u0|rd_ptr_angle[6]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[6]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[5].u0|rd_ptr_angle[6]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[7]                               ; MODIFY_FFT:MODIFY_FFT|MODIFY_CONTROL:control_unit|addres_generator:gen_address_generator[7].u0|rd_ptr_angle[7]                               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 56
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 4.205 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.349 ; 0.179 ; N/A      ; N/A     ; 1.000               ;
;  CLK             ; 0.349 ; 0.179 ; N/A      ; N/A     ; 1.000               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_o          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dig[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; key[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RST_N                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; data_in                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_o          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dig[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; dig[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; led[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; seg[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; seg[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 9969     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 9969     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 734   ; 734  ;
; Unconstrained Output Ports      ; 12    ; 12   ;
; Unconstrained Output Port Paths ; 12    ; 12   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                    ;
+----------------------------------------------------------+-------+------+---------------+
; Target                                                   ; Clock ; Type ; Status        ;
+----------------------------------------------------------+-------+------+---------------+
; CLK                                                      ; CLK   ; Base ; Constrained   ;
; MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid ;       ; Base ; Unconstrained ;
+----------------------------------------------------------+-------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST_N      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_in    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; dig[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dig[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_o        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sun Mar 30 21:11:38 2025
Info: Command: quartus_sta top_module -c top_module
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'db/SDC3.sdc'
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 CLK 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.735 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 0.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.804               0.000 CLK 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.847 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:modify_radix2_inst|modifying_adder:modifying_adder|Re_o1[23] is being clocked by MODIFY_FFT:MODIFY_FFT|demultiplexor:demux_inst|out_valid
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLK (Rise) to CLK (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.316
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.316               0.000 CLK 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 CLK 
Info (332114): Report Metastability: Found 56 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 56
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 4.205 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Sun Mar 30 21:11:44 2025
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


