// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition"

// DATE "03/30/2013 15:29:03"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor (
	clock,
	reset,
	serial_in,
	serial_valid_in,
	serial_ready_in,
	serial_out,
	serial_rden_out,
	serial_wren_out,
	outputPC,
	outputwriteDataOrPC,
	counter,
	instructioncounter,
	outputReg,
	instructionROMOutMEMWBOut);
input 	clock;
input 	reset;
input 	[7:0] serial_in;
input 	serial_valid_in;
input 	serial_ready_in;
output 	[7:0] serial_out;
output 	serial_rden_out;
output 	serial_wren_out;
output 	[31:0] outputPC;
output 	[31:0] outputwriteDataOrPC;
output 	[31:0] counter;
output 	[31:0] instructioncounter;
output 	[31:0] outputReg;
output 	[31:0] instructionROMOutMEMWBOut;

// Design Ports Information
// serial_out[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_out[1]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_out[2]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_out[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_out[4]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_out[5]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_out[6]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_out[7]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_rden_out	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// serial_wren_out	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[0]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[1]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[4]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[5]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[6]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[7]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[8]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[9]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[10]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[11]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[12]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[13]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[15]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[16]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[17]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[18]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[19]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[21]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[22]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[23]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[24]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[25]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[26]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[27]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[28]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[29]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[30]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputPC[31]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[0]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[3]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[4]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[8]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[9]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[10]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[11]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[12]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[13]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[14]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[15]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[16]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[17]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[18]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[19]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[20]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[21]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[22]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[23]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[24]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[25]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[26]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[27]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[28]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[29]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[30]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputwriteDataOrPC[31]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[0]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[1]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[2]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[3]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[4]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[5]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[6]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[7]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[8]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[9]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[10]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[11]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[12]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[13]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[14]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[15]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[16]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[17]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[18]	=>  Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[19]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[20]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[21]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[22]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[23]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[24]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[25]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[26]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[27]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[28]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[29]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[30]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// counter[31]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[0]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[1]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[2]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[4]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[5]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[6]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[7]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[8]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[9]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[10]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[11]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[12]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[13]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[14]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[15]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[16]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[17]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[18]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[19]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[20]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[21]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[22]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[23]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[24]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[25]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[26]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[27]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[28]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[29]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[30]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructioncounter[31]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[0]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[3]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[4]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[5]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[6]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[7]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[8]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[9]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[10]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[11]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[12]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[13]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[14]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[15]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[16]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[17]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[18]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[19]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[20]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[21]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[22]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[23]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[24]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[25]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[26]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[27]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[28]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[29]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[30]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// outputReg[31]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[0]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[1]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[2]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[3]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[4]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[5]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[6]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[7]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[8]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[9]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[10]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[11]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[12]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[13]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[14]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[15]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[16]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[17]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[19]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[20]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[21]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[22]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[23]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[24]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[25]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[26]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[27]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[28]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[30]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// instructionROMOutMEMWBOut[31]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// reset	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[5]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[2]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_valid_in	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_ready_in	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// serial_in[1]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIPSCPU_v.sdo");
// synopsys translate_on

wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a24 ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a18 ;
wire \adder|output1[12]~20_combout ;
wire \adder|output1[16]~28_combout ;
wire \adder|output1[23]~42_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a7 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a5 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a1 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a30 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a27 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a26 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a24 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a21 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a19 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a17 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a16 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a14 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a13 ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a12 ;
wire \alu|Add0~44_combout ;
wire \alu|Add0~46_combout ;
wire \alu|Add0~52_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a8 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a7 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a6 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a5 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a3 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a1 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a30 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a29 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a27 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a26 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a25 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a24 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a22 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a21 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a20 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a19 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a18 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a16 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a14 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a13 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a11 ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a10 ;
wire \IDEXPipe|branchAddressIDEX[5]~38_combout ;
wire \IDEXPipe|branchAddressIDEX[6]~40_combout ;
wire \IDEXPipe|branchAddressIDEX[10]~48_combout ;
wire \IDEXPipe|branchAddressIDEX[18]~64_combout ;
wire \IDEXPipe|branchAddressIDEX[21]~70_combout ;
wire \IDEXPipe|branchAddressIDEX[25]~78_combout ;
wire \IDEXPipe|branchAddressIDEX[26]~80_combout ;
wire \IDEXPipe|branchAddressIDEX[28]~84_combout ;
wire \IDEXPipe|branchAddressIDEX[30]~88_combout ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ;
wire \dmem|heap_seg|rd[31]~2_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0_combout ;
wire \dmem|data_seg|rd[8]~10_combout ;
wire \dmem|stack_seg|rd[8]~10_combout ;
wire \dmem|heap_seg|rd[8]~10_combout ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|data_seg|rd[9]~11_combout ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|stack_seg|rd[9]~11_combout ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a4 ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|heap_seg|rd[9]~11_combout ;
wire \dmem|data_seg|rd[11]~13_combout ;
wire \dmem|stack_seg|rd[11]~13_combout ;
wire \dmem|heap_seg|rd[11]~13_combout ;
wire \dmem|data_seg|rd[10]~12_combout ;
wire \dmem|stack_seg|rd[10]~12_combout ;
wire \dmem|heap_seg|rd[10]~12_combout ;
wire \dmem|data_seg|rd[12]~14_combout ;
wire \dmem|stack_seg|rd[12]~14_combout ;
wire \dmem|heap_seg|rd[12]~14_combout ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|stack_seg|rd[5]~8_combout ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|heap_seg|rd[5]~8_combout ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|data_seg|rd[5]~8_combout ;
wire \dmem|heap_seg|rd[6]~9_combout ;
wire \dmem|stack_seg|rd[6]~9_combout ;
wire \dmem|data_seg|rd[6]~9_combout ;
wire \dmem|data_seg|rd[13]~15_combout ;
wire \dmem|stack_seg|rd[13]~15_combout ;
wire \dmem|heap_seg|rd[13]~15_combout ;
wire \dmem|data_seg|rd[14]~16_combout ;
wire \dmem|stack_seg|rd[14]~16_combout ;
wire \dmem|heap_seg|rd[14]~16_combout ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|data_seg|rd[16]~17_combout ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|data_seg|rd[17]~18_combout ;
wire \dmem|stack_seg|rd[17]~18_combout ;
wire \dmem|heap_seg|rd[17]~18_combout ;
wire \dmem|heap_seg|rd[18]~19_combout ;
wire \dmem|data_seg|rd[19]~20_combout ;
wire \dmem|stack_seg|rd[19]~20_combout ;
wire \dmem|heap_seg|rd[19]~20_combout ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|data_seg|rd[20]~21_combout ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|stack_seg|rd[20]~21_combout ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|heap_seg|rd[20]~21_combout ;
wire \dmem|heap_seg|rd[21]~22_combout ;
wire \dmem|data_seg|rd[22]~23_combout ;
wire \dmem|stack_seg|rd[22]~23_combout ;
wire \dmem|heap_seg|rd[22]~23_combout ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|data_seg|rd[24]~25_combout ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|data_seg|rd[25]~26_combout ;
wire \dmem|data_seg|rd[26]~27_combout ;
wire \dmem|data_seg|rd[27]~28_combout ;
wire \dmem|stack_seg|rd[27]~28_combout ;
wire \dmem|heap_seg|rd[27]~28_combout ;
wire \dmem|data_seg|rd[28]~29_combout ;
wire \dmem|data_seg|rd[29]~30_combout ;
wire \dmem|stack_seg|rd[29]~30_combout ;
wire \dmem|heap_seg|rd[29]~30_combout ;
wire \dmem|data_seg|rd[30]~31_combout ;
wire \dmem|stack_seg|rd[30]~31_combout ;
wire \dmem|heap_seg|rd[30]~31_combout ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|heap_seg|rd[4]~7_combout ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|stack_seg|rd[4]~7_combout ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \dmem|data_seg|rd[4]~7_combout ;
wire \dmem|heap_seg|rd[3]~6_combout ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|stack_seg|rd[0]~3_combout ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|heap_seg|rd[0]~3_combout ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|data_seg|rd[0]~3_combout ;
wire \dmem|heap_seg|rd[1]~4_combout ;
wire \hdnsMEM|hazardReg1~2_combout ;
wire \hdnsMEM|hazardReg1~7_combout ;
wire \alu|Equal0~2_combout ;
wire \alu|Equal0~3_combout ;
wire \alu|Equal0~5_combout ;
wire \alu|ShiftLeft0~30_combout ;
wire \muxShift1|output1[0]~66_combout ;
wire \hdnsMEM|Equal7~0_combout ;
wire \alu|Equal1~5_combout ;
wire \alu|Equal1~10_combout ;
wire \alu|Equal1~13_combout ;
wire \alu|Equal1~14_combout ;
wire \alu|Equal1~15_combout ;
wire \alu|Equal1~16_combout ;
wire \alu|Equal1~17_combout ;
wire \mux5|output1[29]~60_combout ;
wire \dmem|Equal2~2_combout ;
wire \hds|Equal1~0_combout ;
wire \hds|Equal1~1_combout ;
wire \hds|Equal1~2_combout ;
wire \hds|stall~0_combout ;
wire \IDEXPipe|Func_inIDEX~7_combout ;
wire \controlunit|WideOr6~0_combout ;
wire \IDEXPipe|Func_inIDEX~13_combout ;
wire \IDEXPipe|Func_inIDEX~14_combout ;
wire \IDEXPipe|Func_inIDEX~15_combout ;
wire \IDEXPipe|Func_inIDEX~20_combout ;
wire \IDEXPipe|Func_inIDEX~23_combout ;
wire \dmem|Equal0~2_combout ;
wire \dmem|Equal2~5_combout ;
wire \regfile|Mux0~33_combout ;
wire \alu|AdderInputB[28]~4_combout ;
wire \alu|AdderInputB[24]~8_combout ;
wire \alu|AdderInputB[23]~9_combout ;
wire \alu|AdderInputB[20]~12_combout ;
wire \alu|AdderInputB[18]~14_combout ;
wire \alu|AdderInputB[16]~16_combout ;
wire \alu|AdderInputB[15]~17_combout ;
wire \alu|AdderInputB[13]~19_combout ;
wire \alu|AdderInputB[12]~20_combout ;
wire \alu|AdderInputB[8]~24_combout ;
wire \alu|AdderInputB[7]~25_combout ;
wire \alu|AdderInputB[6]~26_combout ;
wire \alu|AdderInputB[4]~28_combout ;
wire \alu|AdderInputB[1]~31_combout ;
wire \MEMWBPipe|readdata_outMEMWB[13]~12_combout ;
wire \MEMWBPipe|readdata_outMEMWB[13]~13_combout ;
wire \dmem|readdata_out[8]~19_combout ;
wire \dmem|readdata_out[8]~20_combout ;
wire \alu|ShiftLeft0~61_combout ;
wire \dmem|readdata_out[9]~21_combout ;
wire \dmem|readdata_out[9]~22_combout ;
wire \dmem|readdata_out[11]~23_combout ;
wire \dmem|readdata_out[11]~24_combout ;
wire \IDEXPipe|o_RS_DataIDEX~13_combout ;
wire \dmem|readdata_out[10]~25_combout ;
wire \dmem|readdata_out[10]~26_combout ;
wire \alu|O_out[10]~56_combout ;
wire \dmem|readdata_out[12]~27_combout ;
wire \dmem|readdata_out[12]~28_combout ;
wire \IDEXPipe|o_RS_DataIDEX~15_combout ;
wire \IDEXPipe|o_RS_DataIDEX~17_combout ;
wire \dmem|Selector26~0_combout ;
wire \dmem|Selector26~1_combout ;
wire \dmem|Selector26~2_combout ;
wire \dmem|Selector25~0_combout ;
wire \dmem|Selector25~1_combout ;
wire \dmem|Selector25~2_combout ;
wire \IDEXPipe|o_RS_DataIDEX~21_combout ;
wire \IDEXPipe|o_RS_DataIDEX~22_combout ;
wire \alu|ShiftLeft0~84_combout ;
wire \alu|O_out[5]~71_combout ;
wire \alu|O_out[5]~80_combout ;
wire \alu|O_out[6]~88_combout ;
wire \alu|O_out[7]~91_combout ;
wire \dmem|readdata_out[13]~29_combout ;
wire \dmem|readdata_out[13]~30_combout ;
wire \dmem|readdata_out[14]~31_combout ;
wire \dmem|readdata_out[14]~32_combout ;
wire \IDEXPipe|o_RS_DataIDEX~25_combout ;
wire \IDEXPipe|o_RS_DataIDEX~27_combout ;
wire \alu|ShiftRight0~127_combout ;
wire \alu|O_out[15]~112_combout ;
wire \alu|O_out[15]~113_combout ;
wire \alu|O_out[15]~114_combout ;
wire \alu|ShiftLeft0~105_combout ;
wire \dmem|readdata_out[17]~37_combout ;
wire \dmem|readdata_out[17]~38_combout ;
wire \dmem|readdata_out[17]~39_combout ;
wire \IDEXPipe|o_RS_DataIDEX~31_combout ;
wire \dmem|readdata_out[19]~43_combout ;
wire \dmem|readdata_out[19]~44_combout ;
wire \dmem|readdata_out[19]~45_combout ;
wire \IDEXPipe|o_RS_DataIDEX~35_combout ;
wire \IDEXPipe|o_RS_DataIDEX~36_combout ;
wire \alu|O_out[19]~141_combout ;
wire \dmem|readdata_out[20]~46_combout ;
wire \dmem|readdata_out[20]~47_combout ;
wire \dmem|readdata_out[20]~48_combout ;
wire \alu|O_out[20]~148_combout ;
wire \alu|O_out[21]~155_combout ;
wire \alu|O_out[21]~156_combout ;
wire \alu|O_out[21]~157_combout ;
wire \alu|O_out[21]~158_combout ;
wire \alu|O_out[21]~159_combout ;
wire \dmem|readdata_out[22]~52_combout ;
wire \dmem|readdata_out[22]~53_combout ;
wire \dmem|readdata_out[22]~54_combout ;
wire \alu|O_out[22]~162_combout ;
wire \alu|ShiftLeft0~120_combout ;
wire \alu|ShiftLeft0~121_combout ;
wire \IDEXPipe|o_RS_DataIDEX~45_combout ;
wire \IDEXPipe|o_RS_DataIDEX~46_combout ;
wire \alu|ShiftLeft0~124_combout ;
wire \alu|ShiftLeft0~125_combout ;
wire \alu|O_out[24]~177_combout ;
wire \IDEXPipe|o_RS_DataIDEX~49_combout ;
wire \dmem|readdata_out[27]~67_combout ;
wire \dmem|readdata_out[27]~68_combout ;
wire \dmem|readdata_out[27]~69_combout ;
wire \alu|ShiftLeft0~129_combout ;
wire \alu|O_out[28]~212_combout ;
wire \dmem|readdata_out[29]~73_combout ;
wire \dmem|readdata_out[29]~74_combout ;
wire \dmem|readdata_out[29]~75_combout ;
wire \dmem|readdata_out[30]~76_combout ;
wire \dmem|readdata_out[30]~77_combout ;
wire \dmem|readdata_out[30]~78_combout ;
wire \IDEXPipe|o_RS_DataIDEX~57_combout ;
wire \alu|O_out~232_combout ;
wire \alu|ShiftLeft0~130_combout ;
wire \alu|ShiftLeft0~131_combout ;
wire \alu|ShiftLeft0~132_combout ;
wire \alu|ShiftLeft0~133_combout ;
wire \alu|O_out~234_combout ;
wire \alu|O_out~235_combout ;
wire \alu|O_out~236_combout ;
wire \dmem|Selector27~0_combout ;
wire \dmem|Selector27~1_combout ;
wire \dmem|Selector27~2_combout ;
wire \IDEXPipe|o_RS_DataIDEX~59_combout ;
wire \IDEXPipe|o_RS_DataIDEX~60_combout ;
wire \alu|O_out[2]~246_combout ;
wire \alu|O_out[2]~247_combout ;
wire \alu|O_out~266_combout ;
wire \alu|O_out~267_combout ;
wire \dmem|Selector31~0_combout ;
wire \dmem|Selector31~1_combout ;
wire \dmem|Selector31~2_combout ;
wire \dmem|Selector31~3_combout ;
wire \dmem|Selector31~4_combout ;
wire \IDEXPipe|o_RS_DataIDEX~67_combout ;
wire \hdns|hazardReg2~1_combout ;
wire \IDEXPipe|o_RT_DataIDEX~4_combout ;
wire \IDEXPipe|o_RT_DataIDEX~6_combout ;
wire \controlunit|WideOr21~0_combout ;
wire \IDEXPipe|o_RT_DataIDEX~11_combout ;
wire \IDEXPipe|o_RT_DataIDEX~17_combout ;
wire \IDEXPipe|o_RT_DataIDEX~18_combout ;
wire \IDEXPipe|o_RT_DataIDEX~19_combout ;
wire \IDEXPipe|o_RT_DataIDEX~21_combout ;
wire \IDEXPipe|o_RT_DataIDEX~22_combout ;
wire \IDEXPipe|o_RT_DataIDEX~23_combout ;
wire \IDEXPipe|o_RT_DataIDEX~25_combout ;
wire \IDEXPipe|o_RT_DataIDEX~27_combout ;
wire \IDEXPipe|o_RT_DataIDEX~29_combout ;
wire \IDEXPipe|o_RT_DataIDEX~30_combout ;
wire \IDEXPipe|o_RT_DataIDEX~33_combout ;
wire \IDEXPipe|o_RT_DataIDEX~37_combout ;
wire \IDEXPipe|o_RT_DataIDEX~38_combout ;
wire \IDEXPipe|o_RT_DataIDEX~39_combout ;
wire \IDEXPipe|o_RT_DataIDEX~40_combout ;
wire \IDEXPipe|o_RT_DataIDEX~43_combout ;
wire \IDEXPipe|o_RT_DataIDEX~44_combout ;
wire \IDEXPipe|o_RT_DataIDEX~45_combout ;
wire \IDEXPipe|o_RT_DataIDEX~46_combout ;
wire \IDEXPipe|o_RT_DataIDEX~51_combout ;
wire \IDEXPipe|o_RT_DataIDEX~55_combout ;
wire \IDEXPipe|o_RT_DataIDEX~59_combout ;
wire \IDEXPipe|o_RT_DataIDEX~65_combout ;
wire \instructioncounter2|Equal0~3_combout ;
wire \instructioncounter2|Equal0~4_combout ;
wire \IFIDPipe|pcPlus4IFID~0_combout ;
wire \dmem|data_seg|mem0~10_combout ;
wire \dmem|data_seg|mem0~13_combout ;
wire \dmem|heap_seg|mem0~8_regout ;
wire \dmem|stack_seg|mem0~8_regout ;
wire \dmem|heap_seg|mem1~8_regout ;
wire \dmem|stack_seg|mem1~8_regout ;
wire \dmem|stack_seg|mem3~8_regout ;
wire \dmem|heap_seg|mem3~8_regout ;
wire \dmem|data_seg|mem1~1_regout ;
wire \dmem|stack_seg|mem1~1_regout ;
wire \dmem|heap_seg|mem1~1_regout ;
wire \dmem|data_seg|mem1~2_regout ;
wire \dmem|stack_seg|mem1~2_regout ;
wire \dmem|heap_seg|mem1~2_regout ;
wire \dmem|data_seg|mem1~4_regout ;
wire \dmem|stack_seg|mem1~4_regout ;
wire \dmem|heap_seg|mem1~4_regout ;
wire \IFIDPipe|pcPlus4IFID~4_combout ;
wire \dmem|data_seg|mem1~3_regout ;
wire \dmem|stack_seg|mem1~3_regout ;
wire \dmem|heap_seg|mem1~3_regout ;
wire \dmem|data_seg|mem1~5_regout ;
wire \dmem|stack_seg|mem1~5_regout ;
wire \dmem|heap_seg|mem1~5_regout ;
wire \dmem|stack_seg|mem0~6_regout ;
wire \dmem|heap_seg|mem0~6_regout ;
wire \dmem|data_seg|mem0~6_regout ;
wire \dmem|heap_seg|mem0~7_regout ;
wire \dmem|stack_seg|mem0~7_regout ;
wire \dmem|data_seg|mem0~7_regout ;
wire \dmem|data_seg|mem1~6_regout ;
wire \dmem|stack_seg|mem1~6_regout ;
wire \dmem|heap_seg|mem1~6_regout ;
wire \IFIDPipe|pcPlus4IFID~10_combout ;
wire \dmem|data_seg|mem1~7_regout ;
wire \dmem|stack_seg|mem1~7_regout ;
wire \dmem|heap_seg|mem1~7_regout ;
wire \IFIDPipe|pcPlus4IFID~11_combout ;
wire \dmem|data_seg|mem2~1_regout ;
wire \dmem|stack_seg|mem2~1_regout ;
wire \IFIDPipe|pcPlus4IFID~13_combout ;
wire \dmem|data_seg|mem2~2_regout ;
wire \dmem|stack_seg|mem2~2_regout ;
wire \dmem|heap_seg|mem2~2_regout ;
wire \dmem|stack_seg|mem2~3_regout ;
wire \dmem|heap_seg|mem2~3_regout ;
wire \dmem|data_seg|mem2~4_regout ;
wire \dmem|stack_seg|mem2~4_regout ;
wire \dmem|heap_seg|mem2~4_regout ;
wire \dmem|data_seg|mem2~5_regout ;
wire \dmem|stack_seg|mem2~5_regout ;
wire \dmem|heap_seg|mem2~5_regout ;
wire \dmem|stack_seg|mem2~6_regout ;
wire \dmem|heap_seg|mem2~6_regout ;
wire \dmem|data_seg|mem2~7_regout ;
wire \dmem|stack_seg|mem2~7_regout ;
wire \dmem|heap_seg|mem2~7_regout ;
wire \dmem|data_seg|mem2~8_regout ;
wire \IFIDPipe|pcPlus4IFID~20_combout ;
wire \dmem|data_seg|mem3~1_regout ;
wire \dmem|stack_seg|mem3~1_regout ;
wire \dmem|data_seg|mem3~2_regout ;
wire \dmem|stack_seg|mem3~2_regout ;
wire \dmem|data_seg|mem3~3_regout ;
wire \dmem|data_seg|mem3~4_regout ;
wire \dmem|stack_seg|mem3~4_regout ;
wire \dmem|heap_seg|mem3~4_regout ;
wire \dmem|data_seg|mem3~5_regout ;
wire \dmem|heap_seg|mem3~5_regout ;
wire \dmem|data_seg|mem3~6_regout ;
wire \dmem|stack_seg|mem3~6_regout ;
wire \dmem|heap_seg|mem3~6_regout ;
wire \dmem|data_seg|mem3~7_regout ;
wire \dmem|stack_seg|mem3~7_regout ;
wire \dmem|heap_seg|mem3~7_regout ;
wire \dmem|heap_seg|mem0~5_regout ;
wire \dmem|stack_seg|mem0~5_regout ;
wire \dmem|data_seg|mem0~5_regout ;
wire \dmem|stack_seg|mem0~3_regout ;
wire \dmem|data_seg|mem0~3_regout ;
wire \dmem|stack_seg|mem0~4_regout ;
wire \dmem|heap_seg|mem0~4_regout ;
wire \dmem|data_seg|mem0~4_regout ;
wire \dmem|stack_seg|mem0~1_regout ;
wire \dmem|heap_seg|mem0~1_regout ;
wire \dmem|data_seg|mem0~1_regout ;
wire \dmem|stack_seg|mem0~2_regout ;
wire \dmem|heap_seg|mem0~2_regout ;
wire \IDEXPipe|i_Write_EnableIDEX~2_combout ;
wire \myInstructionROM|rom~4_combout ;
wire \myInstructionROM|rom~6_combout ;
wire \myInstructionROM|rom~10_combout ;
wire \myInstructionROM|rom~34_combout ;
wire \myInstructionROM|rom~46_combout ;
wire \myInstructionROM|rom~62_combout ;
wire \myInstructionROM|rom~79_combout ;
wire \myInstructionROM|rom~86_combout ;
wire \myInstructionROM|rom~101_combout ;
wire \myInstructionROM|rom~137_combout ;
wire \myInstructionROM|rom~150_combout ;
wire \myInstructionROM|rom~172_combout ;
wire \myInstructionROM|rom~185_combout ;
wire \myInstructionROM|rom~187_combout ;
wire \myInstructionROM|rom~188_combout ;
wire \myInstructionROM|rom~189_combout ;
wire \myInstructionROM|rom~193_combout ;
wire \dmem|data_seg|mem3~10_combout ;
wire \myInstructionROM|rom~227_combout ;
wire \myInstructionROM|rom~228_combout ;
wire \myInstructionROM|rom~231_combout ;
wire \alu|Equal1~23_combout ;
wire \MEMWBPipe|readdata_outMEMWB[13]~15_combout ;
wire \dmem|readdata_out[8]~79_combout ;
wire \dmem|readdata_out[9]~80_combout ;
wire \alu|ShiftRight0~146_combout ;
wire \dmem|readdata_out[11]~81_combout ;
wire \alu|ShiftRight0~149_combout ;
wire \dmem|readdata_out[10]~82_combout ;
wire \dmem|readdata_out[12]~83_combout ;
wire \dmem|readdata_out[13]~84_combout ;
wire \dmem|readdata_out[14]~85_combout ;
wire \alu|ShiftLeft0~135_combout ;
wire \alu|ShiftLeft0~136_combout ;
wire \alu|ShiftLeft0~138_combout ;
wire \alu|ShiftRight0~166_combout ;
wire \alu|ShiftLeft0~144_combout ;
wire \alu|ShiftLeft0~145_combout ;
wire \alu|ShiftLeft0~146_combout ;
wire \alu|ShiftLeft0~148_combout ;
wire \mux101|output1[11]~142_combout ;
wire \mux101|output1[12]~143_combout ;
wire \pc|output1[7]~5_combout ;
wire \pc|output1[10]~8_combout ;
wire \pc|output1[11]~9_combout ;
wire \pc|output1[12]~10_combout ;
wire \pc|output1[15]~13_combout ;
wire \pc|output1[16]~14_combout ;
wire \dmem|heap_seg|mem0~9_combout ;
wire \dmem|stack_seg|mem0~9_combout ;
wire \dmem|heap_seg|mem1~9_combout ;
wire \dmem|stack_seg|mem1~9_combout ;
wire \dmem|stack_seg|mem3~11_combout ;
wire \dmem|heap_seg|mem3~12_combout ;
wire \dmem|data_seg|mem1~10_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[21]~0_combout ;
wire \dmem|stack_seg|mem1~10_combout ;
wire \dmem|heap_seg|mem1~10_combout ;
wire \dmem|data_seg|mem1~11_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[27]~1_combout ;
wire \dmem|stack_seg|mem1~11_combout ;
wire \dmem|heap_seg|mem1~11_combout ;
wire \dmem|data_seg|mem1~12_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[25]~2_combout ;
wire \dmem|stack_seg|mem1~12_combout ;
wire \dmem|heap_seg|mem1~12_combout ;
wire \dmem|stack_seg|mem0~10_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[31]~0_combout ;
wire \dmem|heap_seg|mem0~10_combout ;
wire \dmem|data_seg|mem0~17_combout ;
wire \dmem|data_seg|mem1~13_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[31]~3_combout ;
wire \dmem|stack_seg|mem1~13_combout ;
wire \dmem|heap_seg|mem1~13_combout ;
wire \dmem|data_seg|mem2~9_combout ;
wire \dmem|stack_seg|mem2~9_combout ;
wire \dmem|stack_seg|mem2~10_combout ;
wire \dmem|heap_seg|mem2~10_combout ;
wire \dmem|data_seg|mem2~11_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[27]~2_combout ;
wire \dmem|stack_seg|mem2~11_combout ;
wire \dmem|heap_seg|mem2~11_combout ;
wire \dmem|stack_seg|mem2~12_combout ;
wire \dmem|heap_seg|mem2~12_combout ;
wire \dmem|data_seg|mem2~13_combout ;
wire \dmem|data_seg|mem3~15_combout ;
wire \dmem|stack_seg|mem3~12_combout ;
wire \dmem|data_seg|mem3~16_combout ;
wire \dmem|data_seg|mem3~17_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[27]~4_combout ;
wire \dmem|stack_seg|mem3~14_combout ;
wire \dmem|heap_seg|mem3~15_combout ;
wire \dmem|data_seg|mem3~18_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[31]~5_combout ;
wire \dmem|stack_seg|mem3~15_combout ;
wire \dmem|heap_seg|mem3~16_combout ;
wire \dmem|stack_seg|mem0~11_combout ;
wire \dmem|data_seg|mem0~18_combout ;
wire \dmem|stack_seg|mem0~12_combout ;
wire \dmem|heap_seg|mem0~12_combout ;
wire \dmem|data_seg|mem0~19_combout ;
wire \dmem|stack_seg|mem0~13_combout ;
wire \dmem|data_seg|mem0_rtl_0_bypass[21]~1_combout ;
wire \dmem|heap_seg|mem0~13_combout ;
wire \dmem|data_seg|mem0~20_combout ;
wire \dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell_combout ;
wire \serial_valid_in~combout ;
wire \serial_ready_in~combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[15]~feeder_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[11]~feeder_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[1]~feeder_combout ;
wire \dmem|stack_seg|mem0~2feeder_combout ;
wire \dmem|heap_seg|mem0~2feeder_combout ;
wire \dmem|stack_seg|mem0~5feeder_combout ;
wire \dmem|data_seg|mem0~5feeder_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[29]~feeder_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[33]~feeder_combout ;
wire \dmem|heap_seg|mem0~7feeder_combout ;
wire \dmem|data_seg|mem0~7feeder_combout ;
wire \EXMEMPipe|o_RT_DataEXMEM[10]~feeder_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[23]~feeder_combout ;
wire \dmem|data_seg|mem1~2feeder_combout ;
wire \dmem|heap_seg|mem1~2feeder_combout ;
wire \dmem|stack_seg|mem1~2feeder_combout ;
wire \dmem|data_seg|mem1~5feeder_combout ;
wire \dmem|heap_seg|mem1~5feeder_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[29]~feeder_combout ;
wire \dmem|stack_seg|mem1~5feeder_combout ;
wire \dmem|stack_seg|mem1~7feeder_combout ;
wire \dmem|heap_seg|mem1~7feeder_combout ;
wire \dmem|stack_seg|mem1_rtl_0_bypass[33]~feeder_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[23]~feeder_combout ;
wire \dmem|stack_seg|mem2~2feeder_combout ;
wire \dmem|heap_seg|mem2~2feeder_combout ;
wire \dmem|heap_seg|mem2~5feeder_combout ;
wire \dmem|stack_seg|mem2~5feeder_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[29]~feeder_combout ;
wire \dmem|data_seg|mem2~5feeder_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[33]~feeder_combout ;
wire \dmem|heap_seg|mem2~7feeder_combout ;
wire \dmem|data_seg|mem2~7feeder_combout ;
wire \dmem|stack_seg|mem2~7feeder_combout ;
wire \dmem|stack_seg|mem3~2feeder_combout ;
wire \dmem|data_seg|mem3~2feeder_combout ;
wire \dmem|heap_seg|mem3~7feeder_combout ;
wire \dmem|stack_seg|mem3~7feeder_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[33]~feeder_combout ;
wire \dmem|data_seg|mem3~7feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ;
wire \reset~combout ;
wire \reset~clkctrl_outclk ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe6~regout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~1 ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~3 ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~0_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ;
wire \pc|output1[4]~2_combout ;
wire \IDEXPipe|instructionROMOutIDEX~22_combout ;
wire \IDEXPipe|instructionROMOutIDEX~11_combout ;
wire \IDEXPipe|branchAddressIDEX[2]~32_combout ;
wire \regfile|Mux0~0feeder_combout ;
wire \regfile|Mux0~0_regout ;
wire \myInstructionROM|Add0~1 ;
wire \myInstructionROM|Add0~3 ;
wire \myInstructionROM|Add0~5 ;
wire \myInstructionROM|Add0~7 ;
wire \myInstructionROM|Add0~8_combout ;
wire \myInstructionROM|rom~44_combout ;
wire \myInstructionROM|rom~43_combout ;
wire \myInstructionROM|rom~45_combout ;
wire \myInstructionROM|rom~42_combout ;
wire \myInstructionROM|rom~47_combout ;
wire \myInstructionROM|rom~40_combout ;
wire \myInstructionROM|rom~37_combout ;
wire \myInstructionROM|rom~38_combout ;
wire \myInstructionROM|rom~39_combout ;
wire \myInstructionROM|rom~36_combout ;
wire \myInstructionROM|rom~41_combout ;
wire \myInstructionROM|rom~48_combout ;
wire \myInstructionROM|rom~77_combout ;
wire \myInstructionROM|Add0~0_combout ;
wire \myInstructionROM|rom~75_combout ;
wire \myInstructionROM|rom~74_combout ;
wire \myInstructionROM|rom~76_combout ;
wire \myInstructionROM|rom~78_combout ;
wire \myInstructionROM|rom~83_combout ;
wire \myInstructionROM|rom~81_combout ;
wire \myInstructionROM|rom~80_combout ;
wire \myInstructionROM|rom~82_combout ;
wire \myInstructionROM|rom~84_combout ;
wire \myInstructionROM|rom~85_combout ;
wire \IFIDPipe|instructionROMOutIFID~8_combout ;
wire \myInstructionROM|rom~59_combout ;
wire \myInstructionROM|rom~92_combout ;
wire \myInstructionROM|rom~93_combout ;
wire \myInstructionROM|rom~94_combout ;
wire \myInstructionROM|rom~95_combout ;
wire \myInstructionROM|rom~90_combout ;
wire \myInstructionROM|rom~88_combout ;
wire \myInstructionROM|rom~87_combout ;
wire \myInstructionROM|rom~89_combout ;
wire \myInstructionROM|rom~91_combout ;
wire \myInstructionROM|rom~96_combout ;
wire \IFIDPipe|instructionROMOutIFID~9_combout ;
wire \myInstructionROM|rom~27_combout ;
wire \myInstructionROM|rom~66_combout ;
wire \myInstructionROM|rom~64_combout ;
wire \myInstructionROM|rom~63_combout ;
wire \myInstructionROM|rom~65_combout ;
wire \myInstructionROM|rom~67_combout ;
wire \myInstructionROM|rom~71_combout ;
wire \myInstructionROM|rom~68_combout ;
wire \myInstructionROM|rom~69_combout ;
wire \myInstructionROM|rom~70_combout ;
wire \myInstructionROM|rom~72_combout ;
wire \myInstructionROM|rom~73_combout ;
wire \IFIDPipe|instructionROMOutIFID~7_combout ;
wire \IDEXPipe|Func_inIDEX~12_combout ;
wire \hds|Equal2~0_combout ;
wire \IDEXPipe|Func_inIDEX~16_combout ;
wire \IDEXPipe|Func_inIDEX~17_combout ;
wire \alu|Mux32~3_combout ;
wire \alu|Mux32~4_combout ;
wire \myInstructionROM|rom~29_combout ;
wire \myInstructionROM|rom~102_combout ;
wire \myInstructionROM|rom~183_combout ;
wire \myInstructionROM|rom~184_combout ;
wire \myInstructionROM|rom~181_combout ;
wire \myInstructionROM|rom~182_combout ;
wire \myInstructionROM|rom~186_combout ;
wire \myInstructionROM|rom~190_combout ;
wire \IFIDPipe|instructionROMOutIFID~19_combout ;
wire \IDEXPipe|Func_inIDEX~22_combout ;
wire \IDEXPipe|Func_inIDEX~3_combout ;
wire \myInstructionROM|rom~174_combout ;
wire \myInstructionROM|rom~175_combout ;
wire \myInstructionROM|rom~177_combout ;
wire \myInstructionROM|rom~176_combout ;
wire \myInstructionROM|rom~171_combout ;
wire \myInstructionROM|rom~173_combout ;
wire \myInstructionROM|rom~178_combout ;
wire \myInstructionROM|rom~179_combout ;
wire \myInstructionROM|rom~180_combout ;
wire \IFIDPipe|instructionROMOutIFID~18_combout ;
wire \IDEXPipe|linkRegIDEX~0_combout ;
wire \IDEXPipe|Func_inIDEX~6_combout ;
wire \IDEXPipe|Func_inIDEX~24_combout ;
wire \controlunit|WideOr8~0_combout ;
wire \IDEXPipe|muxShiftSelectIDEX~0_combout ;
wire \hds|Equal2~1_combout ;
wire \IDEXPipe|muxShiftSelectIDEX~1_combout ;
wire \IDEXPipe|muxShiftSelectIDEX~regout ;
wire \IDEXPipe|instructionROMOutIDEX~0_combout ;
wire \myInstructionROM|out~2_combout ;
wire \myInstructionROM|out~3_combout ;
wire \myInstructionROM|out~4_combout ;
wire \myInstructionROM|out~12_combout ;
wire \myInstructionROM|out~5_combout ;
wire \myInstructionROM|out~6_combout ;
wire \myInstructionROM|rom~30_combout ;
wire \myInstructionROM|rom~31_combout ;
wire \myInstructionROM|rom~32_combout ;
wire \myInstructionROM|rom~33_combout ;
wire \myInstructionROM|rom~35_combout ;
wire \myInstructionROM|out~7_combout ;
wire \IFIDPipe|instructionROMOutIFID~3_combout ;
wire \IDEXPipe|instructionROMOutIDEX~2_combout ;
wire \hdnsMEM|hazardReg1~5_combout ;
wire \IDEXPipe|instructionROMOutIDEX~3_combout ;
wire \myInstructionROM|rom~225_combout ;
wire \myInstructionROM|rom~226_combout ;
wire \myInstructionROM|rom~221_combout ;
wire \myInstructionROM|rom~223_combout ;
wire \myInstructionROM|rom~222_combout ;
wire \myInstructionROM|rom~224_combout ;
wire \myInstructionROM|rom~229_combout ;
wire \IFIDPipe|instructionROMOutIFID~25_combout ;
wire \IDEXPipe|instructionROMOutIDEX~18_combout ;
wire \myInstructionROM|rom~11_combout ;
wire \myInstructionROM|rom~236_combout ;
wire \myInstructionROM|rom~237_combout ;
wire \myInstructionROM|rom~12_combout ;
wire \myInstructionROM|rom~8_combout ;
wire \myInstructionROM|rom~5_combout ;
wire \myInstructionROM|rom~7_combout ;
wire \myInstructionROM|rom~9_combout ;
wire \myInstructionROM|rom~13_combout ;
wire \IFIDPipe|instructionROMOutIFID~1_combout ;
wire \IDEXPipe|instructionROMOutIDEX~1_combout ;
wire \hdnsMEM|hazardReg1~4_combout ;
wire \hdnsMEM|hazardReg1~6_combout ;
wire \IDEXPipe|instructionROMOutIDEX~10_combout ;
wire \myInstructionROM|rom~121_combout ;
wire \myInstructionROM|rom~117_combout ;
wire \myInstructionROM|rom~118_combout ;
wire \myInstructionROM|rom~119_combout ;
wire \myInstructionROM|rom~120_combout ;
wire \myInstructionROM|rom~122_combout ;
wire \myInstructionROM|rom~111_combout ;
wire \myInstructionROM|rom~115_combout ;
wire \myInstructionROM|rom~113_combout ;
wire \myInstructionROM|rom~112_combout ;
wire \myInstructionROM|rom~114_combout ;
wire \myInstructionROM|rom~116_combout ;
wire \myInstructionROM|rom~123_combout ;
wire \IFIDPipe|instructionROMOutIFID~11_combout ;
wire \IDEXPipe|instructionROMOutIDEX~6_combout ;
wire \hdnsMEM|hazardReg1~1_combout ;
wire \myInstructionROM|rom~140_combout ;
wire \myInstructionROM|rom~141_combout ;
wire \myInstructionROM|rom~144_combout ;
wire \myInstructionROM|rom~145_combout ;
wire \myInstructionROM|rom~146_combout ;
wire \myInstructionROM|rom~142_combout ;
wire \myInstructionROM|rom~143_combout ;
wire \myInstructionROM|rom~147_combout ;
wire \IFIDPipe|instructionROMOutIFID~14_combout ;
wire \IDEXPipe|instructionROMOutIDEX~9_combout ;
wire \hdnsMEM|hazardReg1~0_combout ;
wire \hdnsMEM|hazardReg1~3_combout ;
wire \hdnsMEM|hazardReg1~10_combout ;
wire \IDEXPipe|mux1SelectIDEX~1_combout ;
wire \IDEXPipe|mux1SelectIDEX~0_combout ;
wire \IDEXPipe|mux1SelectIDEX~2_combout ;
wire \IDEXPipe|mux1SelectIDEX~3_combout ;
wire \controlunit|WideOr3~0_combout ;
wire \IDEXPipe|Func_inIDEX~10_combout ;
wire \IDEXPipe|Func_inIDEX~11_combout ;
wire \alu|Branch_out~3_combout ;
wire \IDEXPipe|instructionROMOutIDEX~8_combout ;
wire \EXMEMPipe|instructionROMOutEXMEM[19]~feeder_combout ;
wire \mux6|output1[3]~3_combout ;
wire \mux5|output1[28]~58_combout ;
wire \mux5|output1[28]~59_combout ;
wire \IDEXPipe|instructionROMOutIDEX~20_combout ;
wire \IDEXPipe|lbsigned_outIDEX~0_combout ;
wire \IDEXPipe|lbsigned_outIDEX~regout ;
wire \EXMEMPipe|lbsigned_outEXMEM~regout ;
wire \IDEXPipe|lhsigned_outIDEX~0_combout ;
wire \IDEXPipe|lhsigned_outIDEX~regout ;
wire \EXMEMPipe|lhsigned_outEXMEM~feeder_combout ;
wire \EXMEMPipe|lhsigned_outEXMEM~regout ;
wire \IDEXPipe|lhunsigned_outIDEX~0_combout ;
wire \IDEXPipe|lhunsigned_outIDEX~regout ;
wire \EXMEMPipe|lhunsigned_outEXMEM~feeder_combout ;
wire \EXMEMPipe|lhunsigned_outEXMEM~regout ;
wire \IDEXPipe|i_Write_EnableIDEX~1_combout ;
wire \IDEXPipe|upperIDEX~0_combout ;
wire \IDEXPipe|upperIDEX~regout ;
wire \IDEXPipe|pcPlus4IDEX~25_combout ;
wire \adder|output1[27]~50_combout ;
wire \IFIDPipe|pcPlus4IFID~24_combout ;
wire \IDEXPipe|pcPlus4IDEX~24_combout ;
wire \myInstructionROM|rom~129_combout ;
wire \myInstructionROM|rom~133_combout ;
wire \myInstructionROM|rom~131_combout ;
wire \myInstructionROM|rom~130_combout ;
wire \myInstructionROM|rom~132_combout ;
wire \myInstructionROM|rom~134_combout ;
wire \myInstructionROM|rom~127_combout ;
wire \myInstructionROM|rom~125_combout ;
wire \myInstructionROM|rom~124_combout ;
wire \myInstructionROM|rom~126_combout ;
wire \myInstructionROM|rom~128_combout ;
wire \myInstructionROM|rom~232_combout ;
wire \IFIDPipe|instructionROMOutIFID~12_combout ;
wire \IDEXPipe|instructionROMOutIDEX~7_combout ;
wire \myInstructionROM|rom~216_combout ;
wire \myInstructionROM|rom~217_combout ;
wire \myInstructionROM|rom~218_combout ;
wire \myInstructionROM|rom~219_combout ;
wire \myInstructionROM|rom~220_combout ;
wire \IFIDPipe|instructionROMOutIFID~24_combout ;
wire \IDEXPipe|instructionROMOutIDEX~17_combout ;
wire \mux6|output1[0]~1_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[17]~feeder_combout ;
wire \mux6|output1[1]~0_combout ;
wire \myInstructionROM|rom~18_combout ;
wire \myInstructionROM|rom~15_combout ;
wire \myInstructionROM|rom~16_combout ;
wire \myInstructionROM|rom~17_combout ;
wire \myInstructionROM|rom~14_combout ;
wire \myInstructionROM|rom~19_combout ;
wire \myInstructionROM|rom~20_combout ;
wire \myInstructionROM|rom~21_combout ;
wire \myInstructionROM|rom~22_combout ;
wire \myInstructionROM|rom~23_combout ;
wire \myInstructionROM|rom~24_combout ;
wire \myInstructionROM|rom~25_combout ;
wire \myInstructionROM|rom~28_combout ;
wire \IFIDPipe|instructionROMOutIFID~2_combout ;
wire \myInstructionROM|out~8_combout ;
wire \myInstructionROM|rom~149_combout ;
wire \myInstructionROM|rom~230_combout ;
wire \myInstructionROM|out~9_combout ;
wire \myInstructionROM|out~10_combout ;
wire \myInstructionROM|out~11_combout ;
wire \IFIDPipe|instructionROMOutIFID~26_combout ;
wire \IFIDPipe|pcPlus4IFID~6_combout ;
wire \myInstructionROM|rom~136_combout ;
wire \myInstructionROM|rom~215_combout ;
wire \IFIDPipe|instructionROMOutIFID~23_combout ;
wire \myInstructionROM|rom~212_combout ;
wire \myInstructionROM|rom~213_combout ;
wire \myInstructionROM|rom~151_combout ;
wire \myInstructionROM|rom~210_combout ;
wire \myInstructionROM|rom~156_combout ;
wire \myInstructionROM|rom~209_combout ;
wire \myInstructionROM|rom~211_combout ;
wire \myInstructionROM|rom~214_combout ;
wire \IFIDPipe|instructionROMOutIFID~22_combout ;
wire \IDEXPipe|branchAddressIDEX[3]~35 ;
wire \IDEXPipe|branchAddressIDEX[4]~37 ;
wire \IDEXPipe|branchAddressIDEX[5]~39 ;
wire \IDEXPipe|branchAddressIDEX[6]~41 ;
wire \IDEXPipe|branchAddressIDEX[7]~43 ;
wire \IDEXPipe|branchAddressIDEX[8]~45 ;
wire \IDEXPipe|branchAddressIDEX[9]~47 ;
wire \IDEXPipe|branchAddressIDEX[10]~49 ;
wire \IDEXPipe|branchAddressIDEX[11]~51 ;
wire \IDEXPipe|branchAddressIDEX[12]~53 ;
wire \IDEXPipe|branchAddressIDEX[13]~55 ;
wire \IDEXPipe|branchAddressIDEX[14]~57 ;
wire \IDEXPipe|branchAddressIDEX[15]~59 ;
wire \IDEXPipe|branchAddressIDEX[16]~61 ;
wire \IDEXPipe|branchAddressIDEX[17]~63 ;
wire \IDEXPipe|branchAddressIDEX[18]~65 ;
wire \IDEXPipe|branchAddressIDEX[19]~67 ;
wire \IDEXPipe|branchAddressIDEX[20]~69 ;
wire \IDEXPipe|branchAddressIDEX[21]~71 ;
wire \IDEXPipe|branchAddressIDEX[22]~73 ;
wire \IDEXPipe|branchAddressIDEX[23]~74_combout ;
wire \mux5|output1[23]~48_combout ;
wire \mux5|output1[23]~49_combout ;
wire \IFIDPipe|pcPlus4IFID~21_combout ;
wire \IDEXPipe|pcPlus4IDEX~21_combout ;
wire \IDEXPipe|pcPlus4IDEX~20_combout ;
wire \IFIDPipe|pcPlus4IFID~19_combout ;
wire \IDEXPipe|pcPlus4IDEX~19_combout ;
wire \IDEXPipe|branchAddressIDEX[20]~68_combout ;
wire \IDEXPipe|branchAddressIDEX[19]~66_combout ;
wire \IDEXPipe|branchAddressIDEX[17]~62_combout ;
wire \IDEXPipe|branchAddressIDEX[14]~56_combout ;
wire \IDEXPipe|branchAddressIDEX[13]~54_combout ;
wire \pc|output1[9]~7_combout ;
wire \pc|output1[8]~6_combout ;
wire \adder|output1[7]~11 ;
wire \adder|output1[8]~13 ;
wire \adder|output1[9]~15 ;
wire \adder|output1[10]~17 ;
wire \adder|output1[11]~19 ;
wire \adder|output1[12]~21 ;
wire \adder|output1[13]~22_combout ;
wire \mux5|output1[13]~28_combout ;
wire \mux5|output1[13]~29_combout ;
wire \pc|output1[13]~11_combout ;
wire \adder|output1[13]~23 ;
wire \adder|output1[14]~24_combout ;
wire \mux5|output1[14]~30_combout ;
wire \mux5|output1[14]~31_combout ;
wire \pc|output1[14]~12_combout ;
wire \adder|output1[14]~25 ;
wire \adder|output1[15]~27 ;
wire \adder|output1[16]~29 ;
wire \adder|output1[17]~30_combout ;
wire \mux5|output1[17]~36_combout ;
wire \IFIDPipe|pcPlus4IFID~17_combout ;
wire \IDEXPipe|pcPlus4IDEX~17_combout ;
wire \IFIDPipe|pcPlus4IFID~16_combout ;
wire \IDEXPipe|pcPlus4IDEX~16_combout ;
wire \IFIDPipe|pcPlus4IFID~15_combout ;
wire \IDEXPipe|pcPlus4IDEX~15_combout ;
wire \IFIDPipe|pcPlus4IFID~14_combout ;
wire \IDEXPipe|pcPlus4IDEX~14_combout ;
wire \IDEXPipe|pcPlus4IDEX~13_combout ;
wire \adder|output1[15]~26_combout ;
wire \IFIDPipe|pcPlus4IFID~12_combout ;
wire \IDEXPipe|pcPlus4IDEX~12_combout ;
wire \IDEXPipe|pcPlus4IDEX~11_combout ;
wire \IDEXPipe|pcPlus4IDEX~10_combout ;
wire \IDEXPipe|pcPlus4IDEX~6_combout ;
wire \IDEXPipe|pcPlus4IDEX~4_combout ;
wire \IFIDPipe|pcPlus4IFID~5_combout ;
wire \IDEXPipe|pcPlus4IDEX~5_combout ;
wire \adder|output1[9]~14_combout ;
wire \IFIDPipe|pcPlus4IFID~3_combout ;
wire \IDEXPipe|pcPlus4IDEX~3_combout ;
wire \IFIDPipe|pcPlus4IFID~2_combout ;
wire \IDEXPipe|pcPlus4IDEX~2_combout ;
wire \IDEXPipe|pcPlus4IDEX~9_combout ;
wire \IFIDPipe|pcPlus4IFID~8_combout ;
wire \IDEXPipe|pcPlus4IDEX~8_combout ;
wire \IFIDPipe|pcPlus4IFID~7_combout ;
wire \IDEXPipe|pcPlus4IDEX~7_combout ;
wire \IDEXPipe|pcPlus4IDEX~28_combout ;
wire \IFIDPipe|pcPlus4IFID~30_combout ;
wire \IDEXPipe|pcPlus4IDEX~30_combout ;
wire \IDEXPipe|pcPlus4IDEX~29_combout ;
wire \controlunit|WideOr0~0_combout ;
wire \IDEXPipe|i_Write_EnableIDEX~3_combout ;
wire \IDEXPipe|i_Write_EnableIDEX~0_combout ;
wire \IDEXPipe|i_Write_EnableIDEX~4_combout ;
wire \IDEXPipe|Func_inIDEX~2_combout ;
wire \IDEXPipe|i_Write_EnableIDEX~5_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ;
wire \mux5|output1[1]~2_combout ;
wire \mux5|output1[1]~3_combout ;
wire \IFIDPipe|pcPlus4IFID~31_combout ;
wire \IDEXPipe|branchAddressIDEX~31_combout ;
wire \EXMEMPipe|pcPlus4EXMEM[1]~feeder_combout ;
wire \EXMEMPipe|O_outEXMEM[27]~7_combout ;
wire \IDEXPipe|mux2SelectIDEX~0_combout ;
wire \IDEXPipe|mux2SelectIDEX~regout ;
wire \hdns|hazardReg2~0_combout ;
wire \hdns|Equal7~0_combout ;
wire \IDEXPipe|instructionROMOutIDEX~24_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[26]~feeder_combout ;
wire \IDEXPipe|instructionROMOutIDEX~23_combout ;
wire \instructioncounter2|Equal0~1_combout ;
wire \IDEXPipe|instructionROMOutIDEX~12_combout ;
wire \IDEXPipe|instructionROMOutIDEX~13_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[29]~feeder_combout ;
wire \IDEXPipe|instructionROMOutIDEX~15_combout ;
wire \EXMEMPipe|instructionROMOutEXMEM[4]~feeder_combout ;
wire \instructioncounter2|Equal0~0_combout ;
wire \hdns|hazardReg1~0_combout ;
wire \hdns|hazardReg1~1_combout ;
wire \hdns|hazardReg2~2_combout ;
wire \regfile|Register_rtl_0_bypass[3]~feeder_combout ;
wire \regfile|Register_rtl_0_bypass[1]~feeder_combout ;
wire \regfile|Mux32~33_combout ;
wire \regfile|Register_rtl_0_bypass[7]~feeder_combout ;
wire \regfile|Mux32~34_combout ;
wire \myInstructionROM|rom~135_combout ;
wire \myInstructionROM|rom~148_combout ;
wire \myInstructionROM|rom~152_combout ;
wire \myInstructionROM|rom~154_combout ;
wire \myInstructionROM|rom~153_combout ;
wire \myInstructionROM|rom~234_combout ;
wire \myInstructionROM|rom~235_combout ;
wire \myInstructionROM|rom~155_combout ;
wire \IFIDPipe|instructionROMOutIFID~15_combout ;
wire \regfile|Mux32~35_combout ;
wire \IDEXPipe|o_RT_DataIDEX[4]~2_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a9 ;
wire \alu|AdderInputB[0]~32_combout ;
wire \alu|Add0~1_cout ;
wire \alu|Add0~2_combout ;
wire \IDEXPipe|instructionROMOutIDEX~16_combout ;
wire \hdnsMEM|hazardReg1~8_combout ;
wire \hdnsMEM|Equal0~1_combout ;
wire \hdnsMEM|hazardReg1~9_combout ;
wire \hdnsMEM|hazardReg2~4_combout ;
wire \hdnsMEM|hazardReg2~3_combout ;
wire \hdnsMEM|hazardReg2~5_combout ;
wire \hdnsMEM|hazardReg2~7_combout ;
wire \mux101|output1[16]~80_combout ;
wire \mux2|output1[16]~57_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a7 ;
wire \EXMEMPipe|O_outEXMEM[27]~6_combout ;
wire \alu|O_out[4]~73_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a30 ;
wire \muxShift1|output1[4]~78_combout ;
wire \alu|O_out[4]~243_combout ;
wire \alu|O_out[4]~285_combout ;
wire \mux101|output1[2]~59_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a32 ;
wire \mux101|output1[2]~137_combout ;
wire \dmem|heap_seg|mem0~11_combout ;
wire \hdnsWB|Equal6~0_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a23 ;
wire \mux7|output1[11]~6_combout ;
wire \mux7|output1[11]~7_combout ;
wire \muxShift1|output1[11]~8_combout ;
wire \hdnsWB|hazardReg1~0_combout ;
wire \muxShift1|output1[11]~9_combout ;
wire \alu|O_out[11]~48_combout ;
wire \alu|O_out[8]~30_combout ;
wire \mux101|output1[11]~68_combout ;
wire \regfile|Register_rtl_0_bypass[31]~feeder_combout ;
wire \IDEXPipe|o_RT_DataIDEX~69_combout ;
wire \myInstructionROM|rom~138_combout ;
wire \myInstructionROM|rom~139_combout ;
wire \IFIDPipe|instructionROMOutIFID~13_combout ;
wire \regfile|Equal1~0_combout ;
wire \regfile|Equal1~1_combout ;
wire \IDEXPipe|o_RT_DataIDEX[4]~5_combout ;
wire \IDEXPipe|o_RT_DataIDEX~24_combout ;
wire \hdnsWB|hazardReg2~0_combout ;
wire \hdnsWB|Equal7~0_combout ;
wire \hdnsWB|hazardReg2~1_combout ;
wire \hdnsWB|hazardReg2~2_combout ;
wire \mux101|output1[11]~69_combout ;
wire \mux2|output1[11]~49_combout ;
wire \muxShift1|output1[11]~10_combout ;
wire \alu|O_out[11]~49_combout ;
wire \alu|AdderInputB[11]~21_combout ;
wire \controlunit|WideOr1~0_combout ;
wire \IDEXPipe|Func_inIDEX~4_combout ;
wire \IDEXPipe|Func_inIDEX~5_combout ;
wire \IDEXPipe|Func_inIDEX~8_combout ;
wire \alu|O_out[4]~26_combout ;
wire \alu|O_out[4]~27_combout ;
wire \mux7|output1[10]~8_combout ;
wire \mux7|output1[10]~9_combout ;
wire \IDEXPipe|o_RS_DataIDEX~14_combout ;
wire \muxShift1|output1[10]~11_combout ;
wire \muxShift1|output1[10]~12_combout ;
wire \muxShift1|output1[10]~13_combout ;
wire \alu|O_out[10]~57_combout ;
wire \muxShift1|output1[9]~5_combout ;
wire \muxShift1|output1[9]~6_combout ;
wire \alu|O_out[9]~40_combout ;
wire \muxShift1|output1[9]~7_combout ;
wire \alu|O_out[9]~41_combout ;
wire \muxShift1|output1[8]~2_combout ;
wire \muxShift1|output1[8]~3_combout ;
wire \alu|O_out[8]~28_combout ;
wire \regfile|Register_rtl_0_bypass[18]~feeder_combout ;
wire \IDEXPipe|o_RT_DataIDEX~52_combout ;
wire \mux101|output1[24]~97_combout ;
wire \mux101|output1[24]~124_combout ;
wire \IDEXPipe|instructionROMOutIDEX~14_combout ;
wire \mux101|output1[3]~61_combout ;
wire \IDEXPipe|o_RT_DataIDEX[4]~3_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a11 ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a14 ;
wire \alu|AdderInputB[3]~29_combout ;
wire \alu|Add0~3 ;
wire \alu|Add0~5 ;
wire \alu|Add0~7 ;
wire \alu|Add0~9 ;
wire \alu|Add0~10_combout ;
wire \EXMEMPipe|O_outEXMEM[16]~3_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a12 ;
wire \alu|O_out[6]~83_combout ;
wire \mux2|output1[0]~40_combout ;
wire \IDEXPipe|branchAddressIDEX~30_combout ;
wire \EXMEMPipe|pcPlus4EXMEM[0]~feeder_combout ;
wire \alu|Mux32~7_combout ;
wire \mux101|output1[21]~91_combout ;
wire \mux101|output1[21]~129_combout ;
wire \dmem|data_seg|mem2~12_combout ;
wire \dmem|Equal0~5_combout ;
wire \dmem|data_seg|mem3~12_combout ;
wire \dmem|data_seg|mem2~6_regout ;
wire \alu|O_out~278_combout ;
wire \alu|O_out~273_combout ;
wire \mux101|output1[4]~64_combout ;
wire \mux101|output1[4]~63_combout ;
wire \mux2|output1[4]~45_combout ;
wire \alu|ShiftRight0~138_combout ;
wire \alu|ShiftRight0~139_combout ;
wire \alu|ShiftRight0~140_combout ;
wire \IDEXPipe|instructionROMOutIDEX~5_combout ;
wire \alu|O_out[7]~96_combout ;
wire \mux101|output1[5]~67_combout ;
wire \mux101|output1[5]~66_combout ;
wire \mux2|output1[5]~48_combout ;
wire \alu|ShiftLeft0~31_combout ;
wire \IDEXPipe|instructionROMOutIDEX~4_combout ;
wire \mux2|output1[6]~46_combout ;
wire \IDEXPipe|o_RT_DataIDEX~20_combout ;
wire \mux101|output1[6]~65_combout ;
wire \mux2|output1[6]~47_combout ;
wire \alu|ShiftLeft0~32_combout ;
wire \alu|ShiftLeft0~33_combout ;
wire \alu|ShiftLeft0~35_combout ;
wire \alu|ShiftLeft0~36_combout ;
wire \alu|ShiftLeft0~92_combout ;
wire \alu|O_out[4]~72_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a27 ;
wire \IDEXPipe|o_RT_DataIDEX~26_combout ;
wire \mux101|output1[7]~71_combout ;
wire \mux101|output1[7]~141_combout ;
wire \mux101|output1[8]~113_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a19 ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a22 ;
wire \muxShift1|output1[12]~75_combout ;
wire \IDEXPipe|o_RT_DataIDEX~28_combout ;
wire \mux101|output1[12]~73_combout ;
wire \mux101|output1[12]~72_combout ;
wire \mux2|output1[12]~51_combout ;
wire \alu|O_out[12]~64_combout ;
wire \alu|Add0~25 ;
wire \alu|Add0~26_combout ;
wire \mux101|output1[25]~125_combout ;
wire \alu|ShiftRight0~61_combout ;
wire \IDEXPipe|o_RT_DataIDEX~56_combout ;
wire \mux101|output1[26]~101_combout ;
wire \mux101|output1[26]~126_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a15 ;
wire \alu|Add0~8_combout ;
wire \mux2|output1[13]~52_combout ;
wire \regfile|Register_rtl_0_bypass[20]~feeder_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a20 ;
wire \regfile|Register_rtl_0_bypass[28]~feeder_combout ;
wire \IDEXPipe|o_RS_DataIDEX~26_combout ;
wire \muxShift1|output1[1]~14_combout ;
wire \muxShift1|output1[14]~24_combout ;
wire \muxShift1|output1[14]~25_combout ;
wire \alu|O_out[14]~105_combout ;
wire \mux101|output1[14]~76_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a21 ;
wire \mux101|output1[13]~75_combout ;
wire \mux101|output1[13]~74_combout ;
wire \mux2|output1[13]~54_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a31 ;
wire \IDEXPipe|o_RT_DataIDEX~12_combout ;
wire \mux101|output1[1]~58_combout ;
wire \mux101|output1[1]~136_combout ;
wire \mux101|output1[3]~138_combout ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|stack_seg|rd[3]~6_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[27]~2_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell_combout ;
wire \mux101|output1[17]~83_combout ;
wire \mux101|output1[17]~121_combout ;
wire \alu|ShiftLeft0~46_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a12 ;
wire \IDEXPipe|o_RT_DataIDEX~41_combout ;
wire \IDEXPipe|o_RT_DataIDEX~42_combout ;
wire \mux101|output1[19]~87_combout ;
wire \mux101|output1[19]~123_combout ;
wire \mux101|output1[18]~122_combout ;
wire \alu|ShiftLeft0~47_combout ;
wire \alu|ShiftLeft0~48_combout ;
wire \alu|ShiftLeft0~49_combout ;
wire \alu|ShiftLeft0~50_combout ;
wire \alu|ShiftLeft0~51_combout ;
wire \alu|ShiftLeft0~52_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a3 ;
wire \IDEXPipe|o_RS_DataIDEX~53_combout ;
wire \IDEXPipe|o_RS_DataIDEX~54_combout ;
wire \muxShift1|output1[28]~52_combout ;
wire \muxShift1|output1[28]~53_combout ;
wire \IDEXPipe|o_RT_DataIDEX~60_combout ;
wire \mux101|output1[28]~105_combout ;
wire \mux101|output1[28]~104_combout ;
wire \mux2|output1[28]~69_combout ;
wire \alu|O_out[28]~209_combout ;
wire \alu|O_out[2]~218_combout ;
wire \alu|Mux32~6_combout ;
wire \alu|ShiftLeft0~62_combout ;
wire \alu|ShiftLeft0~63_combout ;
wire \alu|ShiftLeft0~64_combout ;
wire \mux101|output1[9]~114_combout ;
wire \IDEXPipe|o_RT_DataIDEX~66_combout ;
wire \mux101|output1[10]~110_combout ;
wire \mux101|output1[10]~117_combout ;
wire \alu|ShiftLeft0~79_combout ;
wire \alu|ShiftLeft0~85_combout ;
wire \alu|ShiftLeft0~86_combout ;
wire \alu|ShiftLeft0~87_combout ;
wire \alu|ShiftLeft0~88_combout ;
wire \alu|O_out[2]~21_combout ;
wire \EXMEMPipe|O_outEXMEM[29]~11_combout ;
wire \EXMEMPipe|O_outEXMEM[29]~12_combout ;
wire \alu|O_out[28]~215_combout ;
wire \muxShift1|output1[3]~77_combout ;
wire \alu|O_out[2]~65_combout ;
wire \alu|O_out[2]~211_combout ;
wire \alu|ShiftLeft0~114_combout ;
wire \alu|ShiftLeft0~109_combout ;
wire \alu|ShiftLeft0~115_combout ;
wire \mux101|output1[14]~118_combout ;
wire \mux101|output1[13]~135_combout ;
wire \alu|ShiftLeft0~101_combout ;
wire \alu|ShiftLeft0~102_combout ;
wire \alu|ShiftLeft0~103_combout ;
wire \alu|ShiftLeft0~116_combout ;
wire \alu|ShiftLeft0~140_combout ;
wire \alu|O_out[28]~213_combout ;
wire \alu|O_out[28]~214_combout ;
wire \alu|O_out[28]~216_combout ;
wire \alu|O_out[28]~217_combout ;
wire \alu|O_out[28]~220_combout ;
wire \mux101|output1[27]~102_combout ;
wire \mux2|output1[27]~68_combout ;
wire \alu|AdderInputB[27]~5_combout ;
wire \muxShift1|output1[26]~48_combout ;
wire \muxShift1|output1[26]~49_combout ;
wire \alu|O_out[26]~192_combout ;
wire \IDEXPipe|o_RT_DataIDEX~63_combout ;
wire \IDEXPipe|o_RT_DataIDEX~64_combout ;
wire \mux101|output1[31]~109_combout ;
wire \IDEXPipe|o_RT_DataIDEX~67_combout ;
wire \IDEXPipe|o_RT_DataIDEX~68_combout ;
wire \mux101|output1[30]~111_combout ;
wire \mux101|output1[30]~112_combout ;
wire \alu|ShiftRight0~63_combout ;
wire \alu|ShiftRight0~154_combout ;
wire \alu|ShiftRight0~105_combout ;
wire \alu|ShiftRight0~153_combout ;
wire \alu|ShiftRight0~106_combout ;
wire \alu|ShiftRight0~107_combout ;
wire \alu|AdderInputB[25]~7_combout ;
wire \alu|AdderInputB[5]~27_combout ;
wire \alu|Add0~11 ;
wire \alu|Add0~13 ;
wire \alu|Add0~15 ;
wire \alu|Add0~17 ;
wire \alu|Add0~18_combout ;
wire \alu|O_out[24]~176_combout ;
wire \alu|ShiftRight0~66_combout ;
wire \alu|ShiftRight0~145_combout ;
wire \EXMEMPipe|O_outEXMEM[16]~4_combout ;
wire \alu|O_out[23]~122_combout ;
wire \alu|O_out[23]~123_combout ;
wire \alu|O_out[23]~124_combout ;
wire \mux101|output1[31]~108_combout ;
wire \mux2|output1[31]~71_combout ;
wire \alu|ShiftRight0~94_combout ;
wire \mux101|output1[29]~106_combout ;
wire \mux2|output1[29]~70_combout ;
wire \alu|AdderInputB[29]~3_combout ;
wire \alu|Add0~59 ;
wire \alu|Add0~60_combout ;
wire \muxShift1|output1[29]~54_combout ;
wire \muxShift1|output1[29]~55_combout ;
wire \alu|O_out[29]~222_combout ;
wire \alu|O_out[2]~219_combout ;
wire \alu|ShiftLeft0~38_combout ;
wire \alu|ShiftLeft0~41_combout ;
wire \alu|ShiftLeft0~93_combout ;
wire \alu|ShiftLeft0~42_combout ;
wire \alu|ShiftLeft0~71_combout ;
wire \alu|ShiftLeft0~94_combout ;
wire \alu|ShiftLeft0~95_combout ;
wire \alu|ShiftRight0~148_combout ;
wire \alu|ShiftRight0~85_combout ;
wire \regfile|Register_rtl_0_bypass[40]~feeder_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a29 ;
wire \IDEXPipe|o_RS_DataIDEX~61_combout ;
wire \IDEXPipe|o_RS_DataIDEX~62_combout ;
wire \muxShift1|output1[2]~60_combout ;
wire \muxShift1|output1[2]~61_combout ;
wire \muxShift1|output1[2]~76_combout ;
wire \alu|ShiftRight0~164_combout ;
wire \alu|O_out[29]~227_combout ;
wire \alu|O_out[29]~223_combout ;
wire \alu|O_out[29]~224_combout ;
wire \IDEXPipe|o_RT_DataIDEX~49_combout ;
wire \IDEXPipe|o_RT_DataIDEX~50_combout ;
wire \mux101|output1[23]~95_combout ;
wire \mux101|output1[23]~131_combout ;
wire \alu|ShiftLeft0~54_combout ;
wire \alu|ShiftLeft0~126_combout ;
wire \alu|ShiftLeft0~147_combout ;
wire \alu|ShiftLeft0~53_combout ;
wire \alu|ShiftLeft0~118_combout ;
wire \alu|ShiftLeft0~106_combout ;
wire \alu|ShiftLeft0~107_combout ;
wire \alu|ShiftLeft0~119_combout ;
wire \alu|ShiftLeft0~141_combout ;
wire \alu|O_out[29]~225_combout ;
wire \alu|O_out[29]~226_combout ;
wire \alu|O_out[29]~228_combout ;
wire \alu|O_out[29]~229_combout ;
wire \alu|O_out[29]~230_combout ;
wire \alu|O_out[29]~231_combout ;
wire \EXMEMPipe|O_outEXMEM[29]~feeder_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a2 ;
wire \IDEXPipe|o_RT_DataIDEX~61_combout ;
wire \IDEXPipe|o_RT_DataIDEX~62_combout ;
wire \mux101|output1[29]~107_combout ;
wire \mux101|output1[29]~134_combout ;
wire \alu|ShiftRight0~84_combout ;
wire \alu|ShiftRight0~81_combout ;
wire \alu|ShiftRight0~124_combout ;
wire \alu|ShiftRight0~70_combout ;
wire \alu|ShiftRight0~82_combout ;
wire \alu|ShiftRight0~88_combout ;
wire \alu|ShiftRight0~125_combout ;
wire \alu|ShiftRight0~163_combout ;
wire \alu|ShiftRight0~126_combout ;
wire \mux101|output1[23]~94_combout ;
wire \mux2|output1[23]~64_combout ;
wire \alu|O_out[23]~169_combout ;
wire \mux101|output1[22]~92_combout ;
wire \mux2|output1[22]~63_combout ;
wire \alu|AdderInputB[22]~10_combout ;
wire \muxShift1|output1[21]~38_combout ;
wire \muxShift1|output1[21]~39_combout ;
wire \alu|O_out[21]~160_combout ;
wire \alu|Add0~12_combout ;
wire \alu|O_out[21]~161_combout ;
wire \mux101|output1[21]~90_combout ;
wire \mux2|output1[21]~62_combout ;
wire \alu|AdderInputB[21]~11_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a11 ;
wire \IDEXPipe|o_RS_DataIDEX~37_combout ;
wire \IDEXPipe|o_RS_DataIDEX~38_combout ;
wire \muxShift1|output1[20]~36_combout ;
wire \muxShift1|output1[20]~37_combout ;
wire \mux101|output1[19]~86_combout ;
wire \mux2|output1[19]~60_combout ;
wire \alu|AdderInputB[19]~13_combout ;
wire \regfile|Register_rtl_0_bypass[24]~feeder_combout ;
wire \IDEXPipe|o_RS_DataIDEX~33_combout ;
wire \IDEXPipe|o_RS_DataIDEX~34_combout ;
wire \muxShift1|output1[18]~32_combout ;
wire \muxShift1|output1[18]~33_combout ;
wire \mux101|output1[17]~82_combout ;
wire \mux2|output1[17]~58_combout ;
wire \alu|AdderInputB[17]~15_combout ;
wire \muxShift1|output1[15]~26_combout ;
wire \muxShift1|output1[15]~27_combout ;
wire \alu|Add0~27 ;
wire \alu|Add0~29 ;
wire \alu|Add0~31 ;
wire \alu|Add0~33 ;
wire \alu|Add0~35 ;
wire \alu|Add0~37 ;
wire \alu|Add0~39 ;
wire \alu|Add0~41 ;
wire \alu|Add0~43 ;
wire \alu|Add0~45 ;
wire \alu|Add0~47 ;
wire \alu|Add0~48_combout ;
wire \EXMEMPipe|O_outEXMEM[16]~5_combout ;
wire \alu|ShiftLeft0~55_combout ;
wire \alu|ShiftLeft0~123_combout ;
wire \alu|ShiftLeft0~143_combout ;
wire \alu|O_out[23]~170_combout ;
wire \alu|O_out[23]~171_combout ;
wire \alu|O_out[23]~172_combout ;
wire \alu|O_out[23]~173_combout ;
wire \alu|O_out[23]~174_combout ;
wire \alu|O_out[23]~175_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a8 ;
wire \IDEXPipe|o_RS_DataIDEX~43_combout ;
wire \IDEXPipe|o_RS_DataIDEX~44_combout ;
wire \muxShift1|output1[23]~42_combout ;
wire \muxShift1|output1[23]~43_combout ;
wire \alu|Add0~49 ;
wire \alu|Add0~50_combout ;
wire \alu|ShiftLeft0~134_combout ;
wire \alu|ShiftLeft0~104_combout ;
wire \alu|ShiftLeft0~65_combout ;
wire \alu|ShiftLeft0~66_combout ;
wire \alu|ShiftLeft0~67_combout ;
wire \alu|ShiftLeft0~68_combout ;
wire \alu|ShiftLeft0~69_combout ;
wire \alu|O_out[4]~74_combout ;
wire \alu|O_out[24]~178_combout ;
wire \alu|O_out[24]~179_combout ;
wire \alu|O_out[24]~180_combout ;
wire \alu|O_out[24]~181_combout ;
wire \alu|O_out[24]~182_combout ;
wire \alu|O_out[24]~183_combout ;
wire \muxShift1|output1[24]~44_combout ;
wire \muxShift1|output1[24]~45_combout ;
wire \alu|Add0~51 ;
wire \alu|Add0~53 ;
wire \alu|Add0~54_combout ;
wire \alu|O_out[4]~75_combout ;
wire \alu|ShiftLeft0~127_combout ;
wire \alu|ShiftLeft0~128_combout ;
wire \alu|O_out[26]~193_combout ;
wire \alu|O_out[26]~283_combout ;
wire \alu|ShiftLeft0~81_combout ;
wire \alu|ShiftLeft0~80_combout ;
wire \alu|ShiftLeft0~82_combout ;
wire \alu|ShiftLeft0~83_combout ;
wire \alu|O_out[26]~194_combout ;
wire \alu|O_out[26]~195_combout ;
wire \alu|O_out[26]~196_combout ;
wire \alu|O_out[26]~197_combout ;
wire \alu|O_out[26]~198_combout ;
wire \alu|O_out[26]~199_combout ;
wire \mux101|output1[26]~100_combout ;
wire \mux2|output1[26]~67_combout ;
wire \alu|AdderInputB[26]~6_combout ;
wire \alu|Add0~55 ;
wire \alu|Add0~57 ;
wire \alu|Add0~58_combout ;
wire \alu|O_out[28]~221_combout ;
wire \EXMEMPipe|O_outEXMEM[28]~feeder_combout ;
wire \mux101|output1[28]~133_combout ;
wire \alu|ShiftLeft0~57_combout ;
wire \alu|ShiftLeft0~56_combout ;
wire \alu|ShiftLeft0~58_combout ;
wire \alu|ShiftLeft0~59_combout ;
wire \alu|ShiftLeft0~37_combout ;
wire \alu|ShiftLeft0~43_combout ;
wire \alu|ShiftLeft0~39_combout ;
wire \alu|ShiftLeft0~40_combout ;
wire \alu|ShiftLeft0~44_combout ;
wire \alu|ShiftLeft0~45_combout ;
wire \alu|O_out~20_combout ;
wire \alu|O_out~277_combout ;
wire \alu|O_out~22_combout ;
wire \alu|O_out~23_combout ;
wire \alu|AdderInputB[31]~2_combout ;
wire \alu|AdderInputB[30]~33_combout ;
wire \alu|Add0~61 ;
wire \alu|Add0~63 ;
wire \alu|Add0~64_combout ;
wire \alu|O_out~24_combout ;
wire \alu|O_out~25_combout ;
wire \alu|O_out~286_combout ;
wire \alu|O_out~287_combout ;
wire \EXMEMPipe|O_outEXMEM[31]~feeder_combout ;
wire \alu|Add0~32_combout ;
wire \IDEXPipe|we_inIDEX~0_combout ;
wire \IDEXPipe|we_inIDEX~regout ;
wire \EXMEMPipe|we_inEXMEM~feeder_combout ;
wire \EXMEMPipe|we_inEXMEM~regout ;
wire \dmem|heap_seg|mem3~9_combout ;
wire \dmem|stack_seg|mem3~10_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[36]~feeder_combout ;
wire \dmem|data_seg|mem0~14_combout ;
wire \dmem|data_seg|mem0~9_combout ;
wire \dmem|data_seg|mem0~11_combout ;
wire \dmem|data_seg|mem0~12_combout ;
wire \dmem|data_seg|mem0~15_combout ;
wire \dmem|stack_seg|mem0~combout ;
wire \MEMWBPipe|readdata_outMEMWB[6]~16_combout ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ;
wire \dmem|data_seg|rd[3]~6_combout ;
wire \dmem|Equal0~3_combout ;
wire \dmem|Equal0~1_combout ;
wire \dmem|Equal0~0_combout ;
wire \dmem|Equal0~4_combout ;
wire \dmem|data_seg|mem3~13_combout ;
wire \dmem|data_seg|mem0~combout ;
wire \dmem|Selector28~0_combout ;
wire \dmem|Selector28~1_combout ;
wire \dmem|Selector28~2_combout ;
wire \mux7|output1[3]~58_combout ;
wire \mux7|output1[3]~59_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a18 ;
wire \IDEXPipe|o_RS_DataIDEX~23_combout ;
wire \IDEXPipe|o_RS_DataIDEX~24_combout ;
wire \muxShift1|output1[13]~22_combout ;
wire \muxShift1|output1[13]~23_combout ;
wire \alu|Add0~28_combout ;
wire \alu|ShiftRight0~72_combout ;
wire \alu|ShiftRight0~83_combout ;
wire \alu|ShiftRight0~115_combout ;
wire \alu|ShiftRight0~159_combout ;
wire \alu|O_out[8]~34_combout ;
wire \alu|O_out[8]~31_combout ;
wire \alu|O_out[13]~100_combout ;
wire \alu|O_out[13]~101_combout ;
wire \alu|O_out[13]~102_combout ;
wire \alu|O_out[13]~99_combout ;
wire \alu|O_out[13]~103_combout ;
wire \alu|O_out[13]~104_combout ;
wire \mux7|output1[13]~18_combout ;
wire \mux7|output1[13]~19_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a17 ;
wire \IDEXPipe|o_RT_DataIDEX~31_combout ;
wire \IDEXPipe|o_RT_DataIDEX~32_combout ;
wire \mux101|output1[14]~77_combout ;
wire \mux2|output1[14]~55_combout ;
wire \alu|AdderInputB[14]~18_combout ;
wire \alu|Add0~30_combout ;
wire \alu|ShiftRight0~49_combout ;
wire \alu|ShiftRight0~99_combout ;
wire \alu|ShiftRight0~120_combout ;
wire \alu|ShiftRight0~161_combout ;
wire \alu|ShiftRight0~101_combout ;
wire \alu|ShiftRight0~47_combout ;
wire \alu|ShiftRight0~102_combout ;
wire \alu|ShiftRight0~46_combout ;
wire \mux101|output1[20]~88_combout ;
wire \alu|ShiftRight0~50_combout ;
wire \alu|ShiftRight0~98_combout ;
wire \alu|ShiftRight0~117_combout ;
wire \alu|ShiftRight0~160_combout ;
wire \alu|ShiftLeft0~96_combout ;
wire \alu|ShiftLeft0~99_combout ;
wire \alu|ShiftLeft0~100_combout ;
wire \alu|O_out~282_combout ;
wire \alu|O_out[14]~106_combout ;
wire \alu|O_out[14]~107_combout ;
wire \alu|O_out[14]~108_combout ;
wire \alu|O_out[14]~109_combout ;
wire \alu|O_out[14]~110_combout ;
wire \mux7|output1[14]~20_combout ;
wire \mux7|output1[14]~21_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a15 ;
wire \IDEXPipe|o_RT_DataIDEX~35_combout ;
wire \IDEXPipe|o_RT_DataIDEX~36_combout ;
wire \mux101|output1[16]~81_combout ;
wire \mux101|output1[16]~120_combout ;
wire \dmem|heap_seg|mem2~9_combout ;
wire \dmem|heap_seg|mem2~1_regout ;
wire \EXMEMPipe|o_RT_DataEXMEM[17]~feeder_combout ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|heap_seg|rd[16]~17_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[21]~0_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell_combout ;
wire \dmem|heap_seg|mem3~11_combout ;
wire \dmem|heap_seg|mem0~combout ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|stack_seg|rd[16]~17_combout ;
wire \mux101|output1[31]~132_combout ;
wire \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|stack_seg|rd[15]~1_combout ;
wire \dmem|data_seg|mem1_rtl_0_bypass[35]~1_combout ;
wire \dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell_combout ;
wire \dmem|data_seg|mem1~9_combout ;
wire \dmem|data_seg|mem1~8_regout ;
wire \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|data_seg|rd[15]~1_combout ;
wire \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|heap_seg|rd[15]~1_combout ;
wire \dmem|Selector16~2_combout ;
wire \dmem|Selector16~3_combout ;
wire \dmem|readdata_out[16]~34_combout ;
wire \dmem|readdata_out[16]~35_combout ;
wire \dmem|readdata_out[16]~36_combout ;
wire \mux7|output1[16]~24_combout ;
wire \mux7|output1[16]~25_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a9 ;
wire \IDEXPipe|o_RT_DataIDEX~47_combout ;
wire \IDEXPipe|o_RT_DataIDEX~48_combout ;
wire \mux101|output1[22]~93_combout ;
wire \mux101|output1[22]~130_combout ;
wire \alu|ShiftRight0~71_combout ;
wire \alu|ShiftRight0~67_combout ;
wire \alu|ShiftRight0~87_combout ;
wire \alu|ShiftRight0~89_combout ;
wire \alu|ShiftRight0~95_combout ;
wire \alu|ShiftRight0~96_combout ;
wire \alu|ShiftRight0~133_combout ;
wire \alu|ShiftLeft0~113_combout ;
wire \alu|O_out[19]~142_combout ;
wire \alu|ShiftLeft0~139_combout ;
wire \alu|ShiftLeft0~112_combout ;
wire \alu|O_out[19]~143_combout ;
wire \alu|Add0~40_combout ;
wire \alu|O_out[19]~144_combout ;
wire \alu|O_out[19]~145_combout ;
wire \alu|O_out[19]~146_combout ;
wire \alu|O_out[19]~147_combout ;
wire \mux7|output1[19]~30_combout ;
wire \mux7|output1[19]~31_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a4 ;
wire \IDEXPipe|o_RT_DataIDEX~57_combout ;
wire \IDEXPipe|o_RT_DataIDEX~58_combout ;
wire \mux101|output1[27]~103_combout ;
wire \mux101|output1[27]~127_combout ;
wire \alu|ShiftRight0~60_combout ;
wire \alu|ShiftRight0~62_combout ;
wire \alu|ShiftRight0~51_combout ;
wire \alu|ShiftRight0~109_combout ;
wire \alu|ShiftRight0~157_combout ;
wire \alu|ShiftRight0~156_combout ;
wire \alu|O_out[12]~66_combout ;
wire \alu|O_out[12]~67_combout ;
wire \alu|O_out[12]~68_combout ;
wire \alu|O_out[12]~69_combout ;
wire \alu|O_out[12]~70_combout ;
wire \mux7|output1[12]~10_combout ;
wire \mux7|output1[12]~11_combout ;
wire \IDEXPipe|o_RS_DataIDEX~16_combout ;
wire \muxShift1|output1[12]~15_combout ;
wire \muxShift1|output1[6]~18_combout ;
wire \muxShift1|output1[6]~19_combout ;
wire \alu|Equal0~1_combout ;
wire \alu|Equal0~4_combout ;
wire \muxShift1|output1[19]~34_combout ;
wire \muxShift1|output1[19]~35_combout ;
wire \muxShift1|output1[17]~30_combout ;
wire \muxShift1|output1[17]~31_combout ;
wire \alu|Equal0~6_combout ;
wire \alu|Equal0~0_combout ;
wire \alu|Equal0~7_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a4 ;
wire \IDEXPipe|o_RS_DataIDEX~51_combout ;
wire \IDEXPipe|o_RS_DataIDEX~52_combout ;
wire \muxShift1|output1[27]~50_combout ;
wire \muxShift1|output1[27]~51_combout ;
wire \alu|Equal0~9_combout ;
wire \alu|Equal0~8_combout ;
wire \alu|Equal0~10_combout ;
wire \alu|ShiftLeft0~60_combout ;
wire \EXMEMPipe|O_outEXMEM[15]~0_combout ;
wire \EXMEMPipe|O_outEXMEM[15]~1_combout ;
wire \EXMEMPipe|O_outEXMEM[15]~2_combout ;
wire \alu|O_out[15]~111_combout ;
wire \mux101|output1[15]~78_combout ;
wire \mux2|output1[15]~56_combout ;
wire \alu|O_out[15]~115_combout ;
wire \alu|O_out[15]~116_combout ;
wire \IDEXPipe|lbunsigned_outIDEX~0_combout ;
wire \IDEXPipe|lbunsigned_outIDEX~regout ;
wire \EXMEMPipe|lbunsigned_outEXMEM~feeder_combout ;
wire \EXMEMPipe|lbunsigned_outEXMEM~regout ;
wire \dmem|readdata_out[15]~33_combout ;
wire \mux7|output1[15]~22_combout ;
wire \mux7|output1[15]~23_combout ;
wire \IDEXPipe|o_RT_DataIDEX~34_combout ;
wire \mux101|output1[15]~79_combout ;
wire \mux101|output1[15]~119_combout ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem|stack_seg|rd[7]~0_combout ;
wire \dmem|data_seg|mem0_rtl_0_bypass[35]~0_combout ;
wire \dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell_combout ;
wire \dmem|Selector24~0_combout ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem|heap_seg|rd[7]~0_combout ;
wire \dmem|data_seg|mem0~16_combout ;
wire \dmem|data_seg|mem0~8_regout ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dmem|data_seg|rd[7]~0_combout ;
wire \dmem|Selector24~1_combout ;
wire \dmem|Selector24~2_combout ;
wire \mux7|output1[7]~16_combout ;
wire \mux7|output1[7]~17_combout ;
wire \muxShift1|output1[7]~20_combout ;
wire \muxShift1|output1[7]~21_combout ;
wire \muxShift1|output1[7]~74_combout ;
wire \alu|Add0~16_combout ;
wire \alu|ShiftRight0~74_combout ;
wire \alu|ShiftRight0~91_combout ;
wire \alu|ShiftRight0~92_combout ;
wire \alu|ShiftRight0~75_combout ;
wire \alu|ShiftRight0~123_combout ;
wire \alu|O_out[7]~92_combout ;
wire \alu|ShiftRight0~68_combout ;
wire \alu|ShiftRight0~78_combout ;
wire \alu|ShiftRight0~90_combout ;
wire \alu|ShiftRight0~122_combout ;
wire \alu|ShiftRight0~162_combout ;
wire \alu|O_out[7]~93_combout ;
wire \alu|O_out[7]~281_combout ;
wire \alu|O_out[7]~94_combout ;
wire \alu|O_out[7]~95_combout ;
wire \alu|O_out[7]~97_combout ;
wire \alu|O_out[7]~98_combout ;
wire \mux101|output1[7]~70_combout ;
wire \mux2|output1[7]~50_combout ;
wire \alu|ShiftRight0~112_combout ;
wire \alu|ShiftRight0~113_combout ;
wire \alu|ShiftRight0~114_combout ;
wire \alu|ShiftRight0~141_combout ;
wire \alu|ShiftRight0~77_combout ;
wire \alu|ShiftRight0~79_combout ;
wire \alu|ShiftRight0~76_combout ;
wire \alu|ShiftRight0~80_combout ;
wire \alu|ShiftRight0~142_combout ;
wire \alu|ShiftRight0~69_combout ;
wire \alu|ShiftRight0~73_combout ;
wire \alu|ShiftRight0~147_combout ;
wire \alu|ShiftRight0~130_combout ;
wire \alu|ShiftRight0~131_combout ;
wire \alu|ShiftRight0~143_combout ;
wire \alu|O_out~274_combout ;
wire \alu|O_out~271_combout ;
wire \alu|O_out~272_combout ;
wire \alu|O_out~275_combout ;
wire \alu|O_out~276_combout ;
wire \mux101|output1[1]~57_combout ;
wire \mux2|output1[1]~42_combout ;
wire \alu|ShiftLeft0~34_combout ;
wire \alu|ShiftLeft0~89_combout ;
wire \alu|ShiftLeft0~90_combout ;
wire \alu|O_out[5]~76_combout ;
wire \alu|ShiftRight0~111_combout ;
wire \alu|ShiftRight0~110_combout ;
wire \alu|ShiftRight0~158_combout ;
wire \alu|ShiftRight0~116_combout ;
wire \alu|O_out[5]~77_combout ;
wire \alu|O_out[5]~279_combout ;
wire \alu|O_out[5]~78_combout ;
wire \alu|O_out[5]~79_combout ;
wire \alu|O_out[5]~81_combout ;
wire \alu|O_out[5]~82_combout ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|data_seg|rd[21]~22_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[31]~3_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell_combout ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ;
wire \dmem|stack_seg|rd[21]~22_combout ;
wire \dmem|readdata_out[21]~49_combout ;
wire \dmem|readdata_out[21]~50_combout ;
wire \dmem|readdata_out[21]~51_combout ;
wire \mux7|output1[21]~34_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a13 ;
wire \mux7|output1[21]~35_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a31 ;
wire \IDEXPipe|o_RS_DataIDEX~65_combout ;
wire \IDEXPipe|o_RS_DataIDEX~66_combout ;
wire \muxShift1|output1[0]~67_combout ;
wire \muxShift1|output1[0]~68_combout ;
wire \alu|ShiftRight0~64_combout ;
wire \alu|ShiftRight0~65_combout ;
wire \alu|ShiftRight0~129_combout ;
wire \alu|ShiftRight0~48_combout ;
wire \alu|ShiftRight0~128_combout ;
wire \alu|ShiftRight0~165_combout ;
wire \alu|ShiftRight0~54_combout ;
wire \alu|ShiftRight0~55_combout ;
wire \alu|ShiftRight0~56_combout ;
wire \alu|ShiftRight0~57_combout ;
wire \alu|ShiftRight0~58_combout ;
wire \alu|ShiftRight0~59_combout ;
wire \alu|ShiftRight0~135_combout ;
wire \alu|ShiftRight0~118_combout ;
wire \alu|ShiftRight0~136_combout ;
wire \alu|Mux64~0_combout ;
wire \alu|ShiftRight0~137_combout ;
wire \alu|Mux64~1_combout ;
wire \alu|Mux64~2_combout ;
wire \alu|Mux64~3_combout ;
wire \alu|Mux64~4_combout ;
wire \alu|Mux64~5_combout ;
wire \alu|O_out~268_combout ;
wire \mux2|output1[30]~72_combout ;
wire \muxShift1|output1[25]~46_combout ;
wire \muxShift1|output1[25]~47_combout ;
wire \alu|LessThan1~1_cout ;
wire \alu|LessThan1~3_cout ;
wire \alu|LessThan1~5_cout ;
wire \alu|LessThan1~7_cout ;
wire \alu|LessThan1~9_cout ;
wire \alu|LessThan1~11_cout ;
wire \alu|LessThan1~13_cout ;
wire \alu|LessThan1~15_cout ;
wire \alu|LessThan1~17_cout ;
wire \alu|LessThan1~19_cout ;
wire \alu|LessThan1~21_cout ;
wire \alu|LessThan1~23_cout ;
wire \alu|LessThan1~25_cout ;
wire \alu|LessThan1~27_cout ;
wire \alu|LessThan1~29_cout ;
wire \alu|LessThan1~31_cout ;
wire \alu|LessThan1~33_cout ;
wire \alu|LessThan1~35_cout ;
wire \alu|LessThan1~37_cout ;
wire \alu|LessThan1~39_cout ;
wire \alu|LessThan1~41_cout ;
wire \alu|LessThan1~43_cout ;
wire \alu|LessThan1~45_cout ;
wire \alu|LessThan1~47_cout ;
wire \alu|LessThan1~49_cout ;
wire \alu|LessThan1~51_cout ;
wire \alu|LessThan1~53_cout ;
wire \alu|LessThan1~55_cout ;
wire \alu|LessThan1~57_cout ;
wire \alu|LessThan1~59_cout ;
wire \alu|LessThan1~61_cout ;
wire \alu|LessThan1~62_combout ;
wire \mux101|output1[24]~96_combout ;
wire \mux2|output1[24]~65_combout ;
wire \muxShift1|output1[22]~40_combout ;
wire \muxShift1|output1[22]~41_combout ;
wire \mux2|output1[20]~61_combout ;
wire \muxShift1|output1[5]~16_combout ;
wire \muxShift1|output1[5]~17_combout ;
wire \muxShift1|output1[5]~72_combout ;
wire \alu|LessThan0~1_cout ;
wire \alu|LessThan0~3_cout ;
wire \alu|LessThan0~5_cout ;
wire \alu|LessThan0~7_cout ;
wire \alu|LessThan0~9_cout ;
wire \alu|LessThan0~11_cout ;
wire \alu|LessThan0~13_cout ;
wire \alu|LessThan0~15_cout ;
wire \alu|LessThan0~17_cout ;
wire \alu|LessThan0~19_cout ;
wire \alu|LessThan0~21_cout ;
wire \alu|LessThan0~23_cout ;
wire \alu|LessThan0~25_cout ;
wire \alu|LessThan0~27_cout ;
wire \alu|LessThan0~29_cout ;
wire \alu|LessThan0~31_cout ;
wire \alu|LessThan0~33_cout ;
wire \alu|LessThan0~35_cout ;
wire \alu|LessThan0~37_cout ;
wire \alu|LessThan0~39_cout ;
wire \alu|LessThan0~41_cout ;
wire \alu|LessThan0~43_cout ;
wire \alu|LessThan0~45_cout ;
wire \alu|LessThan0~47_cout ;
wire \alu|LessThan0~49_cout ;
wire \alu|LessThan0~51_cout ;
wire \alu|LessThan0~53_cout ;
wire \alu|LessThan0~55_cout ;
wire \alu|LessThan0~57_cout ;
wire \alu|LessThan0~59_cout ;
wire \alu|LessThan0~61_cout ;
wire \alu|LessThan0~62_combout ;
wire \alu|SltOut[0]~0_combout ;
wire \alu|O_out~269_combout ;
wire \alu|O_out~270_combout ;
wire \mux7|output1[0]~60_combout ;
wire \mux7|output1[0]~61_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a31 ;
wire \IDEXPipe|o_RT_DataIDEX~9_combout ;
wire \IDEXPipe|o_RT_DataIDEX~10_combout ;
wire \mux101|output1[0]~56_combout ;
wire \mux2|output1[0]~41_combout ;
wire \alu|ShiftLeft0~77_combout ;
wire \alu|ShiftLeft0~78_combout ;
wire \alu|ShiftLeft0~91_combout ;
wire \alu|ShiftRight0~53_combout ;
wire \alu|ShiftRight0~103_combout ;
wire \alu|ShiftRight0~119_combout ;
wire \alu|O_out[6]~84_combout ;
wire \alu|ShiftLeft0~70_combout ;
wire \alu|ShiftRight0~121_combout ;
wire \alu|O_out[6]~85_combout ;
wire \alu|O_out[6]~280_combout ;
wire \alu|O_out[6]~86_combout ;
wire \alu|O_out[6]~87_combout ;
wire \alu|O_out[6]~89_combout ;
wire \alu|O_out[6]~90_combout ;
wire \muxShift1|output1[6]~73_combout ;
wire \alu|Add0~14_combout ;
wire \alu|ShiftLeft0~110_combout ;
wire \alu|ShiftLeft0~122_combout ;
wire \alu|ShiftLeft0~142_combout ;
wire \alu|O_out[22]~163_combout ;
wire \alu|O_out[22]~164_combout ;
wire \alu|O_out[22]~165_combout ;
wire \alu|O_out[22]~166_combout ;
wire \alu|O_out[22]~167_combout ;
wire \alu|O_out[22]~168_combout ;
wire \mux7|output1[22]~36_combout ;
wire \mux7|output1[22]~37_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a28 ;
wire \IDEXPipe|o_RS_DataIDEX~63_combout ;
wire \IDEXPipe|o_RS_DataIDEX~64_combout ;
wire \muxShift1|output1[3]~63_combout ;
wire \muxShift1|output1[3]~64_combout ;
wire \muxShift1|output1[3]~65_combout ;
wire \alu|ShiftRight0~134_combout ;
wire \alu|O_out[20]~149_combout ;
wire \alu|O_out[20]~150_combout ;
wire \alu|Add0~42_combout ;
wire \alu|O_out[20]~151_combout ;
wire \alu|O_out[20]~152_combout ;
wire \alu|O_out[20]~153_combout ;
wire \alu|O_out[20]~154_combout ;
wire \mux7|output1[20]~32_combout ;
wire \mux7|output1[20]~33_combout ;
wire \mux101|output1[20]~89_combout ;
wire \mux101|output1[20]~128_combout ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|data_seg|rd[23]~24_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[35]~4_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell_combout ;
wire \dmem|stack_seg|mem2~13_combout ;
wire \dmem|stack_seg|mem3~9_combout ;
wire \dmem|stack_seg|mem2~8_regout ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|stack_seg|rd[23]~24_combout ;
wire \dmem|readdata_out[23]~55_combout ;
wire \dmem|heap_seg|mem2~13_combout ;
wire \dmem|heap_seg|mem2~8_regout ;
wire \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|heap_seg|rd[23]~24_combout ;
wire \dmem|readdata_out[23]~56_combout ;
wire \dmem|readdata_out[23]~57_combout ;
wire \mux7|output1[23]~38_combout ;
wire \mux7|output1[23]~39_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a28 ;
wire \IDEXPipe|o_RT_DataIDEX~15_combout ;
wire \IDEXPipe|o_RT_DataIDEX~16_combout ;
wire \mux101|output1[3]~62_combout ;
wire \mux2|output1[3]~44_combout ;
wire \alu|O_out[3]~257_combout ;
wire \alu|O_out[2]~250_combout ;
wire \alu|O_out[2]~249_combout ;
wire \alu|O_out[3]~260_combout ;
wire \alu|ShiftRight0~150_combout ;
wire \alu|ShiftRight0~93_combout ;
wire \alu|O_out[3]~258_combout ;
wire \alu|O_out[3]~259_combout ;
wire \alu|O_out[3]~261_combout ;
wire \alu|O_out[3]~262_combout ;
wire \alu|O_out[3]~263_combout ;
wire \alu|O_out[3]~264_combout ;
wire \alu|O_out[3]~265_combout ;
wire \EXMEMPipe|o_RT_DataEXMEM[25]~feeder_combout ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dmem|stack_seg|rd[24]~25_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[21]~2_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell_combout ;
wire \dmem|readdata_out[24]~58_combout ;
wire \dmem|heap_seg|mem3~13_combout ;
wire \dmem|heap_seg|mem3~1_regout ;
wire \dmem|heap_seg|rd[24]~25_combout ;
wire \dmem|readdata_out[24]~59_combout ;
wire \dmem|readdata_out[24]~60_combout ;
wire \mux7|output1[24]~40_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a10 ;
wire \mux7|output1[24]~41_combout ;
wire \regfile|Register_rtl_1|auto_generated|ram_block1a23 ;
wire \IDEXPipe|o_RT_DataIDEX~7_combout ;
wire \IDEXPipe|o_RT_DataIDEX~8_combout ;
wire \mux101|output1[8]~54_combout ;
wire \mux101|output1[8]~55_combout ;
wire \mux2|output1[8]~39_combout ;
wire \alu|O_out[8]~29_combout ;
wire \alu|ShiftRight0~52_combout ;
wire \alu|ShiftRight0~144_combout ;
wire \alu|O_out[8]~32_combout ;
wire \alu|O_out[8]~35_combout ;
wire \alu|O_out[8]~36_combout ;
wire \alu|O_out[8]~37_combout ;
wire \alu|O_out[8]~38_combout ;
wire \alu|O_out[8]~39_combout ;
wire \muxShift1|output1[8]~4_combout ;
wire \alu|Add0~19 ;
wire \alu|Add0~20_combout ;
wire \alu|ShiftRight0~86_combout ;
wire \alu|ShiftLeft0~72_combout ;
wire \alu|ShiftLeft0~73_combout ;
wire \alu|ShiftLeft0~74_combout ;
wire \alu|O_out[9]~42_combout ;
wire \alu|O_out[9]~43_combout ;
wire \alu|O_out[9]~44_combout ;
wire \alu|O_out[9]~45_combout ;
wire \alu|O_out[9]~46_combout ;
wire \alu|O_out[9]~47_combout ;
wire \mux7|output1[9]~4_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a25 ;
wire \mux7|output1[9]~5_combout ;
wire \mux101|output1[9]~52_combout ;
wire \mux101|output1[9]~53_combout ;
wire \mux2|output1[9]~38_combout ;
wire \alu|AdderInputB[9]~23_combout ;
wire \alu|Add0~21 ;
wire \alu|Add0~22_combout ;
wire \alu|ShiftRight0~100_combout ;
wire \alu|ShiftRight0~151_combout ;
wire \alu|ShiftRight0~152_combout ;
wire \alu|ShiftRight0~104_combout ;
wire \alu|O_out[8]~33_combout ;
wire \alu|O_out[10]~58_combout ;
wire \alu|O_out[10]~59_combout ;
wire \alu|O_out[10]~60_combout ;
wire \alu|O_out[10]~61_combout ;
wire \alu|O_out[10]~62_combout ;
wire \alu|O_out[10]~63_combout ;
wire \mux2|output1[10]~53_combout ;
wire \alu|AdderInputB[10]~22_combout ;
wire \alu|Add0~23 ;
wire \alu|Add0~24_combout ;
wire \alu|ShiftRight0~97_combout ;
wire \alu|ShiftLeft0~75_combout ;
wire \alu|ShiftLeft0~76_combout ;
wire \alu|O_out[11]~50_combout ;
wire \alu|O_out[11]~51_combout ;
wire \alu|O_out[11]~52_combout ;
wire \alu|O_out[11]~53_combout ;
wire \alu|O_out[11]~54_combout ;
wire \alu|O_out[11]~55_combout ;
wire \dmem|data_seg|mem3~9_combout ;
wire \dmem|data_seg|mem3~11_combout ;
wire \dmem|heap_seg|mem3~10_combout ;
wire \dmem|heap_seg|mem0~3_regout ;
wire \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|heap_seg|rd[2]~5_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[25]~1_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell_combout ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|stack_seg|rd[2]~5_combout ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|data_seg|rd[2]~5_combout ;
wire \dmem|Selector29~0_combout ;
wire \dmem|Selector29~1_combout ;
wire \dmem|Selector29~2_combout ;
wire \mux7|output1[2]~56_combout ;
wire \mux7|output1[2]~57_combout ;
wire \IDEXPipe|o_RT_DataIDEX~13_combout ;
wire \IDEXPipe|o_RT_DataIDEX~14_combout ;
wire \mux101|output1[2]~60_combout ;
wire \mux2|output1[2]~43_combout ;
wire \alu|AdderInputB[2]~30_combout ;
wire \alu|Add0~6_combout ;
wire \alu|O_out[2]~210_combout ;
wire \alu|O_out[2]~251_combout ;
wire \alu|O_out[2]~248_combout ;
wire \alu|O_out[2]~252_combout ;
wire \alu|O_out[2]~253_combout ;
wire \alu|O_out[2]~254_combout ;
wire \alu|O_out[2]~255_combout ;
wire \alu|O_out[2]~256_combout ;
wire \EXMEMPipe|O_outEXMEM[2]~feeder_combout ;
wire \muxShift1|output1[2]~62_combout ;
wire \alu|ShiftLeft0~117_combout ;
wire \alu|ShiftRight0~155_combout ;
wire \alu|ShiftRight0~108_combout ;
wire \alu|O_out[4]~239_combout ;
wire \alu|O_out[4]~240_combout ;
wire \alu|O_out[4]~284_combout ;
wire \alu|O_out[4]~241_combout ;
wire \alu|O_out[4]~242_combout ;
wire \alu|O_out[4]~244_combout ;
wire \alu|O_out[4]~245_combout ;
wire \mux7|output1[4]~54_combout ;
wire \mux7|output1[4]~55_combout ;
wire \muxShift1|output1[4]~58_combout ;
wire \muxShift1|output1[4]~59_combout ;
wire \EXMEMPipe|O_outEXMEM[27]~8_combout ;
wire \EXMEMPipe|O_outEXMEM[27]~9_combout ;
wire \EXMEMPipe|O_outEXMEM[27]~10_combout ;
wire \alu|O_out[27]~200_combout ;
wire \alu|O_out[27]~201_combout ;
wire \alu|O_out[27]~202_combout ;
wire \alu|O_out[27]~203_combout ;
wire \alu|Add0~56_combout ;
wire \alu|O_out[27]~204_combout ;
wire \alu|O_out[27]~205_combout ;
wire \alu|O_out[27]~206_combout ;
wire \alu|O_out[27]~207_combout ;
wire \alu|O_out[27]~208_combout ;
wire \mux7|output1[27]~46_combout ;
wire \mux7|output1[27]~47_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a15 ;
wire \IDEXPipe|o_RS_DataIDEX~29_combout ;
wire \IDEXPipe|o_RS_DataIDEX~30_combout ;
wire \muxShift1|output1[16]~28_combout ;
wire \muxShift1|output1[16]~29_combout ;
wire \alu|O_out[16]~117_combout ;
wire \alu|Add0~34_combout ;
wire \alu|O_out[16]~118_combout ;
wire \alu|O_out[16]~119_combout ;
wire \alu|O_out[16]~120_combout ;
wire \alu|O_out[16]~121_combout ;
wire \alu|O_out[16]~125_combout ;
wire \alu|O_out[16]~126_combout ;
wire \dmem|Equal1~0_combout ;
wire \MEMWBPipe|readdata_outMEMWB[16]~11_combout ;
wire \dmem|heap_seg|mem3~2feeder_combout ;
wire \dmem|heap_seg|mem3~2_regout ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|heap_seg|rd[25]~26_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[23]~feeder_combout ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|stack_seg|rd[25]~26_combout ;
wire \dmem|readdata_out[25]~61_combout ;
wire \dmem|readdata_out[25]~62_combout ;
wire \dmem|readdata_out[25]~63_combout ;
wire \mux7|output1[25]~42_combout ;
wire \mux7|output1[25]~43_combout ;
wire \IDEXPipe|o_RT_DataIDEX~53_combout ;
wire \IDEXPipe|o_RT_DataIDEX~54_combout ;
wire \mux101|output1[25]~99_combout ;
wire \mux101|output1[25]~98_combout ;
wire \mux2|output1[25]~66_combout ;
wire \alu|O_out[25]~184_combout ;
wire \alu|ShiftLeft0~108_combout ;
wire \alu|O_out[25]~185_combout ;
wire \alu|O_out[25]~186_combout ;
wire \alu|O_out[25]~187_combout ;
wire \alu|O_out[25]~188_combout ;
wire \alu|O_out[25]~189_combout ;
wire \alu|O_out[25]~190_combout ;
wire \alu|O_out[25]~191_combout ;
wire \dmem|Equal2~0_combout ;
wire \dmem|Equal2~1_combout ;
wire \dmem|Equal2~3_combout ;
wire \dmem|Equal2~4_combout ;
wire \dmem|ser|Equal0~0_combout ;
wire \MEMWBPipe|readdata_outMEMWB[6]~14_combout ;
wire \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|stack_seg|rd[1]~4_combout ;
wire \dmem|stack_seg|mem0_rtl_0_bypass[23]~feeder_combout ;
wire \dmem|data_seg|mem0~2feeder_combout ;
wire \dmem|data_seg|mem0~2_regout ;
wire \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ;
wire \dmem|data_seg|rd[1]~4_combout ;
wire \dmem|Selector30~0_combout ;
wire \dmem|Selector30~1_combout ;
wire \dmem|Selector30~2_combout ;
wire \mux7|output1[1]~62_combout ;
wire \mux7|output1[1]~63_combout ;
wire \regfile|Register_rtl_0_bypass[41]~feeder_combout ;
wire \IDEXPipe|o_RS_DataIDEX~68_combout ;
wire \muxShift1|output1[1]~69_combout ;
wire \muxShift1|output1[1]~70_combout ;
wire \muxShift1|output1[1]~71_combout ;
wire \alu|Add0~4_combout ;
wire \alu|O_out[17]~127_combout ;
wire \alu|Add0~36_combout ;
wire \alu|O_out[17]~128_combout ;
wire \alu|O_out[17]~129_combout ;
wire \alu|O_out[17]~130_combout ;
wire \alu|O_out[17]~131_combout ;
wire \alu|O_out[17]~132_combout ;
wire \alu|O_out[17]~133_combout ;
wire \mux7|output1[17]~26_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a17 ;
wire \mux7|output1[17]~27_combout ;
wire \IDEXPipe|o_RS_DataIDEX~32_combout ;
wire \mux5|output1[17]~37_combout ;
wire \pc|output1[17]~15_combout ;
wire \adder|output1[17]~31 ;
wire \adder|output1[18]~32_combout ;
wire \mux5|output1[18]~38_combout ;
wire \mux5|output1[18]~39_combout ;
wire \pc|output1[18]~16_combout ;
wire \adder|output1[18]~33 ;
wire \adder|output1[19]~34_combout ;
wire \mux5|output1[19]~40_combout ;
wire \mux5|output1[19]~41_combout ;
wire \pc|output1[19]~17_combout ;
wire \adder|output1[19]~35 ;
wire \adder|output1[20]~36_combout ;
wire \mux5|output1[20]~42_combout ;
wire \mux5|output1[20]~43_combout ;
wire \pc|output1[20]~18_combout ;
wire \adder|output1[20]~37 ;
wire \adder|output1[21]~38_combout ;
wire \IFIDPipe|pcPlus4IFID~18_combout ;
wire \IDEXPipe|pcPlus4IDEX~18_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a6 ;
wire \mux101|output1[4]~139_combout ;
wire \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \dmem|heap_seg|rd[28]~29_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[29]~feeder_combout ;
wire \dmem|stack_seg|mem3~5feeder_combout ;
wire \dmem|stack_seg|mem3~5_regout ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ;
wire \dmem|stack_seg|rd[28]~29_combout ;
wire \dmem|readdata_out[28]~70_combout ;
wire \dmem|readdata_out[28]~71_combout ;
wire \dmem|readdata_out[28]~72_combout ;
wire \mux7|output1[28]~48_combout ;
wire \mux7|output1[28]~49_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a10 ;
wire \IDEXPipe|o_RS_DataIDEX~39_combout ;
wire \IDEXPipe|o_RS_DataIDEX~40_combout ;
wire \mux5|output1[21]~44_combout ;
wire \mux5|output1[21]~45_combout ;
wire \pc|output1[21]~19_combout ;
wire \adder|output1[21]~39 ;
wire \adder|output1[22]~41 ;
wire \adder|output1[23]~43 ;
wire \adder|output1[24]~45 ;
wire \adder|output1[25]~46_combout ;
wire \IFIDPipe|pcPlus4IFID~22_combout ;
wire \IDEXPipe|pcPlus4IDEX~22_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a5 ;
wire \mux7|output1[29]~50_combout ;
wire \mux7|output1[29]~51_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a6 ;
wire \IDEXPipe|o_RS_DataIDEX~47_combout ;
wire \IDEXPipe|o_RS_DataIDEX~48_combout ;
wire \mux5|output1[25]~52_combout ;
wire \mux5|output1[25]~53_combout ;
wire \adder|output1[25]~47 ;
wire \adder|output1[26]~48_combout ;
wire \IFIDPipe|pcPlus4IFID~23_combout ;
wire \IDEXPipe|pcPlus4IDEX~23_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a16 ;
wire \dmem|data_seg|mem2~10_combout ;
wire \dmem|data_seg|mem2~3_regout ;
wire \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|data_seg|rd[18]~19_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[25]~1_combout ;
wire \dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell_combout ;
wire \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|stack_seg|rd[18]~19_combout ;
wire \dmem|readdata_out[18]~40_combout ;
wire \dmem|readdata_out[18]~41_combout ;
wire \dmem|readdata_out[18]~42_combout ;
wire \mux7|output1[18]~28_combout ;
wire \mux7|output1[18]~29_combout ;
wire \mux101|output1[18]~85_combout ;
wire \mux101|output1[18]~84_combout ;
wire \mux2|output1[18]~59_combout ;
wire \alu|O_out[18]~134_combout ;
wire \alu|ShiftRight0~132_combout ;
wire \alu|Add0~38_combout ;
wire \alu|ShiftLeft0~137_combout ;
wire \alu|ShiftLeft0~97_combout ;
wire \alu|ShiftLeft0~98_combout ;
wire \alu|ShiftLeft0~111_combout ;
wire \alu|O_out[18]~135_combout ;
wire \alu|O_out[18]~136_combout ;
wire \alu|O_out[18]~137_combout ;
wire \alu|O_out[18]~138_combout ;
wire \alu|O_out[18]~139_combout ;
wire \alu|O_out[18]~140_combout ;
wire \dmem|WideNor0~combout ;
wire \MEMWBPipe|readdata_outMEMWB[16]~10_combout ;
wire \dmem|readdata_out[31]~16_combout ;
wire \dmem|readdata_out[31]~17_combout ;
wire \dmem|heap_seg|mem3~14_combout ;
wire \dmem|heap_seg|mem3~3_regout ;
wire \dmem|heap_seg|rd[26]~27_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[25]~3_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell_combout ;
wire \dmem|stack_seg|mem3~13_combout ;
wire \dmem|stack_seg|mem3~3_regout ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ;
wire \dmem|stack_seg|rd[26]~27_combout ;
wire \dmem|readdata_out[26]~64_combout ;
wire \dmem|readdata_out[26]~65_combout ;
wire \dmem|readdata_out[26]~66_combout ;
wire \mux7|output1[26]~44_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a8 ;
wire \mux7|output1[26]~45_combout ;
wire \IDEXPipe|o_RS_DataIDEX~50_combout ;
wire \mux5|output1[26]~54_combout ;
wire \mux5|output1[26]~55_combout ;
wire \adder|output1[26]~49 ;
wire \adder|output1[27]~51 ;
wire \adder|output1[28]~52_combout ;
wire \IFIDPipe|pcPlus4IFID~25_combout ;
wire \IDEXPipe|branchAddressIDEX[23]~75 ;
wire \IDEXPipe|branchAddressIDEX[24]~77 ;
wire \IDEXPipe|branchAddressIDEX[25]~79 ;
wire \IDEXPipe|branchAddressIDEX[26]~81 ;
wire \IDEXPipe|branchAddressIDEX[27]~83 ;
wire \IDEXPipe|branchAddressIDEX[28]~85 ;
wire \IDEXPipe|branchAddressIDEX[29]~86_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a2 ;
wire \IDEXPipe|o_RS_DataIDEX~55_combout ;
wire \IDEXPipe|o_RS_DataIDEX~56_combout ;
wire \mux5|output1[29]~61_combout ;
wire \adder|output1[28]~53 ;
wire \adder|output1[29]~54_combout ;
wire \IFIDPipe|pcPlus4IFID~26_combout ;
wire \IDEXPipe|pcPlus4IDEX~26_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3 ;
wire \mux6|output1[2]~2_combout ;
wire \hdnsWB|hazardReg1~1_combout ;
wire \hdnsWB|hazardReg1~2_combout ;
wire \muxShift1|output1[30]~56_combout ;
wire \muxShift1|output1[30]~57_combout ;
wire \alu|Add0~62_combout ;
wire \alu|O_out~233_combout ;
wire \alu|O_out~237_combout ;
wire \alu|O_out~238_combout ;
wire \EXMEMPipe|O_outEXMEM[30]~feeder_combout ;
wire \mux7|output1[30]~52_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a4 ;
wire \mux7|output1[30]~53_combout ;
wire \IDEXPipe|o_RS_DataIDEX~58_combout ;
wire \mux5|output1[30]~62_combout ;
wire \mux5|output1[30]~63_combout ;
wire \adder|output1[29]~55 ;
wire \adder|output1[30]~56_combout ;
wire \IFIDPipe|pcPlus4IFID~27_combout ;
wire \IDEXPipe|pcPlus4IDEX~27_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a1 ;
wire \dmem|data_seg|mem3~14_combout ;
wire \dmem|data_seg|mem3~8_regout ;
wire \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|data_seg|rd[31]~2_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[35]~1_combout ;
wire \dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell_combout ;
wire \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ;
wire \dmem|stack_seg|rd[31]~2_combout ;
wire \dmem|readdata_out[31]~14_combout ;
wire \dmem|readdata_out[31]~15_combout ;
wire \dmem|readdata_out[31]~18_combout ;
wire \mux7|output1[31]~0_combout ;
wire \mux7|output1[31]~1_combout ;
wire \muxShift1|output1[31]~0_combout ;
wire \muxShift1|output1[31]~1_combout ;
wire \alu|Equal0~11_combout ;
wire \alu|Mux32~0_combout ;
wire \alu|Mux32~1_combout ;
wire \alu|Mux32~2_combout ;
wire \alu|Mux32~5_combout ;
wire \IFIDPipe|instructionROMOutIFID[6]~6_combout ;
wire \IDEXPipe|Func_inIDEX~25_combout ;
wire \controlunit|WideOr2~0_combout ;
wire \IDEXPipe|Func_inIDEX~9_combout ;
wire \alu|Branch_out~2_combout ;
wire \IFIDPipe|instructionROMOutIFID~0_combout ;
wire \IFIDPipe|instructionROMOutIFID~4_combout ;
wire \regfile|Equal0~0_combout ;
wire \hdns|hazardReg1~2_combout ;
wire \hdns|hazardReg1~3_combout ;
wire \hdns|hazardReg1~4_combout ;
wire \IDEXPipe|o_RS_DataIDEX[31]~2_combout ;
wire \IDEXPipe|o_RS_DataIDEX[31]~3_combout ;
wire \IDEXPipe|o_RS_DataIDEX[31]~5_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a22 ;
wire \IDEXPipe|o_RS_DataIDEX~9_combout ;
wire \IDEXPipe|o_RS_DataIDEX~10_combout ;
wire \IDEXPipe|branchAddressIDEX[9]~46_combout ;
wire \mux5|output1[9]~20_combout ;
wire \mux5|output1[9]~21_combout ;
wire \myInstructionROM|Add0~9 ;
wire \myInstructionROM|Add0~11 ;
wire \myInstructionROM|Add0~13 ;
wire \myInstructionROM|Add0~14_combout ;
wire \myInstructionROM|rom~163_combout ;
wire \myInstructionROM|rom~160_combout ;
wire \myInstructionROM|rom~161_combout ;
wire \myInstructionROM|rom~162_combout ;
wire \myInstructionROM|rom~159_combout ;
wire \myInstructionROM|rom~164_combout ;
wire \myInstructionROM|rom~157_combout ;
wire \myInstructionROM|rom~158_combout ;
wire \myInstructionROM|rom~165_combout ;
wire \IFIDPipe|instructionROMOutIFID~16_combout ;
wire \hds|Equal3~0_combout ;
wire \IDEXPipe|linkRegIDEX~2_combout ;
wire \IDEXPipe|jumpRegIDEX~0_combout ;
wire \IDEXPipe|jumpRegIDEX~regout ;
wire \alu|Equal1~9_combout ;
wire \alu|Equal1~8_combout ;
wire \alu|Equal1~11_combout ;
wire \alu|Equal1~12_combout ;
wire \alu|Equal1~18_combout ;
wire \alu|Equal1~19_combout ;
wire \alu|Equal1~20_combout ;
wire \alu|Equal1~21_combout ;
wire \alu|Equal1~6_combout ;
wire \alu|Equal1~4_combout ;
wire \alu|Equal1~2_combout ;
wire \alu|Equal1~3_combout ;
wire \alu|Equal1~7_combout ;
wire \alu|Equal1~22_combout ;
wire \mux5|output1[18]~4_combout ;
wire \mux5|output1[18]~5_combout ;
wire \mux5|output1[2]~6_combout ;
wire \mux5|output1[2]~7_combout ;
wire \pc|output1[2]~0_combout ;
wire \adder|output1[2]~0_combout ;
wire \IFIDPipe|pcPlus4IFID~29_combout ;
wire \IDEXPipe|branchAddressIDEX[2]~33 ;
wire \IDEXPipe|branchAddressIDEX[3]~34_combout ;
wire \pc|output1[3]~1_combout ;
wire \adder|output1[2]~1 ;
wire \adder|output1[3]~2_combout ;
wire \mux5|output1[3]~8_combout ;
wire \mux5|output1[3]~9_combout ;
wire \myInstructionROM|Add0~2_combout ;
wire \myInstructionROM|rom~203_combout ;
wire \myInstructionROM|rom~199_combout ;
wire \myInstructionROM|rom~200_combout ;
wire \myInstructionROM|rom~201_combout ;
wire \myInstructionROM|rom~202_combout ;
wire \myInstructionROM|rom~204_combout ;
wire \myInstructionROM|rom~205_combout ;
wire \myInstructionROM|rom~206_combout ;
wire \myInstructionROM|rom~207_combout ;
wire \myInstructionROM|rom~208_combout ;
wire \IFIDPipe|instructionROMOutIFID~21_combout ;
wire \IDEXPipe|linkRegIDEX~1_combout ;
wire \IDEXPipe|linkRegIDEX~3_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a28 ;
wire \mux7|output1[6]~14_combout ;
wire \mux7|output1[6]~15_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a25 ;
wire \IDEXPipe|o_RS_DataIDEX~19_combout ;
wire \IDEXPipe|o_RS_DataIDEX~20_combout ;
wire \pc|output1[5]~3_combout ;
wire \adder|output1[3]~3 ;
wire \adder|output1[4]~5 ;
wire \adder|output1[5]~7 ;
wire \adder|output1[6]~8_combout ;
wire \mux5|output1[6]~14_combout ;
wire \mux5|output1[6]~15_combout ;
wire \pc|output1[6]~4_combout ;
wire \adder|output1[6]~9 ;
wire \adder|output1[7]~10_combout ;
wire \IFIDPipe|pcPlus4IFID~9_combout ;
wire \IDEXPipe|branchAddressIDEX[7]~42_combout ;
wire \mux5|output1[7]~16_combout ;
wire \mux5|output1[7]~17_combout ;
wire \myInstructionROM|Add0~10_combout ;
wire \myInstructionROM|rom~197_combout ;
wire \myInstructionROM|rom~195_combout ;
wire \myInstructionROM|rom~194_combout ;
wire \myInstructionROM|rom~196_combout ;
wire \myInstructionROM|rom~198_combout ;
wire \myInstructionROM|rom~191_combout ;
wire \myInstructionROM|rom~192_combout ;
wire \myInstructionROM|rom~233_combout ;
wire \IFIDPipe|instructionROMOutIFID~20_combout ;
wire \hds|Equal3~1_combout ;
wire \hds|stall~1_combout ;
wire \hds|stall~2_combout ;
wire \hds|stall~3_combout ;
wire \hds|stall~4_combout ;
wire \adder|output1[4]~4_combout ;
wire \IFIDPipe|pcPlus4IFID~28_combout ;
wire \IDEXPipe|branchAddressIDEX[4]~36_combout ;
wire \mux5|output1[4]~10_combout ;
wire \mux5|output1[4]~11_combout ;
wire \myInstructionROM|Add0~4_combout ;
wire \myInstructionROM|rom~166_combout ;
wire \myInstructionROM|rom~167_combout ;
wire \myInstructionROM|rom~55_combout ;
wire \myInstructionROM|rom~169_combout ;
wire \myInstructionROM|rom~168_combout ;
wire \myInstructionROM|rom~170_combout ;
wire \IFIDPipe|instructionROMOutIFID~17_combout ;
wire \IDEXPipe|Func_inIDEX~18_combout ;
wire \IDEXPipe|Func_inIDEX~19_combout ;
wire \IDEXPipe|Func_inIDEX~21_combout ;
wire \alu|Jump_out~0_combout ;
wire \IDEXPipe|pcPlus4IDEX~0_combout ;
wire \IDEXPipe|instructionROMOutIDEX~19_combout ;
wire \mux6|output1[4]~4_combout ;
wire \regfile|Register[2][0]~0_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a33 ;
wire \regfile|always0~0_combout ;
wire \regfile|Mux0~34_combout ;
wire \regfile|Mux0~35_combout ;
wire \IDEXPipe|o_RS_DataIDEX~69_combout ;
wire \IDEXPipe|o_RS_DataIDEX~4_combout ;
wire \IDEXPipe|o_RS_DataIDEX~6_combout ;
wire \mux5|output1[31]~64_combout ;
wire \IDEXPipe|branchAddressIDEX[29]~87 ;
wire \IDEXPipe|branchAddressIDEX[30]~89 ;
wire \IDEXPipe|branchAddressIDEX[31]~90_combout ;
wire \mux5|output1[31]~65_combout ;
wire \adder|output1[30]~57 ;
wire \adder|output1[31]~58_combout ;
wire \IFIDPipe|pcPlus4IFID~1_combout ;
wire \IDEXPipe|pcPlus4IDEX~1_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a29 ;
wire \mux7|output1[5]~12_combout ;
wire \mux7|output1[5]~13_combout ;
wire \IDEXPipe|o_RS_DataIDEX~18_combout ;
wire \adder|output1[5]~6_combout ;
wire \mux5|output1[5]~12_combout ;
wire \mux5|output1[5]~13_combout ;
wire \myInstructionROM|Add0~6_combout ;
wire \myInstructionROM|rom~104_combout ;
wire \myInstructionROM|rom~105_combout ;
wire \myInstructionROM|rom~108_combout ;
wire \myInstructionROM|rom~106_combout ;
wire \myInstructionROM|rom~107_combout ;
wire \myInstructionROM|rom~109_combout ;
wire \myInstructionROM|rom~97_combout ;
wire \myInstructionROM|rom~98_combout ;
wire \myInstructionROM|rom~99_combout ;
wire \myInstructionROM|rom~100_combout ;
wire \myInstructionROM|rom~103_combout ;
wire \myInstructionROM|rom~110_combout ;
wire \IFIDPipe|instructionROMOutIFID~10_combout ;
wire \controlunit|WideOr22~0_combout ;
wire \IDEXPipe|mux3SelectIDEX~0_combout ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ;
wire \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a26 ;
wire \mux7|output1[8]~2_combout ;
wire \mux7|output1[8]~3_combout ;
wire \regfile|Register_rtl_0_bypass[34]~feeder_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a23 ;
wire \IDEXPipe|o_RS_DataIDEX~7_combout ;
wire \IDEXPipe|o_RS_DataIDEX~8_combout ;
wire \IDEXPipe|branchAddressIDEX[8]~44_combout ;
wire \adder|output1[8]~12_combout ;
wire \mux5|output1[8]~18_combout ;
wire \mux5|output1[8]~19_combout ;
wire \myInstructionROM|Add0~12_combout ;
wire \myInstructionROM|rom~26_combout ;
wire \myInstructionROM|rom~56_combout ;
wire \myInstructionROM|rom~57_combout ;
wire \myInstructionROM|rom~58_combout ;
wire \myInstructionROM|rom~60_combout ;
wire \myInstructionROM|rom~49_combout ;
wire \myInstructionROM|rom~53_combout ;
wire \myInstructionROM|rom~51_combout ;
wire \myInstructionROM|rom~50_combout ;
wire \myInstructionROM|rom~52_combout ;
wire \myInstructionROM|rom~54_combout ;
wire \myInstructionROM|rom~61_combout ;
wire \IFIDPipe|instructionROMOutIFID~5_combout ;
wire \IDEXPipe|instructionROMOutIDEX~21_combout ;
wire \EXMEMPipe|instructionROMOutEXMEM[29]~feeder_combout ;
wire \hdnsMEM|Equal0~0_combout ;
wire \hdnsMEM|hazardReg2~1_combout ;
wire \hdnsMEM|hazardReg2~0_combout ;
wire \hdnsMEM|hazardReg2~2_combout ;
wire \hdnsMEM|hazardReg2~6_combout ;
wire \mux101|output1[0]~116_combout ;
wire \dmem|ser|sbyte~0_combout ;
wire \dmem|ser|sbyte[3]~1_combout ;
wire \dmem|ser|sbyte[3]~2_combout ;
wire \dmem|ser|sbyte~3_combout ;
wire \dmem|ser|sbyte~4_combout ;
wire \dmem|ser|sbyte~5_combout ;
wire \dmem|ser|sbyte~6_combout ;
wire \mux101|output1[5]~140_combout ;
wire \dmem|ser|sbyte~7_combout ;
wire \mux101|output1[6]~115_combout ;
wire \dmem|ser|sbyte~8_combout ;
wire \dmem|ser|sbyte~9_combout ;
wire \dmem|ser|sbyte[3]~10_combout ;
wire \dmem|ser|write_en~regout ;
wire \mux5|output1[0]~0_combout ;
wire \mux5|output1[0]~1_combout ;
wire \adder|output1[10]~16_combout ;
wire \alu|Branch_out~4_combout ;
wire \mux5|output1[10]~22_combout ;
wire \mux5|output1[10]~23_combout ;
wire \IDEXPipe|branchAddressIDEX[11]~50_combout ;
wire \adder|output1[11]~18_combout ;
wire \mux5|output1[11]~24_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a20 ;
wire \IDEXPipe|o_RS_DataIDEX~11_combout ;
wire \IDEXPipe|o_RS_DataIDEX~12_combout ;
wire \mux5|output1[11]~25_combout ;
wire \IDEXPipe|branchAddressIDEX[12]~52_combout ;
wire \mux5|output1[12]~26_combout ;
wire \mux5|output1[12]~27_combout ;
wire \IDEXPipe|branchAddressIDEX[15]~58_combout ;
wire \IDEXPipe|o_RS_DataIDEX~28_combout ;
wire \mux5|output1[15]~32_combout ;
wire \mux5|output1[15]~33_combout ;
wire \IDEXPipe|branchAddressIDEX[16]~60_combout ;
wire \mux5|output1[16]~34_combout ;
wire \mux5|output1[16]~35_combout ;
wire \adder|output1[22]~40_combout ;
wire \IDEXPipe|branchAddressIDEX[22]~72_combout ;
wire \regfile|Register_rtl_0|auto_generated|ram_block1a9 ;
wire \IDEXPipe|o_RS_DataIDEX~41_combout ;
wire \IDEXPipe|o_RS_DataIDEX~42_combout ;
wire \mux5|output1[22]~46_combout ;
wire \mux5|output1[22]~47_combout ;
wire \adder|output1[24]~44_combout ;
wire \IDEXPipe|branchAddressIDEX[24]~76_combout ;
wire \mux5|output1[24]~50_combout ;
wire \mux5|output1[24]~51_combout ;
wire \IDEXPipe|branchAddressIDEX[27]~82_combout ;
wire \mux5|output1[27]~56_combout ;
wire \mux5|output1[27]~57_combout ;
wire \clockcounter|counter[0]~93_combout ;
wire \clockcounter|counter[1]~31_combout ;
wire \clockcounter|counter[1]~32 ;
wire \clockcounter|counter[2]~33_combout ;
wire \clockcounter|counter[2]~34 ;
wire \clockcounter|counter[3]~35_combout ;
wire \clockcounter|counter[3]~36 ;
wire \clockcounter|counter[4]~37_combout ;
wire \clockcounter|counter[4]~38 ;
wire \clockcounter|counter[5]~39_combout ;
wire \clockcounter|counter[5]~40 ;
wire \clockcounter|counter[6]~41_combout ;
wire \clockcounter|counter[6]~42 ;
wire \clockcounter|counter[7]~43_combout ;
wire \clockcounter|counter[7]~44 ;
wire \clockcounter|counter[8]~45_combout ;
wire \clockcounter|counter[8]~46 ;
wire \clockcounter|counter[9]~47_combout ;
wire \clockcounter|counter[9]~48 ;
wire \clockcounter|counter[10]~49_combout ;
wire \clockcounter|counter[10]~50 ;
wire \clockcounter|counter[11]~51_combout ;
wire \clockcounter|counter[11]~52 ;
wire \clockcounter|counter[12]~53_combout ;
wire \clockcounter|counter[12]~54 ;
wire \clockcounter|counter[13]~55_combout ;
wire \clockcounter|counter[13]~56 ;
wire \clockcounter|counter[14]~57_combout ;
wire \clockcounter|counter[14]~58 ;
wire \clockcounter|counter[15]~59_combout ;
wire \clockcounter|counter[15]~60 ;
wire \clockcounter|counter[16]~61_combout ;
wire \clockcounter|counter[16]~62 ;
wire \clockcounter|counter[17]~63_combout ;
wire \clockcounter|counter[17]~64 ;
wire \clockcounter|counter[18]~65_combout ;
wire \clockcounter|counter[18]~66 ;
wire \clockcounter|counter[19]~67_combout ;
wire \clockcounter|counter[19]~68 ;
wire \clockcounter|counter[20]~69_combout ;
wire \clockcounter|counter[20]~70 ;
wire \clockcounter|counter[21]~71_combout ;
wire \clockcounter|counter[21]~72 ;
wire \clockcounter|counter[22]~73_combout ;
wire \clockcounter|counter[22]~74 ;
wire \clockcounter|counter[23]~75_combout ;
wire \clockcounter|counter[23]~76 ;
wire \clockcounter|counter[24]~77_combout ;
wire \clockcounter|counter[24]~78 ;
wire \clockcounter|counter[25]~79_combout ;
wire \clockcounter|counter[25]~80 ;
wire \clockcounter|counter[26]~81_combout ;
wire \clockcounter|counter[26]~82 ;
wire \clockcounter|counter[27]~83_combout ;
wire \clockcounter|counter[27]~84 ;
wire \clockcounter|counter[28]~85_combout ;
wire \clockcounter|counter[28]~86 ;
wire \clockcounter|counter[29]~87_combout ;
wire \clockcounter|counter[29]~88 ;
wire \clockcounter|counter[30]~89_combout ;
wire \clockcounter|counter[30]~90 ;
wire \clockcounter|counter[31]~91_combout ;
wire \instructioncounter2|Equal0~5_combout ;
wire \instructioncounter2|Equal0~2_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[3]~feeder_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[7]~feeder_combout ;
wire \instructioncounter2|Equal0~6_combout ;
wire \instructioncounter2|Equal0~7_combout ;
wire \instructioncounter2|Equal0~8_combout ;
wire \instructioncounter2|instructioncounter[0]~31_combout ;
wire \instructioncounter2|instructioncounter[1]~32_combout ;
wire \instructioncounter2|instructioncounter[1]~33 ;
wire \instructioncounter2|instructioncounter[2]~34_combout ;
wire \instructioncounter2|instructioncounter[2]~35 ;
wire \instructioncounter2|instructioncounter[3]~36_combout ;
wire \instructioncounter2|instructioncounter[3]~37 ;
wire \instructioncounter2|instructioncounter[4]~38_combout ;
wire \instructioncounter2|instructioncounter[4]~39 ;
wire \instructioncounter2|instructioncounter[5]~40_combout ;
wire \instructioncounter2|instructioncounter[5]~41 ;
wire \instructioncounter2|instructioncounter[6]~42_combout ;
wire \instructioncounter2|instructioncounter[6]~43 ;
wire \instructioncounter2|instructioncounter[7]~44_combout ;
wire \instructioncounter2|instructioncounter[7]~45 ;
wire \instructioncounter2|instructioncounter[8]~46_combout ;
wire \instructioncounter2|instructioncounter[8]~47 ;
wire \instructioncounter2|instructioncounter[9]~48_combout ;
wire \instructioncounter2|instructioncounter[9]~49 ;
wire \instructioncounter2|instructioncounter[10]~50_combout ;
wire \instructioncounter2|instructioncounter[10]~51 ;
wire \instructioncounter2|instructioncounter[11]~52_combout ;
wire \instructioncounter2|instructioncounter[11]~53 ;
wire \instructioncounter2|instructioncounter[12]~54_combout ;
wire \instructioncounter2|instructioncounter[12]~55 ;
wire \instructioncounter2|instructioncounter[13]~56_combout ;
wire \instructioncounter2|instructioncounter[13]~57 ;
wire \instructioncounter2|instructioncounter[14]~58_combout ;
wire \instructioncounter2|instructioncounter[14]~59 ;
wire \instructioncounter2|instructioncounter[15]~60_combout ;
wire \instructioncounter2|instructioncounter[15]~61 ;
wire \instructioncounter2|instructioncounter[16]~62_combout ;
wire \instructioncounter2|instructioncounter[16]~63 ;
wire \instructioncounter2|instructioncounter[17]~64_combout ;
wire \instructioncounter2|instructioncounter[17]~65 ;
wire \instructioncounter2|instructioncounter[18]~66_combout ;
wire \instructioncounter2|instructioncounter[18]~67 ;
wire \instructioncounter2|instructioncounter[19]~68_combout ;
wire \instructioncounter2|instructioncounter[19]~69 ;
wire \instructioncounter2|instructioncounter[20]~70_combout ;
wire \instructioncounter2|instructioncounter[20]~71 ;
wire \instructioncounter2|instructioncounter[21]~72_combout ;
wire \instructioncounter2|instructioncounter[21]~73 ;
wire \instructioncounter2|instructioncounter[22]~74_combout ;
wire \instructioncounter2|instructioncounter[22]~75 ;
wire \instructioncounter2|instructioncounter[23]~76_combout ;
wire \instructioncounter2|instructioncounter[23]~77 ;
wire \instructioncounter2|instructioncounter[24]~78_combout ;
wire \instructioncounter2|instructioncounter[24]~79 ;
wire \instructioncounter2|instructioncounter[25]~80_combout ;
wire \instructioncounter2|instructioncounter[25]~81 ;
wire \instructioncounter2|instructioncounter[26]~82_combout ;
wire \instructioncounter2|instructioncounter[26]~83 ;
wire \instructioncounter2|instructioncounter[27]~84_combout ;
wire \instructioncounter2|instructioncounter[27]~85 ;
wire \instructioncounter2|instructioncounter[28]~86_combout ;
wire \instructioncounter2|instructioncounter[28]~87 ;
wire \instructioncounter2|instructioncounter[29]~88_combout ;
wire \instructioncounter2|instructioncounter[29]~89 ;
wire \instructioncounter2|instructioncounter[30]~90_combout ;
wire \instructioncounter2|instructioncounter[30]~91 ;
wire \instructioncounter2|instructioncounter[31]~92_combout ;
wire \regfile|Register[2][0]~feeder_combout ;
wire \regfile|Register[2][0]~1_combout ;
wire \regfile|Register[2][0]~regout ;
wire \regfile|Register[2][1]~feeder_combout ;
wire \regfile|Register[2][1]~regout ;
wire \regfile|Register[2][2]~regout ;
wire \regfile|Register[2][3]~feeder_combout ;
wire \regfile|Register[2][3]~regout ;
wire \regfile|Register[2][4]~feeder_combout ;
wire \regfile|Register[2][4]~regout ;
wire \regfile|Register[2][5]~regout ;
wire \regfile|Register[2][6]~feeder_combout ;
wire \regfile|Register[2][6]~regout ;
wire \regfile|Register[2][7]~feeder_combout ;
wire \regfile|Register[2][7]~regout ;
wire \regfile|Register[2][8]~feeder_combout ;
wire \regfile|Register[2][8]~regout ;
wire \regfile|Register[2][9]~feeder_combout ;
wire \regfile|Register[2][9]~regout ;
wire \regfile|Register[2][10]~regout ;
wire \regfile|Register[2][11]~feeder_combout ;
wire \regfile|Register[2][11]~regout ;
wire \regfile|Register[2][12]~regout ;
wire \regfile|Register[2][13]~feeder_combout ;
wire \regfile|Register[2][13]~regout ;
wire \regfile|Register[2][14]~feeder_combout ;
wire \regfile|Register[2][14]~regout ;
wire \regfile|Register[2][15]~feeder_combout ;
wire \regfile|Register[2][15]~regout ;
wire \regfile|Register[2][16]~feeder_combout ;
wire \regfile|Register[2][16]~regout ;
wire \regfile|Register[2][17]~regout ;
wire \regfile|Register[2][18]~feeder_combout ;
wire \regfile|Register[2][18]~regout ;
wire \regfile|Register[2][19]~regout ;
wire \regfile|Register[2][20]~feeder_combout ;
wire \regfile|Register[2][20]~regout ;
wire \regfile|Register[2][21]~regout ;
wire \regfile|Register[2][22]~feeder_combout ;
wire \regfile|Register[2][22]~regout ;
wire \regfile|Register[2][23]~feeder_combout ;
wire \regfile|Register[2][23]~regout ;
wire \regfile|Register[2][24]~regout ;
wire \regfile|Register[2][25]~regout ;
wire \regfile|Register[2][26]~regout ;
wire \regfile|Register[2][27]~regout ;
wire \regfile|Register[2][28]~regout ;
wire \regfile|Register[2][29]~regout ;
wire \regfile|Register[2][30]~regout ;
wire \regfile|Register[2][31]~regout ;
wire \MEMWBPipe|instructionROMOutMEMWB[0]~feeder_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[5]~feeder_combout ;
wire \EXMEMPipe|instructionROMOutEXMEM[6]~feeder_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[18]~feeder_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[21]~feeder_combout ;
wire \EXMEMPipe|instructionROMOutEXMEM[22]~feeder_combout ;
wire \MEMWBPipe|instructionROMOutMEMWB[24]~feeder_combout ;
wire [1:0] \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a ;
wire [0:36] \dmem|stack_seg|mem0_rtl_0_bypass ;
wire [0:36] \dmem|heap_seg|mem1_rtl_0_bypass ;
wire [0:36] \dmem|data_seg|mem1_rtl_0_bypass ;
wire [0:42] \regfile|Register_rtl_0_bypass ;
wire [31:0] \IFIDPipe|pcPlus4IFID ;
wire [31:0] \IDEXPipe|o_RS_DataIDEX ;
wire [31:0] \IDEXPipe|branchAddressIDEX ;
wire [31:0] \EXMEMPipe|o_RT_DataEXMEM ;
wire [31:0] \EXMEMPipe|O_outEXMEM ;
wire [31:0] \dmem|heap_seg|rd ;
wire [7:0] \dmem|ser|sbyte ;
wire [31:0] \MEMWBPipe|pcPlus4MEMWB ;
wire [31:0] \MEMWBPipe|O_outMEMWB ;
wire [7:0] \serial_in~combout ;
wire [1:0] \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w ;
wire [0:0] \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|pre_hazard ;
wire [0:36] \dmem|stack_seg|mem2_rtl_0_bypass ;
wire [0:36] \dmem|data_seg|mem0_rtl_0_bypass ;
wire [0:36] \dmem|stack_seg|mem1_rtl_0_bypass ;
wire [0:36] \dmem|stack_seg|mem3_rtl_0_bypass ;
wire [31:0] \pc|output1 ;
wire [31:0] \myInstructionROM|out ;
wire [31:0] \IFIDPipe|instructionROMOutIFID ;
wire [31:0] \IDEXPipe|o_RT_DataIDEX ;
wire [31:0] \IDEXPipe|instructionROMOutIDEX ;
wire [5:0] \IDEXPipe|Func_inIDEX ;
wire [31:0] \EXMEMPipe|pcPlus4EXMEM ;
wire [31:0] \EXMEMPipe|instructionROMOutEXMEM ;
wire [31:0] \dmem|data_seg|rd ;
wire [31:0] \dmem|stack_seg|rd ;
wire [31:0] \MEMWBPipe|readdata_outMEMWB ;
wire [31:0] \MEMWBPipe|instructionROMOutMEMWB ;
wire [31:0] \clockcounter|counter ;
wire [31:0] \instructioncounter2|instructioncounter ;

wire [33:0] \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ;
wire [31:0] \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [3:0] \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [0];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a1  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [1];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [2];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [3];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a4  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [4];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a5  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [5];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a6  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [6];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a7  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [7];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a8  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [8];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a9  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [9];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a10  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [10];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a11  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [11];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a12  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [12];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a13  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [13];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a14  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [14];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a15  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [15];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a16  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [16];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a17  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [17];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a18  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [18];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a19  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [19];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a20  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [20];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a21  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [21];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a22  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [22];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a23  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [23];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a24  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [24];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a25  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [25];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a26  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [26];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a27  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [27];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a28  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [28];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a29  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [29];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a30  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [30];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a31  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [31];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a32  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [32];
assign \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a33  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus [33];

assign \regfile|Register_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a1  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a2  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a3  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a4  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a5  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a6  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a7  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a8  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a9  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a10  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a11  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a12  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a13  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a14  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a15  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a16  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a17  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a18  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a19  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a20  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a21  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a22  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a23  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a24  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a25  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a26  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a27  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a28  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a29  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a30  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regfile|Register_rtl_0|auto_generated|ram_block1a31  = \regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \regfile|Register_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a1  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a2  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a3  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a4  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a5  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a6  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a7  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a8  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a9  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a10  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a11  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a12  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a13  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a14  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a15  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a16  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a17  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a18  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a19  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a20  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a21  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a22  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a23  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a24  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a25  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a26  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a27  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a28  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a29  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a30  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regfile|Register_rtl_1|auto_generated|ram_block1a31  = \regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a2  = \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a3  = \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a4  = \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];

assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];

assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a1  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a2  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a3  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a5  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a6  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a7  = \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a1  = \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a2  = \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a3  = \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [3];

assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3  = \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: M4K_X26_Y22
cycloneii_ram_block \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 (
	.portawe(vcc),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(\clock~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe6~regout ),
	.clr1(gnd),
	.portadatain({\IDEXPipe|i_Write_EnableIDEX~5_combout ,\IDEXPipe|pcPlus4IDEX~29_combout ,\IDEXPipe|pcPlus4IDEX~30_combout ,\IDEXPipe|pcPlus4IDEX~28_combout ,\IDEXPipe|pcPlus4IDEX~7_combout ,\IDEXPipe|pcPlus4IDEX~8_combout ,\IDEXPipe|pcPlus4IDEX~9_combout ,
\IDEXPipe|pcPlus4IDEX~2_combout ,\IDEXPipe|pcPlus4IDEX~3_combout ,\IDEXPipe|pcPlus4IDEX~5_combout ,\IDEXPipe|pcPlus4IDEX~4_combout ,\IDEXPipe|pcPlus4IDEX~6_combout ,\IDEXPipe|pcPlus4IDEX~10_combout ,\IDEXPipe|pcPlus4IDEX~11_combout ,
\IDEXPipe|pcPlus4IDEX~12_combout ,\IDEXPipe|pcPlus4IDEX~13_combout ,\IDEXPipe|pcPlus4IDEX~14_combout ,\IDEXPipe|pcPlus4IDEX~15_combout ,\IDEXPipe|pcPlus4IDEX~16_combout ,\IDEXPipe|pcPlus4IDEX~17_combout ,\IDEXPipe|pcPlus4IDEX~18_combout ,
\IDEXPipe|pcPlus4IDEX~19_combout ,\IDEXPipe|pcPlus4IDEX~20_combout ,\IDEXPipe|pcPlus4IDEX~21_combout ,\IDEXPipe|pcPlus4IDEX~22_combout ,\IDEXPipe|pcPlus4IDEX~23_combout ,\IDEXPipe|pcPlus4IDEX~24_combout ,\IDEXPipe|pcPlus4IDEX~25_combout ,
\IDEXPipe|pcPlus4IDEX~26_combout ,\IDEXPipe|pcPlus4IDEX~27_combout ,\IDEXPipe|mux1SelectIDEX~3_combout ,\IDEXPipe|linkRegIDEX~3_combout ,\IDEXPipe|pcPlus4IDEX~1_combout ,\IDEXPipe|mux3SelectIDEX~0_combout }),
	.portaaddr({\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1],\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(34'b0000000000000000000000000000000000),
	.portbaddr({\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ,\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_offset_in_bits = 1;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .data_interleave_width_in_bits = 1;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .logical_ram_name = "IDEXPipe:IDEXPipe|altshift_taps:mux3SelectIDEX_rtl_0|shift_taps_sfm:auto_generated|altsyncram_f461:altsyncram4|ALTSYNCRAM";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .mixed_port_feed_through_mode = "dont_care";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .operation_mode = "dual_port";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_address_width = 2;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_byte_enable_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_byte_enable_clock = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_in_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_out_clock = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_data_width = 34;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_address = 0;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_first_bit_number = 0;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_last_address = 3;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_depth = 3;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_logical_ram_width = 34;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_a_write_enable_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_clock = "clock0";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_address_width = 2;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_byte_enable_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_in_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clear = "clear0";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_out_clock = "clock1";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_data_width = 34;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_address = 0;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_first_bit_number = 0;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_last_address = 3;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_depth = 3;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_logical_ram_width = 34;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_enable_write_enable_clear = "none";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .ram_block_type = "M4K";
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCFF_X21_Y20_N9
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[5]~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [5]));

// Location: LCFF_X21_Y20_N11
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[6]~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [6]));

// Location: LCFF_X21_Y20_N19
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[10]~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [10]));

// Location: LCCOMB_X19_Y20_N22
cycloneii_lcell_comb \adder|output1[12]~20 (
// Equation(s):
// \adder|output1[12]~20_combout  = (\pc|output1 [12] & (!\adder|output1[11]~19  & VCC)) # (!\pc|output1 [12] & (\adder|output1[11]~19  $ (GND)))
// \adder|output1[12]~21  = CARRY((!\pc|output1 [12] & !\adder|output1[11]~19 ))

	.dataa(\pc|output1 [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[11]~19 ),
	.combout(\adder|output1[12]~20_combout ),
	.cout(\adder|output1[12]~21 ));
// synopsys translate_off
defparam \adder|output1[12]~20 .lut_mask = 16'h5A05;
defparam \adder|output1[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N30
cycloneii_lcell_comb \adder|output1[16]~28 (
// Equation(s):
// \adder|output1[16]~28_combout  = (\pc|output1 [16] & (!\adder|output1[15]~27  & VCC)) # (!\pc|output1 [16] & (\adder|output1[15]~27  $ (GND)))
// \adder|output1[16]~29  = CARRY((!\pc|output1 [16] & !\adder|output1[15]~27 ))

	.dataa(\pc|output1 [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[15]~27 ),
	.combout(\adder|output1[16]~28_combout ),
	.cout(\adder|output1[16]~29 ));
// synopsys translate_off
defparam \adder|output1[16]~28 .lut_mask = 16'h5A05;
defparam \adder|output1[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N3
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[18]~64_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [18]));

// Location: LCFF_X21_Y19_N9
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[21]~70_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [21]));

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \adder|output1[23]~42 (
// Equation(s):
// \adder|output1[23]~42_combout  = (\pc|output1 [23] & (!\adder|output1[22]~41 )) # (!\pc|output1 [23] & ((\adder|output1[22]~41 ) # (GND)))
// \adder|output1[23]~43  = CARRY((!\adder|output1[22]~41 ) # (!\pc|output1 [23]))

	.dataa(vcc),
	.datab(\pc|output1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[22]~41 ),
	.combout(\adder|output1[23]~42_combout ),
	.cout(\adder|output1[23]~43 ));
// synopsys translate_off
defparam \adder|output1[23]~42 .lut_mask = 16'h3C3F;
defparam \adder|output1[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N17
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[25]~78_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [25]));

// Location: LCFF_X21_Y19_N19
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[26]~80_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [26]));

// Location: LCFF_X21_Y19_N23
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[28]~84_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [28]));

// Location: LCFF_X21_Y19_N27
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[30]~88_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [30]));

// Location: LCFF_X27_Y28_N5
cycloneii_lcell_ff \dmem|heap_seg|rd[31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[31]~2_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [31]));

// Location: M4K_X26_Y19
cycloneii_ram_block \regfile|Register_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\regfile|always0~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux7|output1[0]~61_combout ,\mux7|output1[1]~63_combout ,\mux7|output1[2]~57_combout ,\mux7|output1[3]~59_combout ,\mux7|output1[4]~55_combout ,\mux7|output1[5]~13_combout ,\mux7|output1[6]~15_combout ,\mux7|output1[7]~17_combout ,\mux7|output1[8]~3_combout ,
\mux7|output1[9]~5_combout ,\mux7|output1[10]~9_combout ,\mux7|output1[11]~7_combout ,\mux7|output1[12]~11_combout ,\mux7|output1[13]~19_combout ,\mux7|output1[14]~21_combout ,\mux7|output1[15]~23_combout ,\mux7|output1[16]~25_combout ,
\mux7|output1[17]~27_combout ,\mux7|output1[18]~29_combout ,\mux7|output1[19]~31_combout ,\mux7|output1[20]~33_combout ,\mux7|output1[21]~35_combout ,\mux7|output1[22]~37_combout ,\mux7|output1[23]~39_combout ,\mux7|output1[24]~41_combout ,
\mux7|output1[25]~43_combout ,\mux7|output1[26]~45_combout ,\mux7|output1[27]~47_combout ,\mux7|output1[28]~49_combout ,\mux7|output1[29]~51_combout ,\mux7|output1[30]~53_combout ,\mux7|output1[31]~1_combout }),
	.portaaddr({\mux6|output1[4]~4_combout ,\mux6|output1[3]~3_combout ,\mux6|output1[2]~2_combout ,\mux6|output1[1]~0_combout ,\mux6|output1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\IFIDPipe|instructionROMOutIFID~3_combout ,\IFIDPipe|instructionROMOutIFID~3_combout ,\IFIDPipe|instructionROMOutIFID~4_combout ,\IFIDPipe|instructionROMOutIFID~1_combout ,\IFIDPipe|instructionROMOutIFID~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|Register_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "regfile:regfile|altsyncram:Register_rtl_0|altsyncram_sng1:auto_generated|ALTSYNCRAM";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \regfile|Register_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N28
cycloneii_lcell_comb \alu|Add0~44 (
// Equation(s):
// \alu|Add0~44_combout  = ((\muxShift1|output1[21]~39_combout  $ (\alu|AdderInputB[21]~11_combout  $ (!\alu|Add0~43 )))) # (GND)
// \alu|Add0~45  = CARRY((\muxShift1|output1[21]~39_combout  & ((\alu|AdderInputB[21]~11_combout ) # (!\alu|Add0~43 ))) # (!\muxShift1|output1[21]~39_combout  & (\alu|AdderInputB[21]~11_combout  & !\alu|Add0~43 )))

	.dataa(\muxShift1|output1[21]~39_combout ),
	.datab(\alu|AdderInputB[21]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~43 ),
	.combout(\alu|Add0~44_combout ),
	.cout(\alu|Add0~45 ));
// synopsys translate_off
defparam \alu|Add0~44 .lut_mask = 16'h698E;
defparam \alu|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N30
cycloneii_lcell_comb \alu|Add0~46 (
// Equation(s):
// \alu|Add0~46_combout  = (\muxShift1|output1[22]~41_combout  & ((\alu|AdderInputB[22]~10_combout  & (\alu|Add0~45  & VCC)) # (!\alu|AdderInputB[22]~10_combout  & (!\alu|Add0~45 )))) # (!\muxShift1|output1[22]~41_combout  & ((\alu|AdderInputB[22]~10_combout 
//  & (!\alu|Add0~45 )) # (!\alu|AdderInputB[22]~10_combout  & ((\alu|Add0~45 ) # (GND)))))
// \alu|Add0~47  = CARRY((\muxShift1|output1[22]~41_combout  & (!\alu|AdderInputB[22]~10_combout  & !\alu|Add0~45 )) # (!\muxShift1|output1[22]~41_combout  & ((!\alu|Add0~45 ) # (!\alu|AdderInputB[22]~10_combout ))))

	.dataa(\muxShift1|output1[22]~41_combout ),
	.datab(\alu|AdderInputB[22]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~45 ),
	.combout(\alu|Add0~46_combout ),
	.cout(\alu|Add0~47 ));
// synopsys translate_off
defparam \alu|Add0~46 .lut_mask = 16'h9617;
defparam \alu|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N4
cycloneii_lcell_comb \alu|Add0~52 (
// Equation(s):
// \alu|Add0~52_combout  = ((\muxShift1|output1[25]~47_combout  $ (\alu|AdderInputB[25]~7_combout  $ (!\alu|Add0~51 )))) # (GND)
// \alu|Add0~53  = CARRY((\muxShift1|output1[25]~47_combout  & ((\alu|AdderInputB[25]~7_combout ) # (!\alu|Add0~51 ))) # (!\muxShift1|output1[25]~47_combout  & (\alu|AdderInputB[25]~7_combout  & !\alu|Add0~51 )))

	.dataa(\muxShift1|output1[25]~47_combout ),
	.datab(\alu|AdderInputB[25]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~51 ),
	.combout(\alu|Add0~52_combout ),
	.cout(\alu|Add0~53 ));
// synopsys translate_off
defparam \alu|Add0~52 .lut_mask = 16'h698E;
defparam \alu|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X29_Y23_N1
cycloneii_lcell_ff \dmem|data_seg|rd[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[8]~10_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [8]));

// Location: LCFF_X28_Y27_N23
cycloneii_lcell_ff \dmem|stack_seg|rd[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[8]~10_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [8]));

// Location: LCFF_X28_Y23_N21
cycloneii_lcell_ff \dmem|heap_seg|rd[8] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[8]~10_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [8]));

// Location: LCFF_X30_Y28_N23
cycloneii_lcell_ff \dmem|data_seg|rd[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[9]~11_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [9]));

// Location: LCFF_X30_Y27_N21
cycloneii_lcell_ff \dmem|stack_seg|rd[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[9]~11_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [9]));

// Location: LCFF_X29_Y26_N17
cycloneii_lcell_ff \dmem|heap_seg|rd[9] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[9]~11_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [9]));

// Location: LCFF_X29_Y28_N29
cycloneii_lcell_ff \dmem|data_seg|rd[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[11]~13_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [11]));

// Location: LCFF_X30_Y27_N27
cycloneii_lcell_ff \dmem|stack_seg|rd[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[11]~13_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [11]));

// Location: LCFF_X29_Y26_N15
cycloneii_lcell_ff \dmem|heap_seg|rd[11] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[11]~13_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [11]));

// Location: LCFF_X29_Y28_N3
cycloneii_lcell_ff \dmem|data_seg|rd[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[10]~12_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [10]));

// Location: LCFF_X29_Y27_N13
cycloneii_lcell_ff \dmem|stack_seg|rd[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[10]~12_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [10]));

// Location: LCFF_X29_Y26_N13
cycloneii_lcell_ff \dmem|heap_seg|rd[10] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[10]~12_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [10]));

// Location: LCFF_X29_Y25_N31
cycloneii_lcell_ff \dmem|data_seg|rd[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[12]~14_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [12]));

// Location: LCFF_X28_Y27_N7
cycloneii_lcell_ff \dmem|stack_seg|rd[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[12]~14_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [12]));

// Location: LCFF_X29_Y26_N7
cycloneii_lcell_ff \dmem|heap_seg|rd[12] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[12]~14_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [12]));

// Location: LCFF_X28_Y27_N29
cycloneii_lcell_ff \dmem|stack_seg|rd[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[5]~8_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [5]));

// Location: LCFF_X29_Y24_N31
cycloneii_lcell_ff \dmem|heap_seg|rd[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[5]~8_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [5]));

// Location: LCFF_X29_Y23_N3
cycloneii_lcell_ff \dmem|data_seg|rd[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[5]~8_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [5]));

// Location: LCFF_X28_Y23_N7
cycloneii_lcell_ff \dmem|heap_seg|rd[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[6]~9_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [6]));

// Location: LCFF_X28_Y27_N27
cycloneii_lcell_ff \dmem|stack_seg|rd[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[6]~9_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [6]));

// Location: LCFF_X29_Y25_N1
cycloneii_lcell_ff \dmem|data_seg|rd[6] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[6]~9_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [6]));

// Location: LCFF_X29_Y23_N29
cycloneii_lcell_ff \dmem|data_seg|rd[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[13]~15_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [13]));

// Location: LCFF_X29_Y27_N19
cycloneii_lcell_ff \dmem|stack_seg|rd[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[13]~15_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [13]));

// Location: LCFF_X28_Y23_N1
cycloneii_lcell_ff \dmem|heap_seg|rd[13] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[13]~15_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [13]));

// Location: LCFF_X30_Y25_N7
cycloneii_lcell_ff \dmem|data_seg|rd[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[14]~16_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [14]));

// Location: LCFF_X29_Y27_N21
cycloneii_lcell_ff \dmem|stack_seg|rd[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[14]~16_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [14]));

// Location: LCFF_X28_Y23_N31
cycloneii_lcell_ff \dmem|heap_seg|rd[14] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[14]~16_combout ),
	.sdata(\dmem|stack_seg|mem1_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [14]));

// Location: LCFF_X30_Y25_N25
cycloneii_lcell_ff \dmem|data_seg|rd[16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[16]~17_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [16]));

// Location: LCFF_X28_Y25_N31
cycloneii_lcell_ff \dmem|data_seg|rd[17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[17]~18_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [17]));

// Location: LCFF_X28_Y27_N9
cycloneii_lcell_ff \dmem|stack_seg|rd[17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[17]~18_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [17]));

// Location: LCFF_X28_Y23_N25
cycloneii_lcell_ff \dmem|heap_seg|rd[17] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[17]~18_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [17]));

// Location: LCFF_X30_Y26_N21
cycloneii_lcell_ff \dmem|heap_seg|rd[18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[18]~19_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [18]));

// Location: LCFF_X28_Y25_N17
cycloneii_lcell_ff \dmem|data_seg|rd[19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[19]~20_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [19]));

// Location: LCFF_X31_Y26_N27
cycloneii_lcell_ff \dmem|stack_seg|rd[19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[19]~20_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [19]));

// Location: LCFF_X28_Y23_N11
cycloneii_lcell_ff \dmem|heap_seg|rd[19] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[19]~20_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [19]));

// Location: LCFF_X30_Y28_N9
cycloneii_lcell_ff \dmem|data_seg|rd[20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[20]~21_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [20]));

// Location: LCFF_X31_Y26_N1
cycloneii_lcell_ff \dmem|stack_seg|rd[20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[20]~21_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [20]));

// Location: LCFF_X31_Y27_N19
cycloneii_lcell_ff \dmem|heap_seg|rd[20] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[20]~21_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [20]));

// Location: LCFF_X31_Y27_N23
cycloneii_lcell_ff \dmem|heap_seg|rd[21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[21]~22_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [21]));

// Location: LCFF_X30_Y28_N27
cycloneii_lcell_ff \dmem|data_seg|rd[22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[22]~23_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [22]));

// Location: LCFF_X31_Y26_N21
cycloneii_lcell_ff \dmem|stack_seg|rd[22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[22]~23_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [22]));

// Location: LCFF_X31_Y27_N1
cycloneii_lcell_ff \dmem|heap_seg|rd[22] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[22]~23_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [22]));

// Location: LCFF_X30_Y28_N11
cycloneii_lcell_ff \dmem|data_seg|rd[24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[24]~25_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [24]));

// Location: LCFF_X30_Y28_N29
cycloneii_lcell_ff \dmem|data_seg|rd[25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[25]~26_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [25]));

// Location: LCFF_X30_Y28_N15
cycloneii_lcell_ff \dmem|data_seg|rd[26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[26]~27_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [26]));

// Location: LCFF_X30_Y25_N21
cycloneii_lcell_ff \dmem|data_seg|rd[27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[27]~28_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [27]));

// Location: LCFF_X30_Y24_N1
cycloneii_lcell_ff \dmem|stack_seg|rd[27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[27]~28_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [27]));

// Location: LCFF_X30_Y23_N19
cycloneii_lcell_ff \dmem|heap_seg|rd[27] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[27]~28_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [27]));

// Location: LCFF_X29_Y25_N11
cycloneii_lcell_ff \dmem|data_seg|rd[28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[28]~29_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [28]));

// Location: LCFF_X30_Y25_N23
cycloneii_lcell_ff \dmem|data_seg|rd[29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[29]~30_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [29]));

// Location: LCFF_X30_Y24_N9
cycloneii_lcell_ff \dmem|stack_seg|rd[29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[29]~30_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [29]));

// Location: LCFF_X29_Y24_N23
cycloneii_lcell_ff \dmem|heap_seg|rd[29] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[29]~30_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [29]));

// Location: LCFF_X28_Y25_N25
cycloneii_lcell_ff \dmem|data_seg|rd[30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[30]~31_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [30]));

// Location: LCFF_X30_Y24_N7
cycloneii_lcell_ff \dmem|stack_seg|rd[30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[30]~31_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [30]));

// Location: LCFF_X28_Y23_N17
cycloneii_lcell_ff \dmem|heap_seg|rd[30] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[30]~31_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [33]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [30]));

// Location: LCFF_X29_Y24_N11
cycloneii_lcell_ff \dmem|heap_seg|rd[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[4]~7_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [4]));

// Location: LCFF_X30_Y24_N25
cycloneii_lcell_ff \dmem|stack_seg|rd[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[4]~7_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [4]));

// Location: LCFF_X29_Y25_N5
cycloneii_lcell_ff \dmem|data_seg|rd[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[4]~7_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [4]));

// Location: LCFF_X27_Y28_N27
cycloneii_lcell_ff \dmem|heap_seg|rd[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[3]~6_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [3]));

// Location: LCFF_X28_Y27_N31
cycloneii_lcell_ff \dmem|stack_seg|rd[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[0]~3_combout ),
	.sdata(\dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [0]));

// Location: LCFF_X27_Y28_N9
cycloneii_lcell_ff \dmem|heap_seg|rd[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[0]~3_combout ),
	.sdata(\dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [0]));

// Location: LCFF_X29_Y28_N9
cycloneii_lcell_ff \dmem|data_seg|rd[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[0]~3_combout ),
	.sdata(\dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [0]));

// Location: LCFF_X27_Y28_N7
cycloneii_lcell_ff \dmem|heap_seg|rd[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[1]~4_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [1]));

// Location: M4K_X26_Y20
cycloneii_ram_block \regfile|Register_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\regfile|always0~0_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\mux7|output1[0]~61_combout ,\mux7|output1[1]~63_combout ,\mux7|output1[2]~57_combout ,\mux7|output1[3]~59_combout ,\mux7|output1[4]~55_combout ,\mux7|output1[5]~13_combout ,\mux7|output1[6]~15_combout ,\mux7|output1[7]~17_combout ,\mux7|output1[8]~3_combout ,
\mux7|output1[9]~5_combout ,\mux7|output1[10]~9_combout ,\mux7|output1[11]~7_combout ,\mux7|output1[12]~11_combout ,\mux7|output1[13]~19_combout ,\mux7|output1[14]~21_combout ,\mux7|output1[15]~23_combout ,\mux7|output1[16]~25_combout ,
\mux7|output1[17]~27_combout ,\mux7|output1[18]~29_combout ,\mux7|output1[19]~31_combout ,\mux7|output1[20]~33_combout ,\mux7|output1[21]~35_combout ,\mux7|output1[22]~37_combout ,\mux7|output1[23]~39_combout ,\mux7|output1[24]~41_combout ,
\mux7|output1[25]~43_combout ,\mux7|output1[26]~45_combout ,\mux7|output1[27]~47_combout ,\mux7|output1[28]~49_combout ,\mux7|output1[29]~51_combout ,\mux7|output1[30]~53_combout ,\mux7|output1[31]~1_combout }),
	.portaaddr({\mux6|output1[4]~4_combout ,\mux6|output1[3]~3_combout ,\mux6|output1[2]~2_combout ,\mux6|output1[1]~0_combout ,\mux6|output1[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\IFIDPipe|instructionROMOutIFID~15_combout ,\IFIDPipe|instructionROMOutIFID~13_combout ,\IFIDPipe|instructionROMOutIFID~14_combout ,\IFIDPipe|instructionROMOutIFID~11_combout ,\IFIDPipe|instructionROMOutIFID~12_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regfile|Register_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "regfile:regfile|altsyncram:Register_rtl_1|altsyncram_sng1:auto_generated|ALTSYNCRAM";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \regfile|Register_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[5]~38 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[5]~38_combout  = (\IFIDPipe|pcPlus4IFID [5] & ((\IFIDPipe|instructionROMOutIFID [3] & (\IDEXPipe|branchAddressIDEX[4]~37  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [3] & (!\IDEXPipe|branchAddressIDEX[4]~37 )))) # 
// (!\IFIDPipe|pcPlus4IFID [5] & ((\IFIDPipe|instructionROMOutIFID [3] & (!\IDEXPipe|branchAddressIDEX[4]~37 )) # (!\IFIDPipe|instructionROMOutIFID [3] & ((\IDEXPipe|branchAddressIDEX[4]~37 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[5]~39  = CARRY((\IFIDPipe|pcPlus4IFID [5] & (!\IFIDPipe|instructionROMOutIFID [3] & !\IDEXPipe|branchAddressIDEX[4]~37 )) # (!\IFIDPipe|pcPlus4IFID [5] & ((!\IDEXPipe|branchAddressIDEX[4]~37 ) # 
// (!\IFIDPipe|instructionROMOutIFID [3]))))

	.dataa(\IFIDPipe|pcPlus4IFID [5]),
	.datab(\IFIDPipe|instructionROMOutIFID [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[4]~37 ),
	.combout(\IDEXPipe|branchAddressIDEX[5]~38_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[5]~39 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[5]~38 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[5]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[6]~40 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[6]~40_combout  = ((\IFIDPipe|pcPlus4IFID [6] $ (\IFIDPipe|instructionROMOutIFID [4] $ (!\IDEXPipe|branchAddressIDEX[5]~39 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[6]~41  = CARRY((\IFIDPipe|pcPlus4IFID [6] & ((\IFIDPipe|instructionROMOutIFID [4]) # (!\IDEXPipe|branchAddressIDEX[5]~39 ))) # (!\IFIDPipe|pcPlus4IFID [6] & (\IFIDPipe|instructionROMOutIFID [4] & 
// !\IDEXPipe|branchAddressIDEX[5]~39 )))

	.dataa(\IFIDPipe|pcPlus4IFID [6]),
	.datab(\IFIDPipe|instructionROMOutIFID [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[5]~39 ),
	.combout(\IDEXPipe|branchAddressIDEX[6]~40_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[6]~41 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[6]~40 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[6]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[10]~48 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[10]~48_combout  = (\IFIDPipe|pcPlus4IFID [10] & (\IDEXPipe|branchAddressIDEX[9]~47  $ (GND))) # (!\IFIDPipe|pcPlus4IFID [10] & (!\IDEXPipe|branchAddressIDEX[9]~47  & VCC))
// \IDEXPipe|branchAddressIDEX[10]~49  = CARRY((\IFIDPipe|pcPlus4IFID [10] & !\IDEXPipe|branchAddressIDEX[9]~47 ))

	.dataa(\IFIDPipe|pcPlus4IFID [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[9]~47 ),
	.combout(\IDEXPipe|branchAddressIDEX[10]~48_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[10]~49 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[10]~48 .lut_mask = 16'hA50A;
defparam \IDEXPipe|branchAddressIDEX[10]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[18]~64 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[18]~64_combout  = ((\IFIDPipe|pcPlus4IFID [18] $ (\IFIDPipe|instructionROMOutIFID [15] $ (!\IDEXPipe|branchAddressIDEX[17]~63 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[18]~65  = CARRY((\IFIDPipe|pcPlus4IFID [18] & ((\IFIDPipe|instructionROMOutIFID [15]) # (!\IDEXPipe|branchAddressIDEX[17]~63 ))) # (!\IFIDPipe|pcPlus4IFID [18] & (\IFIDPipe|instructionROMOutIFID [15] & 
// !\IDEXPipe|branchAddressIDEX[17]~63 )))

	.dataa(\IFIDPipe|pcPlus4IFID [18]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[17]~63 ),
	.combout(\IDEXPipe|branchAddressIDEX[18]~64_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[18]~65 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[18]~64 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[18]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[21]~70 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[21]~70_combout  = (\IFIDPipe|pcPlus4IFID [21] & ((\IFIDPipe|instructionROMOutIFID [15] & (\IDEXPipe|branchAddressIDEX[20]~69  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[20]~69 )))) # 
// (!\IFIDPipe|pcPlus4IFID [21] & ((\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[20]~69 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((\IDEXPipe|branchAddressIDEX[20]~69 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[21]~71  = CARRY((\IFIDPipe|pcPlus4IFID [21] & (!\IFIDPipe|instructionROMOutIFID [15] & !\IDEXPipe|branchAddressIDEX[20]~69 )) # (!\IFIDPipe|pcPlus4IFID [21] & ((!\IDEXPipe|branchAddressIDEX[20]~69 ) # 
// (!\IFIDPipe|instructionROMOutIFID [15]))))

	.dataa(\IFIDPipe|pcPlus4IFID [21]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[20]~69 ),
	.combout(\IDEXPipe|branchAddressIDEX[21]~70_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[21]~71 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[21]~70 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[21]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[25]~78 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[25]~78_combout  = (\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [25] & (\IDEXPipe|branchAddressIDEX[24]~77  & VCC)) # (!\IFIDPipe|pcPlus4IFID [25] & (!\IDEXPipe|branchAddressIDEX[24]~77 )))) # 
// (!\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [25] & (!\IDEXPipe|branchAddressIDEX[24]~77 )) # (!\IFIDPipe|pcPlus4IFID [25] & ((\IDEXPipe|branchAddressIDEX[24]~77 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[25]~79  = CARRY((\IFIDPipe|instructionROMOutIFID [15] & (!\IFIDPipe|pcPlus4IFID [25] & !\IDEXPipe|branchAddressIDEX[24]~77 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((!\IDEXPipe|branchAddressIDEX[24]~77 ) # 
// (!\IFIDPipe|pcPlus4IFID [25]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(\IFIDPipe|pcPlus4IFID [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[24]~77 ),
	.combout(\IDEXPipe|branchAddressIDEX[25]~78_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[25]~79 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[25]~78 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[25]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[26]~80 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[26]~80_combout  = ((\IFIDPipe|instructionROMOutIFID [15] $ (\IFIDPipe|pcPlus4IFID [26] $ (!\IDEXPipe|branchAddressIDEX[25]~79 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[26]~81  = CARRY((\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [26]) # (!\IDEXPipe|branchAddressIDEX[25]~79 ))) # (!\IFIDPipe|instructionROMOutIFID [15] & (\IFIDPipe|pcPlus4IFID [26] & 
// !\IDEXPipe|branchAddressIDEX[25]~79 )))

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(\IFIDPipe|pcPlus4IFID [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[25]~79 ),
	.combout(\IDEXPipe|branchAddressIDEX[26]~80_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[26]~81 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[26]~80 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[26]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[28]~84 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[28]~84_combout  = ((\IFIDPipe|instructionROMOutIFID [15] $ (\IFIDPipe|pcPlus4IFID [28] $ (!\IDEXPipe|branchAddressIDEX[27]~83 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[28]~85  = CARRY((\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [28]) # (!\IDEXPipe|branchAddressIDEX[27]~83 ))) # (!\IFIDPipe|instructionROMOutIFID [15] & (\IFIDPipe|pcPlus4IFID [28] & 
// !\IDEXPipe|branchAddressIDEX[27]~83 )))

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(\IFIDPipe|pcPlus4IFID [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[27]~83 ),
	.combout(\IDEXPipe|branchAddressIDEX[28]~84_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[28]~85 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[28]~84 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[28]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[30]~88 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[30]~88_combout  = ((\IFIDPipe|instructionROMOutIFID [15] $ (\IFIDPipe|pcPlus4IFID [30] $ (!\IDEXPipe|branchAddressIDEX[29]~87 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[30]~89  = CARRY((\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [30]) # (!\IDEXPipe|branchAddressIDEX[29]~87 ))) # (!\IFIDPipe|instructionROMOutIFID [15] & (\IFIDPipe|pcPlus4IFID [30] & 
// !\IDEXPipe|branchAddressIDEX[29]~87 )))

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(\IFIDPipe|pcPlus4IFID [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[29]~87 ),
	.combout(\IDEXPipe|branchAddressIDEX[30]~88_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[30]~89 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[30]~88 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[30]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [31],\EXMEMPipe|o_RT_DataEXMEM [15],\EXMEMPipe|o_RT_DataEXMEM [8],\EXMEMPipe|o_RT_DataEXMEM [7]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .init_file = "db/MIPSCPU.ram0_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_t0m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X13_Y29
cycloneii_ram_block \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [31],\EXMEMPipe|o_RT_DataEXMEM [15],\EXMEMPipe|o_RT_DataEXMEM [8],\EXMEMPipe|o_RT_DataEXMEM [7]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .init_file = "db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M4K_X26_Y33
cycloneii_ram_block \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [31],\EXMEMPipe|o_RT_DataEXMEM [15],\EXMEMPipe|o_RT_DataEXMEM [8],\EXMEMPipe|o_RT_DataEXMEM [7]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .init_file = "db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N4
cycloneii_lcell_comb \dmem|heap_seg|rd[31]~2 (
// Equation(s):
// \dmem|heap_seg|rd[31]~2_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem3~8_regout ))

	.dataa(\dmem|heap_seg|mem3~8_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[31]~2 .lut_mask = 16'hDD11;
defparam \dmem|heap_seg|rd[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N17
cycloneii_lcell_ff \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_reg_bit11a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|pre_hazard [0]));

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|pre_hazard [0] $ (VCC)
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT  = CARRY(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|pre_hazard [0])

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|pre_hazard [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~combout ),
	.cout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0_combout  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0] $ (VCC)
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~1  = CARRY(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0])

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0_combout ),
	.cout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~1 ));
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0 .lut_mask = 16'h33CC;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \dmem|data_seg|rd[8]~10 (
// Equation(s):
// \dmem|data_seg|rd[8]~10_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem1~1_regout ))

	.dataa(\dmem|data_seg|mem1~1_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[8]~10 .lut_mask = 16'hDD11;
defparam \dmem|data_seg|rd[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cycloneii_lcell_comb \dmem|stack_seg|rd[8]~10 (
// Equation(s):
// \dmem|stack_seg|rd[8]~10_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem1~1_regout ))

	.dataa(\dmem|stack_seg|mem1~1_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[8]~10 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \dmem|heap_seg|rd[8]~10 (
// Equation(s):
// \dmem|heap_seg|rd[8]~10_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a0 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem1~1_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem1~1_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a0 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[8]~10 .lut_mask = 16'hBB11;
defparam \dmem|heap_seg|rd[8]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y28
cycloneii_ram_block \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [12],\EXMEMPipe|o_RT_DataEXMEM [11],\EXMEMPipe|o_RT_DataEXMEM [10],\EXMEMPipe|o_RT_DataEXMEM [9]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file = "db/MIPSCPU.ram1_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem1_rtl_0|altsyncram_u0m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666;
defparam \dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666;
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cycloneii_lcell_comb \dmem|data_seg|rd[9]~11 (
// Equation(s):
// \dmem|data_seg|rd[9]~11_combout  = (\regfile|Mux0~0_regout  & (\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem1~2_regout )))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1~2_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[9]~11 .lut_mask = 16'hDD88;
defparam \dmem|data_seg|rd[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y27
cycloneii_ram_block \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [12],\EXMEMPipe|o_RT_DataEXMEM [11],\EXMEMPipe|o_RT_DataEXMEM [10],\EXMEMPipe|o_RT_DataEXMEM [9]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file = "db/MIPSCPU.ram1_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem1_rtl_0|altsyncram_98m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666;
defparam \dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666;
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cycloneii_lcell_comb \dmem|stack_seg|rd[9]~11 (
// Equation(s):
// \dmem|stack_seg|rd[9]~11_combout  = (\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout )) # (!\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem1~2_regout )))

	.dataa(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(\dmem|stack_seg|mem1~2_regout ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[9]~11 .lut_mask = 16'hAACC;
defparam \dmem|stack_seg|rd[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y26
cycloneii_ram_block \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [12],\EXMEMPipe|o_RT_DataEXMEM [11],\EXMEMPipe|o_RT_DataEXMEM [10],\EXMEMPipe|o_RT_DataEXMEM [9]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file = "db/MIPSCPU.ram1_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem1_rtl_0|altsyncram_v6m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666;
defparam \dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h66666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666666;
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cycloneii_lcell_comb \dmem|heap_seg|rd[9]~11 (
// Equation(s):
// \dmem|heap_seg|rd[9]~11_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem1~2_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem1~2_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[9]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[9]~11 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[9]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N28
cycloneii_lcell_comb \dmem|data_seg|rd[11]~13 (
// Equation(s):
// \dmem|data_seg|rd[11]~13_combout  = (\regfile|Mux0~0_regout  & (\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 )) # (!\regfile|Mux0~0_regout  & ((!\dmem|data_seg|mem1~4_regout )))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1~4_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[11]~13 .lut_mask = 16'h88DD;
defparam \dmem|data_seg|rd[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cycloneii_lcell_comb \dmem|stack_seg|rd[11]~13 (
// Equation(s):
// \dmem|stack_seg|rd[11]~13_combout  = (\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 )) # (!\regfile|Mux0~0_regout  & ((!\dmem|stack_seg|mem1~4_regout )))

	.dataa(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\dmem|stack_seg|mem1~4_regout ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[11]~13 .lut_mask = 16'hAA33;
defparam \dmem|stack_seg|rd[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cycloneii_lcell_comb \dmem|heap_seg|rd[11]~13 (
// Equation(s):
// \dmem|heap_seg|rd[11]~13_combout  = (\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a3 )) # (!\regfile|Mux0~0_regout  & ((!\dmem|heap_seg|mem1~4_regout )))

	.dataa(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\dmem|heap_seg|mem1~4_regout ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[11]~13 .lut_mask = 16'hAA33;
defparam \dmem|heap_seg|rd[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N2
cycloneii_lcell_comb \dmem|data_seg|rd[10]~12 (
// Equation(s):
// \dmem|data_seg|rd[10]~12_combout  = (\regfile|Mux0~0_regout  & (\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 )) # (!\regfile|Mux0~0_regout  & ((!\dmem|data_seg|mem1~3_regout )))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1~3_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[10]~12 .lut_mask = 16'h88DD;
defparam \dmem|data_seg|rd[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cycloneii_lcell_comb \dmem|stack_seg|rd[10]~12 (
// Equation(s):
// \dmem|stack_seg|rd[10]~12_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem1~3_regout ))

	.dataa(\dmem|stack_seg|mem1~3_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[10]~12 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cycloneii_lcell_comb \dmem|heap_seg|rd[10]~12 (
// Equation(s):
// \dmem|heap_seg|rd[10]~12_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem1~3_regout ))

	.dataa(\dmem|heap_seg|mem1~3_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[10]~12 .lut_mask = 16'hDD11;
defparam \dmem|heap_seg|rd[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneii_lcell_comb \dmem|data_seg|rd[12]~14 (
// Equation(s):
// \dmem|data_seg|rd[12]~14_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem1~5_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem1~5_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[12]~14 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cycloneii_lcell_comb \dmem|stack_seg|rd[12]~14 (
// Equation(s):
// \dmem|stack_seg|rd[12]~14_combout  = (\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 )) # (!\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem1~5_regout )))

	.dataa(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1~5_regout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[12]~14 .lut_mask = 16'hBB88;
defparam \dmem|stack_seg|rd[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cycloneii_lcell_comb \dmem|heap_seg|rd[12]~14 (
// Equation(s):
// \dmem|heap_seg|rd[12]~14_combout  = (\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a4 )) # (!\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem1~5_regout )))

	.dataa(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\dmem|heap_seg|mem1~5_regout ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[12]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[12]~14 .lut_mask = 16'hAACC;
defparam \dmem|heap_seg|rd[12]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y29
cycloneii_ram_block \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [14],\EXMEMPipe|o_RT_DataEXMEM [13],\EXMEMPipe|o_RT_DataEXMEM [6],\EXMEMPipe|o_RT_DataEXMEM [5]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .init_file = "db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N28
cycloneii_lcell_comb \dmem|stack_seg|rd[5]~8 (
// Equation(s):
// \dmem|stack_seg|rd[5]~8_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem0~6_regout ))

	.dataa(\dmem|stack_seg|mem0~6_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[5]~8 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y21
cycloneii_ram_block \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [14],\EXMEMPipe|o_RT_DataEXMEM [13],\EXMEMPipe|o_RT_DataEXMEM [6],\EXMEMPipe|o_RT_DataEXMEM [5]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .init_file = "db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneii_lcell_comb \dmem|heap_seg|rd[5]~8 (
// Equation(s):
// \dmem|heap_seg|rd[5]~8_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem0~6_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem0~6_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[5]~8 .lut_mask = 16'hBB11;
defparam \dmem|heap_seg|rd[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [14],\EXMEMPipe|o_RT_DataEXMEM [13],\EXMEMPipe|o_RT_DataEXMEM [6],\EXMEMPipe|o_RT_DataEXMEM [5]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .init_file = "db/MIPSCPU.ram0_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_t0m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555;
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \dmem|data_seg|rd[5]~8 (
// Equation(s):
// \dmem|data_seg|rd[5]~8_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem0~6_regout ))

	.dataa(\dmem|data_seg|mem0~6_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[5]~8 .lut_mask = 16'hDD11;
defparam \dmem|data_seg|rd[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneii_lcell_comb \dmem|heap_seg|rd[6]~9 (
// Equation(s):
// \dmem|heap_seg|rd[6]~9_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem0~7_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem0~7_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[6]~9 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cycloneii_lcell_comb \dmem|stack_seg|rd[6]~9 (
// Equation(s):
// \dmem|stack_seg|rd[6]~9_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem0~7_regout ))

	.dataa(\dmem|stack_seg|mem0~7_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[6]~9 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cycloneii_lcell_comb \dmem|data_seg|rd[6]~9 (
// Equation(s):
// \dmem|data_seg|rd[6]~9_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem0~7_regout ))

	.dataa(\dmem|data_seg|mem0~7_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[6]~9 .lut_mask = 16'hEE22;
defparam \dmem|data_seg|rd[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \dmem|data_seg|rd[13]~15 (
// Equation(s):
// \dmem|data_seg|rd[13]~15_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem1~6_regout ))

	.dataa(\dmem|data_seg|mem1~6_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[13]~15 .lut_mask = 16'hDD11;
defparam \dmem|data_seg|rd[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cycloneii_lcell_comb \dmem|stack_seg|rd[13]~15 (
// Equation(s):
// \dmem|stack_seg|rd[13]~15_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem1~6_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|stack_seg|mem1~6_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[13]~15 .lut_mask = 16'hBB11;
defparam \dmem|stack_seg|rd[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \dmem|heap_seg|rd[13]~15 (
// Equation(s):
// \dmem|heap_seg|rd[13]~15_combout  = (\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a5 )) # (!\regfile|Mux0~0_regout  & ((!\dmem|heap_seg|mem1~6_regout )))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem1~6_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[13]~15 .lut_mask = 16'h88DD;
defparam \dmem|heap_seg|rd[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cycloneii_lcell_comb \dmem|data_seg|rd[14]~16 (
// Equation(s):
// \dmem|data_seg|rd[14]~16_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem1~7_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem1~7_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[14]~16 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cycloneii_lcell_comb \dmem|stack_seg|rd[14]~16 (
// Equation(s):
// \dmem|stack_seg|rd[14]~16_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem1~7_regout ))

	.dataa(\dmem|stack_seg|mem1~7_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[14]~16 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N30
cycloneii_lcell_comb \dmem|heap_seg|rd[14]~16 (
// Equation(s):
// \dmem|heap_seg|rd[14]~16_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem1~7_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem1~7_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[14]~16 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y25
cycloneii_ram_block \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [19],\EXMEMPipe|o_RT_DataEXMEM [18],\EXMEMPipe|o_RT_DataEXMEM [17],\EXMEMPipe|o_RT_DataEXMEM [16]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram2_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_41m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \dmem|data_seg|rd[16]~17 (
// Equation(s):
// \dmem|data_seg|rd[16]~17_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem2~1_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem2~1_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[16]~17 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y28
cycloneii_ram_block \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [19],\EXMEMPipe|o_RT_DataEXMEM [18],\EXMEMPipe|o_RT_DataEXMEM [17],\EXMEMPipe|o_RT_DataEXMEM [16]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_a8m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: M4K_X13_Y23
cycloneii_ram_block \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [19],\EXMEMPipe|o_RT_DataEXMEM [18],\EXMEMPipe|o_RT_DataEXMEM [17],\EXMEMPipe|o_RT_DataEXMEM [16]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0|altsyncram_07m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneii_lcell_comb \dmem|data_seg|rd[17]~18 (
// Equation(s):
// \dmem|data_seg|rd[17]~18_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem2~2_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem2~2_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[17]~18 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cycloneii_lcell_comb \dmem|stack_seg|rd[17]~18 (
// Equation(s):
// \dmem|stack_seg|rd[17]~18_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem2~2_regout ))

	.dataa(\dmem|stack_seg|mem2~2_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[17]~18 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneii_lcell_comb \dmem|heap_seg|rd[17]~18 (
// Equation(s):
// \dmem|heap_seg|rd[17]~18_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem2~2_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem2~2_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[17]~18 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cycloneii_lcell_comb \dmem|heap_seg|rd[18]~19 (
// Equation(s):
// \dmem|heap_seg|rd[18]~19_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem2~3_regout ))

	.dataa(\dmem|heap_seg|mem2~3_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[18]~19 .lut_mask = 16'hDD11;
defparam \dmem|heap_seg|rd[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneii_lcell_comb \dmem|data_seg|rd[19]~20 (
// Equation(s):
// \dmem|data_seg|rd[19]~20_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem2~4_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem2~4_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[19]~20 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \dmem|stack_seg|rd[19]~20 (
// Equation(s):
// \dmem|stack_seg|rd[19]~20_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem2~4_regout ))

	.dataa(\dmem|stack_seg|mem2~4_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[19]~20 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \dmem|heap_seg|rd[19]~20 (
// Equation(s):
// \dmem|heap_seg|rd[19]~20_combout  = (\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a3 )) # (!\regfile|Mux0~0_regout  & ((!\dmem|heap_seg|mem2~4_regout )))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2~4_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[19]~20 .lut_mask = 16'h88DD;
defparam \dmem|heap_seg|rd[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y26
cycloneii_ram_block \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [23],\EXMEMPipe|o_RT_DataEXMEM [22],\EXMEMPipe|o_RT_DataEXMEM [21],\EXMEMPipe|o_RT_DataEXMEM [20]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MIPSCPU.ram2_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem2_rtl_0|altsyncram_41m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cycloneii_lcell_comb \dmem|data_seg|rd[20]~21 (
// Equation(s):
// \dmem|data_seg|rd[20]~21_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem2~5_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem2~5_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[20]~21 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y26
cycloneii_ram_block \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [23],\EXMEMPipe|o_RT_DataEXMEM [22],\EXMEMPipe|o_RT_DataEXMEM [21],\EXMEMPipe|o_RT_DataEXMEM [20]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MIPSCPU.ram2_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem2_rtl_0|altsyncram_a8m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N0
cycloneii_lcell_comb \dmem|stack_seg|rd[20]~21 (
// Equation(s):
// \dmem|stack_seg|rd[20]~21_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem2~5_regout ))

	.dataa(\dmem|stack_seg|mem2~5_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[20]~21 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y27
cycloneii_ram_block \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [23],\EXMEMPipe|o_RT_DataEXMEM [22],\EXMEMPipe|o_RT_DataEXMEM [21],\EXMEMPipe|o_RT_DataEXMEM [20]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MIPSCPU.ram2_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem2_rtl_0|altsyncram_07m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
defparam \dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA;
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N18
cycloneii_lcell_comb \dmem|heap_seg|rd[20]~21 (
// Equation(s):
// \dmem|heap_seg|rd[20]~21_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem2~5_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem2~5_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[20]~21 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N22
cycloneii_lcell_comb \dmem|heap_seg|rd[21]~22 (
// Equation(s):
// \dmem|heap_seg|rd[21]~22_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem2~6_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem2~6_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[21]~22 .lut_mask = 16'hBB11;
defparam \dmem|heap_seg|rd[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N26
cycloneii_lcell_comb \dmem|data_seg|rd[22]~23 (
// Equation(s):
// \dmem|data_seg|rd[22]~23_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem2~7_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem2~7_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[22]~23 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \dmem|stack_seg|rd[22]~23 (
// Equation(s):
// \dmem|stack_seg|rd[22]~23_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem2~7_regout ))

	.dataa(\dmem|stack_seg|mem2~7_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[22]~23 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N0
cycloneii_lcell_comb \dmem|heap_seg|rd[22]~23 (
// Equation(s):
// \dmem|heap_seg|rd[22]~23_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem2~7_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem2~7_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[22]~23 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y32
cycloneii_ram_block \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [27],\EXMEMPipe|o_RT_DataEXMEM [26],\EXMEMPipe|o_RT_DataEXMEM [25],\EXMEMPipe|o_RT_DataEXMEM [24]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram3_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem3_rtl_0|altsyncram_31m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cycloneii_lcell_comb \dmem|data_seg|rd[24]~25 (
// Equation(s):
// \dmem|data_seg|rd[24]~25_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem3~1_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem3~1_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[24]~25 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y31
cycloneii_ram_block \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [27],\EXMEMPipe|o_RT_DataEXMEM [26],\EXMEMPipe|o_RT_DataEXMEM [25],\EXMEMPipe|o_RT_DataEXMEM [24]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram3_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem3_rtl_0|altsyncram_b8m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: M4K_X26_Y30
cycloneii_ram_block \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [27],\EXMEMPipe|o_RT_DataEXMEM [26],\EXMEMPipe|o_RT_DataEXMEM [25],\EXMEMPipe|o_RT_DataEXMEM [24]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram3_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem3_rtl_0|altsyncram_17m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cycloneii_lcell_comb \dmem|data_seg|rd[25]~26 (
// Equation(s):
// \dmem|data_seg|rd[25]~26_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem3~2_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem3~2_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[25]~26 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cycloneii_lcell_comb \dmem|data_seg|rd[26]~27 (
// Equation(s):
// \dmem|data_seg|rd[26]~27_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem3~3_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem3~3_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[26]~27 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \dmem|data_seg|rd[27]~28 (
// Equation(s):
// \dmem|data_seg|rd[27]~28_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem3~4_regout ))

	.dataa(\dmem|data_seg|mem3~4_regout ),
	.datab(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[27]~28 .lut_mask = 16'hCC55;
defparam \dmem|data_seg|rd[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneii_lcell_comb \dmem|stack_seg|rd[27]~28 (
// Equation(s):
// \dmem|stack_seg|rd[27]~28_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem3~4_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|stack_seg|mem3~4_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[27]~28 .lut_mask = 16'hBB11;
defparam \dmem|stack_seg|rd[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \dmem|heap_seg|rd[27]~28 (
// Equation(s):
// \dmem|heap_seg|rd[27]~28_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem3~4_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem3~4_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[27]~28 .lut_mask = 16'hBB11;
defparam \dmem|heap_seg|rd[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cycloneii_lcell_comb \dmem|data_seg|rd[28]~29 (
// Equation(s):
// \dmem|data_seg|rd[28]~29_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem3~5_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem3~5_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[28]~29 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cycloneii_lcell_comb \dmem|data_seg|rd[29]~30 (
// Equation(s):
// \dmem|data_seg|rd[29]~30_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem3~6_regout ))

	.dataa(\dmem|data_seg|mem3~6_regout ),
	.datab(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[29]~30 .lut_mask = 16'hCC55;
defparam \dmem|data_seg|rd[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneii_lcell_comb \dmem|stack_seg|rd[29]~30 (
// Equation(s):
// \dmem|stack_seg|rd[29]~30_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem3~6_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|stack_seg|mem3~6_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[29]~30 .lut_mask = 16'hBB11;
defparam \dmem|stack_seg|rd[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneii_lcell_comb \dmem|heap_seg|rd[29]~30 (
// Equation(s):
// \dmem|heap_seg|rd[29]~30_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem3~6_regout ))

	.dataa(\dmem|heap_seg|mem3~6_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[29]~30 .lut_mask = 16'hDD11;
defparam \dmem|heap_seg|rd[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N24
cycloneii_lcell_comb \dmem|data_seg|rd[30]~31 (
// Equation(s):
// \dmem|data_seg|rd[30]~31_combout  = (\regfile|Mux0~0_regout  & (\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 )) # (!\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3~7_regout )))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem3~7_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[30]~31 .lut_mask = 16'hDD88;
defparam \dmem|data_seg|rd[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cycloneii_lcell_comb \dmem|stack_seg|rd[30]~31 (
// Equation(s):
// \dmem|stack_seg|rd[30]~31_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem3~7_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|stack_seg|mem3~7_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[30]~31 .lut_mask = 16'hEE44;
defparam \dmem|stack_seg|rd[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneii_lcell_comb \dmem|heap_seg|rd[30]~31 (
// Equation(s):
// \dmem|heap_seg|rd[30]~31_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a6 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem3~7_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem3~7_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[30]~31 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y24
cycloneii_ram_block \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [30],\EXMEMPipe|o_RT_DataEXMEM [29],\EXMEMPipe|o_RT_DataEXMEM [28],\EXMEMPipe|o_RT_DataEXMEM [4]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h44444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h44444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444;
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cycloneii_lcell_comb \dmem|heap_seg|rd[4]~7 (
// Equation(s):
// \dmem|heap_seg|rd[4]~7_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem0~5_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem0~5_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[4]~7 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X52_Y24
cycloneii_ram_block \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [30],\EXMEMPipe|o_RT_DataEXMEM [29],\EXMEMPipe|o_RT_DataEXMEM [28],\EXMEMPipe|o_RT_DataEXMEM [4]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h44444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h44444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444;
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cycloneii_lcell_comb \dmem|stack_seg|rd[4]~7 (
// Equation(s):
// \dmem|stack_seg|rd[4]~7_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem0~5_regout ))

	.dataa(\dmem|stack_seg|mem0~5_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[4]~7 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y25
cycloneii_ram_block \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [30],\EXMEMPipe|o_RT_DataEXMEM [29],\EXMEMPipe|o_RT_DataEXMEM [28],\EXMEMPipe|o_RT_DataEXMEM [4]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file = "db/MIPSCPU.ram0_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_t0m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h44444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'h44444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444444;
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cycloneii_lcell_comb \dmem|data_seg|rd[4]~7 (
// Equation(s):
// \dmem|data_seg|rd[4]~7_combout  = (\regfile|Mux0~0_regout  & (\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout )) # (!\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0~5_regout )))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0~5_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[4]~7 .lut_mask = 16'hDD88;
defparam \dmem|data_seg|rd[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N26
cycloneii_lcell_comb \dmem|heap_seg|rd[3]~6 (
// Equation(s):
// \dmem|heap_seg|rd[3]~6_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem0~4_regout ))

	.dataa(\dmem|heap_seg|mem0~4_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[3]~6 .lut_mask = 16'hDD11;
defparam \dmem|heap_seg|rd[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y24
cycloneii_ram_block \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|stack_seg|mem3~10_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [3],\EXMEMPipe|o_RT_DataEXMEM [2],\EXMEMPipe|o_RT_DataEXMEM [1],\EXMEMPipe|o_RT_DataEXMEM [0]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram0_async_memory_ea4acf6d.hdl.mif";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:stack_seg|altsyncram:mem0_rtl_0|altsyncram_88m1:auto_generated|ALTSYNCRAM";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cycloneii_lcell_comb \dmem|stack_seg|rd[0]~3 (
// Equation(s):
// \dmem|stack_seg|rd[0]~3_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem0~1_regout ))

	.dataa(\dmem|stack_seg|mem0~1_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[0]~3 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y27
cycloneii_ram_block \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|heap_seg|mem3~11_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [3],\EXMEMPipe|o_RT_DataEXMEM [2],\EXMEMPipe|o_RT_DataEXMEM [1],\EXMEMPipe|o_RT_DataEXMEM [0]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram0_async_memory_bba87b9e.hdl.mif";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:heap_seg|altsyncram:mem0_rtl_0|altsyncram_u6m1:auto_generated|ALTSYNCRAM";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N8
cycloneii_lcell_comb \dmem|heap_seg|rd[0]~3 (
// Equation(s):
// \dmem|heap_seg|rd[0]~3_combout  = (\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\regfile|Mux0~0_regout  & ((!\dmem|heap_seg|mem0~1_regout )))

	.dataa(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0~1_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[0]~3 .lut_mask = 16'h88BB;
defparam \dmem|heap_seg|rd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem|data_seg|mem3~13_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EXMEMPipe|o_RT_DataEXMEM [3],\EXMEMPipe|o_RT_DataEXMEM [2],\EXMEMPipe|o_RT_DataEXMEM [1],\EXMEMPipe|o_RT_DataEXMEM [0]}),
	.portaaddr({\EXMEMPipe|O_outEXMEM [11],\EXMEMPipe|O_outEXMEM [10],\EXMEMPipe|O_outEXMEM [9],\EXMEMPipe|O_outEXMEM [8],\EXMEMPipe|O_outEXMEM [7],\EXMEMPipe|O_outEXMEM [6],\EXMEMPipe|O_outEXMEM [5],\EXMEMPipe|O_outEXMEM [4],\EXMEMPipe|O_outEXMEM [3],\EXMEMPipe|O_outEXMEM [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\alu|O_out[11]~55_combout ,\alu|O_out[10]~63_combout ,\alu|O_out[9]~47_combout ,\alu|O_out[8]~39_combout ,\alu|O_out[7]~98_combout ,\alu|O_out[6]~90_combout ,\alu|O_out[5]~82_combout ,\alu|O_out[4]~245_combout ,\alu|O_out[3]~265_combout ,\alu|O_out[2]~256_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPSCPU.ram0_async_memory_36659c21.hdl.mif";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_memory:dmem|async_memory:data_seg|altsyncram:mem0_rtl_0|altsyncram_t0m1:auto_generated|ALTSYNCRAM";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
defparam \dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD;
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cycloneii_lcell_comb \dmem|data_seg|rd[0]~3 (
// Equation(s):
// \dmem|data_seg|rd[0]~3_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem0~1_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem0~1_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[0]~3 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N6
cycloneii_lcell_comb \dmem|heap_seg|rd[1]~4 (
// Equation(s):
// \dmem|heap_seg|rd[1]~4_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem0~2_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem0~2_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[1]~4 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \hdnsMEM|hazardReg1~2 (
// Equation(s):
// \hdnsMEM|hazardReg1~2_combout  = (\EXMEMPipe|instructionROMOutEXMEM [26] & (\EXMEMPipe|instructionROMOutEXMEM [16] $ ((!\IDEXPipe|instructionROMOutIDEX [21])))) # (!\EXMEMPipe|instructionROMOutEXMEM [26] & (!\hdnsMEM|Equal0~0_combout  & 
// (\EXMEMPipe|instructionROMOutEXMEM [16] $ (!\IDEXPipe|instructionROMOutIDEX [21]))))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [16]),
	.datab(\IDEXPipe|instructionROMOutIDEX [21]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [26]),
	.datad(\hdnsMEM|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~2 .lut_mask = 16'h9099;
defparam \hdnsMEM|hazardReg1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneii_lcell_comb \hdnsMEM|hazardReg1~7 (
// Equation(s):
// \hdnsMEM|hazardReg1~7_combout  = ((\EXMEMPipe|instructionROMOutEXMEM [28]) # (!\EXMEMPipe|instructionROMOutEXMEM [31])) # (!\EXMEMPipe|instructionROMOutEXMEM [29])

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [29]),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [31]),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [28]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~7_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~7 .lut_mask = 16'hFF77;
defparam \hdnsMEM|hazardReg1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N17
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[8]~79_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [8]));

// Location: LCFF_X25_Y22_N11
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[9]~80_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [9]));

// Location: LCFF_X25_Y22_N25
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[11]~81_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [11]));

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[10]~82_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [10]));

// Location: LCFF_X22_Y22_N7
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[12]~83_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [12]));

// Location: LCFF_X27_Y22_N21
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|Selector26~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [5]));

// Location: LCFF_X27_Y22_N7
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|Selector25~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [6]));

// Location: LCFF_X24_Y22_N15
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [7]));

// Location: LCFF_X25_Y25_N7
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [7]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [7]));

// Location: LCCOMB_X19_Y25_N0
cycloneii_lcell_comb \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = (!\EXMEMPipe|O_outEXMEM [12] & (!\EXMEMPipe|O_outEXMEM [7] & (!\EXMEMPipe|O_outEXMEM [5] & !\EXMEMPipe|O_outEXMEM [6])))

	.dataa(\EXMEMPipe|O_outEXMEM [12]),
	.datab(\EXMEMPipe|O_outEXMEM [7]),
	.datac(\EXMEMPipe|O_outEXMEM [5]),
	.datad(\EXMEMPipe|O_outEXMEM [6]),
	.cin(gnd),
	.combout(\alu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~2 .lut_mask = 16'h0001;
defparam \alu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N20
cycloneii_lcell_comb \alu|Equal0~3 (
// Equation(s):
// \alu|Equal0~3_combout  = (\IDEXPipe|muxShiftSelectIDEX~regout ) # ((\alu|Equal0~2_combout  & !\hdnsMEM|hazardReg1~10_combout ))

	.dataa(\alu|Equal0~2_combout ),
	.datab(vcc),
	.datac(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~3 .lut_mask = 16'hF0FA;
defparam \alu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N27
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[13]~84_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [13]));

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[14]~85_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [14]));

// Location: LCCOMB_X21_Y25_N16
cycloneii_lcell_comb \alu|Equal0~5 (
// Equation(s):
// \alu|Equal0~5_combout  = (!\muxShift1|output1[15]~27_combout  & (!\muxShift1|output1[13]~23_combout  & (!\muxShift1|output1[14]~25_combout  & !\muxShift1|output1[16]~29_combout )))

	.dataa(\muxShift1|output1[15]~27_combout ),
	.datab(\muxShift1|output1[13]~23_combout ),
	.datac(\muxShift1|output1[14]~25_combout ),
	.datad(\muxShift1|output1[16]~29_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~5 .lut_mask = 16'h0001;
defparam \alu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N11
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[17]~39_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [17]));

// Location: LCFF_X27_Y25_N13
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[19]~45_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [19]));

// Location: LCFF_X22_Y21_N15
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [19]));

// Location: LCFF_X25_Y21_N13
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[20]~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [20]));

// Location: LCFF_X27_Y24_N1
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[22]~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [22]));

// Location: LCFF_X24_Y19_N21
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [24]));

// Location: LCFF_X27_Y24_N11
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[27]~69_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [27]));

// Location: LCFF_X27_Y24_N25
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[29]~75_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [29]));

// Location: LCFF_X27_Y24_N13
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[30]~78_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [30]));

// Location: LCFF_X23_Y23_N11
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|Selector27~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [4]));

// Location: LCFF_X23_Y23_N25
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~60_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [4]));

// Location: LCCOMB_X24_Y26_N24
cycloneii_lcell_comb \alu|ShiftLeft0~30 (
// Equation(s):
// \alu|ShiftLeft0~30_combout  = (\muxShift1|output1[2]~62_combout  & !\muxShift1|output1[3]~65_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\muxShift1|output1[3]~65_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~30 .lut_mask = 16'h00F0;
defparam \alu|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
cycloneii_lcell_comb \muxShift1|output1[0]~66 (
// Equation(s):
// \muxShift1|output1[0]~66_combout  = (\IDEXPipe|muxShiftSelectIDEX~regout  & ((\IDEXPipe|instructionROMOutIDEX [6]))) # (!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [0]))

	.dataa(\EXMEMPipe|O_outEXMEM [0]),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(vcc),
	.datad(\IDEXPipe|instructionROMOutIDEX [6]),
	.cin(gnd),
	.combout(\muxShift1|output1[0]~66_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[0]~66 .lut_mask = 16'hEE22;
defparam \muxShift1|output1[0]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N13
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|Selector31~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [0]));

// Location: LCFF_X23_Y24_N17
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [9]));

// Location: LCCOMB_X23_Y24_N2
cycloneii_lcell_comb \hdnsMEM|Equal7~0 (
// Equation(s):
// \hdnsMEM|Equal7~0_combout  = \IDEXPipe|instructionROMOutIDEX [20] $ (\EXMEMPipe|instructionROMOutEXMEM [20])

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [20]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\hdnsMEM|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|Equal7~0 .lut_mask = 16'h3C3C;
defparam \hdnsMEM|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N7
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [4]));

// Location: LCCOMB_X24_Y25_N10
cycloneii_lcell_comb \alu|Equal1~5 (
// Equation(s):
// \alu|Equal1~5_combout  = (\muxShift1|output1[4]~59_combout  & (!\mux2|output1[4]~45_combout  & (\muxShift1|output1[3]~65_combout  $ (!\mux2|output1[3]~44_combout )))) # (!\muxShift1|output1[4]~59_combout  & (\mux2|output1[4]~45_combout  & 
// (\muxShift1|output1[3]~65_combout  $ (!\mux2|output1[3]~44_combout ))))

	.dataa(\muxShift1|output1[4]~59_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(\mux2|output1[4]~45_combout ),
	.datad(\mux2|output1[3]~44_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~5 .lut_mask = 16'h4812;
defparam \alu|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N21
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [5]));

// Location: LCFF_X22_Y20_N11
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~30_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [13]));

// Location: LCCOMB_X22_Y25_N24
cycloneii_lcell_comb \alu|Equal1~10 (
// Equation(s):
// \alu|Equal1~10_combout  = (\muxShift1|output1[15]~27_combout  & (\mux2|output1[15]~56_combout  & (\mux2|output1[14]~55_combout  $ (!\muxShift1|output1[14]~25_combout )))) # (!\muxShift1|output1[15]~27_combout  & (!\mux2|output1[15]~56_combout  & 
// (\mux2|output1[14]~55_combout  $ (!\muxShift1|output1[14]~25_combout ))))

	.dataa(\muxShift1|output1[15]~27_combout ),
	.datab(\mux2|output1[14]~55_combout ),
	.datac(\mux2|output1[15]~56_combout ),
	.datad(\muxShift1|output1[14]~25_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~10 .lut_mask = 16'h8421;
defparam \alu|Equal1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N21
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [17]));

// Location: LCFF_X21_Y22_N7
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [18]));

// Location: LCCOMB_X20_Y23_N22
cycloneii_lcell_comb \alu|Equal1~13 (
// Equation(s):
// \alu|Equal1~13_combout  = (\mux2|output1[19]~60_combout  & (\muxShift1|output1[19]~35_combout  & (\muxShift1|output1[18]~33_combout  $ (!\mux2|output1[18]~59_combout )))) # (!\mux2|output1[19]~60_combout  & (!\muxShift1|output1[19]~35_combout  & 
// (\muxShift1|output1[18]~33_combout  $ (!\mux2|output1[18]~59_combout ))))

	.dataa(\mux2|output1[19]~60_combout ),
	.datab(\muxShift1|output1[18]~33_combout ),
	.datac(\mux2|output1[18]~59_combout ),
	.datad(\muxShift1|output1[19]~35_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~13 .lut_mask = 16'h8241;
defparam \alu|Equal1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N1
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [20]));

// Location: LCFF_X19_Y23_N25
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [21]));

// Location: LCCOMB_X20_Y23_N24
cycloneii_lcell_comb \alu|Equal1~14 (
// Equation(s):
// \alu|Equal1~14_combout  = (\muxShift1|output1[21]~39_combout  & (\mux2|output1[21]~62_combout  & (\mux2|output1[20]~61_combout  $ (!\muxShift1|output1[20]~37_combout )))) # (!\muxShift1|output1[21]~39_combout  & (!\mux2|output1[21]~62_combout  & 
// (\mux2|output1[20]~61_combout  $ (!\muxShift1|output1[20]~37_combout ))))

	.dataa(\muxShift1|output1[21]~39_combout ),
	.datab(\mux2|output1[21]~62_combout ),
	.datac(\mux2|output1[20]~61_combout ),
	.datad(\muxShift1|output1[20]~37_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~14 .lut_mask = 16'h9009;
defparam \alu|Equal1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N2
cycloneii_lcell_comb \alu|Equal1~15 (
// Equation(s):
// \alu|Equal1~15_combout  = (\muxShift1|output1[22]~41_combout  & (\mux2|output1[22]~63_combout  & (\muxShift1|output1[23]~43_combout  $ (!\mux2|output1[23]~64_combout )))) # (!\muxShift1|output1[22]~41_combout  & (!\mux2|output1[22]~63_combout  & 
// (\muxShift1|output1[23]~43_combout  $ (!\mux2|output1[23]~64_combout ))))

	.dataa(\muxShift1|output1[22]~41_combout ),
	.datab(\mux2|output1[22]~63_combout ),
	.datac(\muxShift1|output1[23]~43_combout ),
	.datad(\mux2|output1[23]~64_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~15 .lut_mask = 16'h9009;
defparam \alu|Equal1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N20
cycloneii_lcell_comb \alu|Equal1~16 (
// Equation(s):
// \alu|Equal1~16_combout  = (\mux2|output1[25]~66_combout  & (\muxShift1|output1[25]~47_combout  & (\muxShift1|output1[24]~45_combout  $ (!\mux2|output1[24]~65_combout )))) # (!\mux2|output1[25]~66_combout  & (!\muxShift1|output1[25]~47_combout  & 
// (\muxShift1|output1[24]~45_combout  $ (!\mux2|output1[24]~65_combout ))))

	.dataa(\mux2|output1[25]~66_combout ),
	.datab(\muxShift1|output1[24]~45_combout ),
	.datac(\muxShift1|output1[25]~47_combout ),
	.datad(\mux2|output1[24]~65_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~16 .lut_mask = 16'h8421;
defparam \alu|Equal1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N30
cycloneii_lcell_comb \alu|Equal1~17 (
// Equation(s):
// \alu|Equal1~17_combout  = (\alu|Equal1~16_combout  & (\alu|Equal1~15_combout  & (\alu|Equal1~14_combout  & \alu|Equal1~13_combout )))

	.dataa(\alu|Equal1~16_combout ),
	.datab(\alu|Equal1~15_combout ),
	.datac(\alu|Equal1~14_combout ),
	.datad(\alu|Equal1~13_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~17 .lut_mask = 16'h8000;
defparam \alu|Equal1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N25
cycloneii_lcell_ff \pc|output1[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[7]~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [7]));

// Location: LCFF_X20_Y21_N17
cycloneii_lcell_ff \pc|output1[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[10]~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [10]));

// Location: LCFF_X24_Y20_N5
cycloneii_lcell_ff \pc|output1[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[11]~9_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [11]));

// Location: LCFF_X20_Y21_N23
cycloneii_lcell_ff \pc|output1[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[12]~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [12]));

// Location: LCFF_X20_Y20_N27
cycloneii_lcell_ff \pc|output1[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[15]~13_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [15]));

// Location: LCFF_X20_Y20_N25
cycloneii_lcell_ff \pc|output1[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[16]~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [16]));

// Location: LCFF_X20_Y19_N5
cycloneii_lcell_ff \pc|output1[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[22]~47_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [22]));

// Location: LCFF_X20_Y19_N27
cycloneii_lcell_ff \pc|output1[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[24]~51_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [24]));

// Location: LCFF_X22_Y19_N7
cycloneii_lcell_ff \pc|output1[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[27]~57_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [27]));

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \mux5|output1[29]~60 (
// Equation(s):
// \mux5|output1[29]~60_combout  = (\alu|Jump_out~0_combout  & ((\adder|output1[29]~54_combout ) # ((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (((\IDEXPipe|instructionROMOutIDEX [25] & !\mux5|output1[18]~5_combout ))))

	.dataa(\adder|output1[29]~54_combout ),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [25]),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[29]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[29]~60 .lut_mask = 16'hCCB8;
defparam \mux5|output1[29]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N16
cycloneii_lcell_comb \dmem|Equal2~2 (
// Equation(s):
// \dmem|Equal2~2_combout  = (\EXMEMPipe|O_outEXMEM [18] & (\EXMEMPipe|O_outEXMEM [19] & (\EXMEMPipe|O_outEXMEM [16] & \EXMEMPipe|O_outEXMEM [17])))

	.dataa(\EXMEMPipe|O_outEXMEM [18]),
	.datab(\EXMEMPipe|O_outEXMEM [19]),
	.datac(\EXMEMPipe|O_outEXMEM [16]),
	.datad(\EXMEMPipe|O_outEXMEM [17]),
	.cin(gnd),
	.combout(\dmem|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal2~2 .lut_mask = 16'h8000;
defparam \dmem|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \hds|Equal1~0 (
// Equation(s):
// \hds|Equal1~0_combout  = (\IFIDPipe|instructionROMOutIFID [21] & (\IDEXPipe|instructionROMOutIDEX [16] & (\IFIDPipe|instructionROMOutIFID [22] $ (!\IDEXPipe|instructionROMOutIDEX [17])))) # (!\IFIDPipe|instructionROMOutIFID [21] & 
// (!\IDEXPipe|instructionROMOutIDEX [16] & (\IFIDPipe|instructionROMOutIFID [22] $ (!\IDEXPipe|instructionROMOutIDEX [17]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [21]),
	.datab(\IDEXPipe|instructionROMOutIDEX [16]),
	.datac(\IFIDPipe|instructionROMOutIFID [22]),
	.datad(\IDEXPipe|instructionROMOutIDEX [17]),
	.cin(gnd),
	.combout(\hds|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hds|Equal1~0 .lut_mask = 16'h9009;
defparam \hds|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \hds|Equal1~1 (
// Equation(s):
// \hds|Equal1~1_combout  = (\IDEXPipe|instructionROMOutIDEX [19] & (\IFIDPipe|instructionROMOutIFID [25] & (\IFIDPipe|instructionROMOutIFID [23] $ (!\IDEXPipe|instructionROMOutIDEX [18])))) # (!\IDEXPipe|instructionROMOutIDEX [19] & 
// (!\IFIDPipe|instructionROMOutIFID [25] & (\IFIDPipe|instructionROMOutIFID [23] $ (!\IDEXPipe|instructionROMOutIDEX [18]))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [19]),
	.datab(\IFIDPipe|instructionROMOutIFID [23]),
	.datac(\IDEXPipe|instructionROMOutIDEX [18]),
	.datad(\IFIDPipe|instructionROMOutIFID [25]),
	.cin(gnd),
	.combout(\hds|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hds|Equal1~1 .lut_mask = 16'h8241;
defparam \hds|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \hds|Equal1~2 (
// Equation(s):
// \hds|Equal1~2_combout  = (\hds|Equal1~0_combout  & (\hds|Equal1~1_combout  & (\IFIDPipe|instructionROMOutIFID [25] $ (!\IDEXPipe|instructionROMOutIDEX [20]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [25]),
	.datab(\hds|Equal1~0_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [20]),
	.datad(\hds|Equal1~1_combout ),
	.cin(gnd),
	.combout(\hds|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \hds|Equal1~2 .lut_mask = 16'h8400;
defparam \hds|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \hds|stall~0 (
// Equation(s):
// \hds|stall~0_combout  = (\IFIDPipe|instructionROMOutIFID [16] & (\IDEXPipe|instructionROMOutIDEX [16] & (\IFIDPipe|instructionROMOutIFID [17] $ (!\IDEXPipe|instructionROMOutIDEX [17])))) # (!\IFIDPipe|instructionROMOutIFID [16] & 
// (!\IDEXPipe|instructionROMOutIDEX [16] & (\IFIDPipe|instructionROMOutIFID [17] $ (!\IDEXPipe|instructionROMOutIDEX [17]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [16]),
	.datab(\IFIDPipe|instructionROMOutIFID [17]),
	.datac(\IDEXPipe|instructionROMOutIDEX [16]),
	.datad(\IDEXPipe|instructionROMOutIDEX [17]),
	.cin(gnd),
	.combout(\hds|stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \hds|stall~0 .lut_mask = 16'h8421;
defparam \hds|stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N13
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [0]));

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~7 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~7_combout  = (\IFIDPipe|instructionROMOutIFID [3]) # (((\IFIDPipe|instructionROMOutIFID [1]) # (\IFIDPipe|instructionROMOutIFID [5])) # (!\IFIDPipe|instructionROMOutIFID [0]))

	.dataa(\IFIDPipe|instructionROMOutIFID [3]),
	.datab(\IFIDPipe|instructionROMOutIFID [0]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [5]),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~7 .lut_mask = 16'hFFFB;
defparam \IDEXPipe|Func_inIDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \controlunit|WideOr6~0 (
// Equation(s):
// \controlunit|WideOr6~0_combout  = (\IFIDPipe|instructionROMOutIFID [5] & (\IFIDPipe|instructionROMOutIFID [0] & ((\IFIDPipe|instructionROMOutIFID [2])))) # (!\IFIDPipe|instructionROMOutIFID [5] & (((\IFIDPipe|instructionROMOutIFID [1]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [0]),
	.datab(\IFIDPipe|instructionROMOutIFID [5]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [2]),
	.cin(gnd),
	.combout(\controlunit|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr6~0 .lut_mask = 16'hB830;
defparam \controlunit|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~13 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~13_combout  = (\IFIDPipe|instructionROMOutIFID [0] & ((\IDEXPipe|mux1SelectIDEX~0_combout ) # ((!\IFIDPipe|instructionROMOutIFID [3] & \controlunit|WideOr6~0_combout )))) # (!\IFIDPipe|instructionROMOutIFID [0] & 
// (!\IFIDPipe|instructionROMOutIFID [3] & (\controlunit|WideOr6~0_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [0]),
	.datab(\IFIDPipe|instructionROMOutIFID [3]),
	.datac(\controlunit|WideOr6~0_combout ),
	.datad(\IDEXPipe|mux1SelectIDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~13 .lut_mask = 16'hBA30;
defparam \IDEXPipe|Func_inIDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~14 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~14_combout  = (!\IFIDPipe|instructionROMOutIFID [26] & (!\IFIDPipe|instructionROMOutIFID [28] & (!\IFIDPipe|instructionROMOutIFID [4] & \IDEXPipe|Func_inIDEX~13_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [26]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IFIDPipe|instructionROMOutIFID [4]),
	.datad(\IDEXPipe|Func_inIDEX~13_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~14 .lut_mask = 16'h0100;
defparam \IDEXPipe|Func_inIDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~15 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~15_combout  = (\IDEXPipe|Func_inIDEX~14_combout ) # ((\IFIDPipe|instructionROMOutIFID [26] & ((!\regfile|Equal1~0_combout ) # (!\IFIDPipe|instructionROMOutIFID [16]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [16]),
	.datab(\IFIDPipe|instructionROMOutIFID [26]),
	.datac(\regfile|Equal1~0_combout ),
	.datad(\IDEXPipe|Func_inIDEX~14_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~15 .lut_mask = 16'hFF4C;
defparam \IDEXPipe|Func_inIDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~20 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~20_combout  = (\IFIDPipe|instructionROMOutIFID [27] & (((\IFIDPipe|instructionROMOutIFID [28] & !\IFIDPipe|instructionROMOutIFID [26])) # (!\IFIDPipe|instructionROMOutIFID [29])))

	.dataa(\IFIDPipe|instructionROMOutIFID [29]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IFIDPipe|instructionROMOutIFID [27]),
	.datad(\IFIDPipe|instructionROMOutIFID [26]),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~20_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~20 .lut_mask = 16'h50D0;
defparam \IDEXPipe|Func_inIDEX~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~23 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~23_combout  = (\IFIDPipe|instructionROMOutIFID [28] & (((!\IFIDPipe|instructionROMOutIFID [26]) # (!\IFIDPipe|instructionROMOutIFID [27])) # (!\IFIDPipe|instructionROMOutIFID [29])))

	.dataa(\IFIDPipe|instructionROMOutIFID [29]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IFIDPipe|instructionROMOutIFID [27]),
	.datad(\IFIDPipe|instructionROMOutIFID [26]),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~23_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~23 .lut_mask = 16'h4CCC;
defparam \IDEXPipe|Func_inIDEX~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N6
cycloneii_lcell_comb \dmem|Equal0~2 (
// Equation(s):
// \dmem|Equal0~2_combout  = (!\EXMEMPipe|O_outEXMEM [31] & (!\EXMEMPipe|O_outEXMEM [17] & (!\EXMEMPipe|O_outEXMEM [19] & \EXMEMPipe|O_outEXMEM [28])))

	.dataa(\EXMEMPipe|O_outEXMEM [31]),
	.datab(\EXMEMPipe|O_outEXMEM [17]),
	.datac(\EXMEMPipe|O_outEXMEM [19]),
	.datad(\EXMEMPipe|O_outEXMEM [28]),
	.cin(gnd),
	.combout(\dmem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal0~2 .lut_mask = 16'h0100;
defparam \dmem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cycloneii_lcell_comb \dmem|Equal2~5 (
// Equation(s):
// \dmem|Equal2~5_combout  = (\dmem|Equal2~4_combout  & !\EXMEMPipe|O_outEXMEM [31])

	.dataa(\dmem|Equal2~4_combout ),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal2~5 .lut_mask = 16'h0A0A;
defparam \dmem|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \regfile|Mux0~33 (
// Equation(s):
// \regfile|Mux0~33_combout  = (\regfile|Register_rtl_0_bypass [3] & ((\IFIDPipe|instructionROMOutIFID [21] $ (\regfile|Register_rtl_0_bypass [1])) # (!\IFIDPipe|instructionROMOutIFID [22]))) # (!\regfile|Register_rtl_0_bypass [3] & 
// ((\IFIDPipe|instructionROMOutIFID [22]) # (\IFIDPipe|instructionROMOutIFID [21] $ (\regfile|Register_rtl_0_bypass [1]))))

	.dataa(\regfile|Register_rtl_0_bypass [3]),
	.datab(\IFIDPipe|instructionROMOutIFID [21]),
	.datac(\IFIDPipe|instructionROMOutIFID [22]),
	.datad(\regfile|Register_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\regfile|Mux0~33_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux0~33 .lut_mask = 16'h7BDE;
defparam \regfile|Mux0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N11
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[31]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [11]));

// Location: LCCOMB_X18_Y24_N24
cycloneii_lcell_comb \alu|AdderInputB[28]~4 (
// Equation(s):
// \alu|AdderInputB[28]~4_combout  = \mux2|output1[28]~69_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux2|output1[28]~69_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|AdderInputB[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[28]~4 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N20
cycloneii_lcell_comb \alu|AdderInputB[24]~8 (
// Equation(s):
// \alu|AdderInputB[24]~8_combout  = \mux2|output1[24]~65_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux2|output1[24]~65_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|AdderInputB[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[24]~8 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N4
cycloneii_lcell_comb \alu|AdderInputB[23]~9 (
// Equation(s):
// \alu|AdderInputB[23]~9_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[23]~64_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[23]~64_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[23]~9 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N24
cycloneii_lcell_comb \alu|AdderInputB[20]~12 (
// Equation(s):
// \alu|AdderInputB[20]~12_combout  = \mux2|output1[20]~61_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(\mux2|output1[20]~61_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|AdderInputB[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[20]~12 .lut_mask = 16'h3C3C;
defparam \alu|AdderInputB[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneii_lcell_comb \alu|AdderInputB[18]~14 (
// Equation(s):
// \alu|AdderInputB[18]~14_combout  = \mux2|output1[18]~59_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux2|output1[18]~59_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|AdderInputB[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[18]~14 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \alu|AdderInputB[16]~16 (
// Equation(s):
// \alu|AdderInputB[16]~16_combout  = \mux2|output1[16]~57_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(\mux2|output1[16]~57_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|AdderInputB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[16]~16 .lut_mask = 16'h55AA;
defparam \alu|AdderInputB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N8
cycloneii_lcell_comb \alu|AdderInputB[15]~17 (
// Equation(s):
// \alu|AdderInputB[15]~17_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[15]~56_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[15]~56_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[15]~17 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N16
cycloneii_lcell_comb \alu|AdderInputB[13]~19 (
// Equation(s):
// \alu|AdderInputB[13]~19_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[13]~54_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[13]~54_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[13]~19 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N26
cycloneii_lcell_comb \alu|AdderInputB[12]~20 (
// Equation(s):
// \alu|AdderInputB[12]~20_combout  = \mux2|output1[12]~51_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(\mux2|output1[12]~51_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|AdderInputB[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[12]~20 .lut_mask = 16'h3C3C;
defparam \alu|AdderInputB[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N4
cycloneii_lcell_comb \alu|AdderInputB[8]~24 (
// Equation(s):
// \alu|AdderInputB[8]~24_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[8]~39_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[8]~39_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[8]~24 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N8
cycloneii_lcell_comb \alu|AdderInputB[7]~25 (
// Equation(s):
// \alu|AdderInputB[7]~25_combout  = \mux2|output1[7]~50_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(\mux2|output1[7]~50_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|AdderInputB[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[7]~25 .lut_mask = 16'h55AA;
defparam \alu|AdderInputB[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N2
cycloneii_lcell_comb \alu|AdderInputB[6]~26 (
// Equation(s):
// \alu|AdderInputB[6]~26_combout  = \IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [6])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[6]~115_combout )))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|instructionROMOutIDEX [6]),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\mux101|output1[6]~115_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[6]~26 .lut_mask = 16'h656A;
defparam \alu|AdderInputB[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N12
cycloneii_lcell_comb \alu|AdderInputB[4]~28 (
// Equation(s):
// \alu|AdderInputB[4]~28_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[4]~45_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[4]~45_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[4]~28 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N6
cycloneii_lcell_comb \alu|AdderInputB[1]~31 (
// Equation(s):
// \alu|AdderInputB[1]~31_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[1]~42_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[1]~42_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[1]~31 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cycloneii_lcell_comb \MEMWBPipe|readdata_outMEMWB[13]~12 (
// Equation(s):
// \MEMWBPipe|readdata_outMEMWB[13]~12_combout  = (!\dmem|Equal2~4_combout  & (!\EXMEMPipe|lbunsigned_outEXMEM~regout  & (!\EXMEMPipe|lbsigned_outEXMEM~regout  & \dmem|WideNor0~combout )))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\EXMEMPipe|lbunsigned_outEXMEM~regout ),
	.datac(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datad(\dmem|WideNor0~combout ),
	.cin(gnd),
	.combout(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|readdata_outMEMWB[13]~12 .lut_mask = 16'h0100;
defparam \MEMWBPipe|readdata_outMEMWB[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cycloneii_lcell_comb \MEMWBPipe|readdata_outMEMWB[13]~13 (
// Equation(s):
// \MEMWBPipe|readdata_outMEMWB[13]~13_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\dmem|Equal1~0_combout  & \MEMWBPipe|readdata_outMEMWB[13]~12_combout ))

	.dataa(vcc),
	.datab(\dmem|Equal1~0_combout ),
	.datac(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.cin(gnd),
	.combout(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|readdata_outMEMWB[13]~13 .lut_mask = 16'hFCF0;
defparam \MEMWBPipe|readdata_outMEMWB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \dmem|readdata_out[8]~19 (
// Equation(s):
// \dmem|readdata_out[8]~19_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (((\MEMWBPipe|readdata_outMEMWB[13]~12_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & (\dmem|data_seg|rd 
// [8])) # (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & ((\dmem|stack_seg|rd [8])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datab(\dmem|data_seg|rd [8]),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|stack_seg|rd [8]),
	.cin(gnd),
	.combout(\dmem|readdata_out[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[8]~19 .lut_mask = 16'hE5E0;
defparam \dmem|readdata_out[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \dmem|readdata_out[8]~20 (
// Equation(s):
// \dmem|readdata_out[8]~20_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & ((\dmem|readdata_out[8]~19_combout  & (\dmem|heap_seg|rd [8])) # (!\dmem|readdata_out[8]~19_combout  & ((\dmem|Selector24~2_combout ))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (\dmem|readdata_out[8]~19_combout ))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datab(\dmem|readdata_out[8]~19_combout ),
	.datac(\dmem|heap_seg|rd [8]),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[8]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[8]~20 .lut_mask = 16'hE6C4;
defparam \dmem|readdata_out[8]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N6
cycloneii_lcell_comb \alu|ShiftLeft0~61 (
// Equation(s):
// \alu|ShiftLeft0~61_combout  = (!\muxShift1|output1[0]~68_combout  & (!\muxShift1|output1[1]~71_combout  & \mux2|output1[0]~41_combout ))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\mux2|output1[0]~41_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~61 .lut_mask = 16'h0500;
defparam \alu|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N25
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[9]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [33]));

// Location: LCCOMB_X29_Y25_N24
cycloneii_lcell_comb \dmem|readdata_out[9]~21 (
// Equation(s):
// \dmem|readdata_out[9]~21_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & (((\MEMWBPipe|readdata_outMEMWB[13]~13_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & ((\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & 
// ((\dmem|Selector24~2_combout ))) # (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (\dmem|stack_seg|rd [9]))))

	.dataa(\dmem|stack_seg|rd [9]),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datac(\dmem|Selector24~2_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[9]~21 .lut_mask = 16'hFC22;
defparam \dmem|readdata_out[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneii_lcell_comb \dmem|readdata_out[9]~22 (
// Equation(s):
// \dmem|readdata_out[9]~22_combout  = (\dmem|readdata_out[9]~21_combout  & ((\dmem|heap_seg|rd [9]) # ((!\MEMWBPipe|readdata_outMEMWB[13]~12_combout )))) # (!\dmem|readdata_out[9]~21_combout  & (((\dmem|data_seg|rd [9] & 
// \MEMWBPipe|readdata_outMEMWB[13]~12_combout ))))

	.dataa(\dmem|heap_seg|rd [9]),
	.datab(\dmem|data_seg|rd [9]),
	.datac(\dmem|readdata_out[9]~21_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[9]~22 .lut_mask = 16'hACF0;
defparam \dmem|readdata_out[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cycloneii_lcell_comb \dmem|readdata_out[11]~23 (
// Equation(s):
// \dmem|readdata_out[11]~23_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (\dmem|Selector24~2_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (\dmem|stack_seg|rd [11] & 
// (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout )))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datab(\dmem|stack_seg|rd [11]),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[11]~23 .lut_mask = 16'hAEA4;
defparam \dmem|readdata_out[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \dmem|readdata_out[11]~24 (
// Equation(s):
// \dmem|readdata_out[11]~24_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & ((\dmem|readdata_out[11]~23_combout  & (\dmem|heap_seg|rd [11])) # (!\dmem|readdata_out[11]~23_combout  & ((\dmem|data_seg|rd [11]))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & (((\dmem|readdata_out[11]~23_combout ))))

	.dataa(\dmem|heap_seg|rd [11]),
	.datab(\dmem|data_seg|rd [11]),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|readdata_out[11]~23_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[11]~24 .lut_mask = 16'hAFC0;
defparam \dmem|readdata_out[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N11
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [11]));

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~13 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~13_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a21 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[10]~9_combout 
// ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datab(\mux7|output1[10]~9_combout ),
	.datac(\regfile|Register_rtl_0|auto_generated|ram_block1a21 ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~13 .lut_mask = 16'hA088;
defparam \IDEXPipe|o_RS_DataIDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \dmem|readdata_out[10]~25 (
// Equation(s):
// \dmem|readdata_out[10]~25_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (((\MEMWBPipe|readdata_outMEMWB[13]~12_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & (\dmem|data_seg|rd 
// [10])) # (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & ((\dmem|stack_seg|rd [10])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datab(\dmem|data_seg|rd [10]),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|stack_seg|rd [10]),
	.cin(gnd),
	.combout(\dmem|readdata_out[10]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[10]~25 .lut_mask = 16'hE5E0;
defparam \dmem|readdata_out[10]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneii_lcell_comb \dmem|readdata_out[10]~26 (
// Equation(s):
// \dmem|readdata_out[10]~26_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & ((\dmem|readdata_out[10]~25_combout  & (\dmem|heap_seg|rd [10])) # (!\dmem|readdata_out[10]~25_combout  & ((\dmem|Selector24~2_combout ))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (\dmem|readdata_out[10]~25_combout ))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datab(\dmem|readdata_out[10]~25_combout ),
	.datac(\dmem|heap_seg|rd [10]),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[10]~26 .lut_mask = 16'hE6C4;
defparam \dmem|readdata_out[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N30
cycloneii_lcell_comb \alu|O_out[10]~56 (
// Equation(s):
// \alu|O_out[10]~56_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\hdnsMEM|hazardReg1~10_combout  & (\muxShift1|output1[10]~12_combout )) # (!\hdnsMEM|hazardReg1~10_combout  & ((\EXMEMPipe|O_outEXMEM [10])))))

	.dataa(\muxShift1|output1[10]~12_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\EXMEMPipe|O_outEXMEM [10]),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~56 .lut_mask = 16'h88C0;
defparam \alu|O_out[10]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cycloneii_lcell_comb \dmem|readdata_out[12]~27 (
// Equation(s):
// \dmem|readdata_out[12]~27_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & ((\dmem|data_seg|rd [12]) # ((\MEMWBPipe|readdata_outMEMWB[13]~13_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & (((\dmem|stack_seg|rd [12] & 
// !\MEMWBPipe|readdata_outMEMWB[13]~13_combout ))))

	.dataa(\dmem|data_seg|rd [12]),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datac(\dmem|stack_seg|rd [12]),
	.datad(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[12]~27 .lut_mask = 16'hCCB8;
defparam \dmem|readdata_out[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneii_lcell_comb \dmem|readdata_out[12]~28 (
// Equation(s):
// \dmem|readdata_out[12]~28_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & ((\dmem|readdata_out[12]~27_combout  & (\dmem|heap_seg|rd [12])) # (!\dmem|readdata_out[12]~27_combout  & ((\dmem|Selector24~2_combout ))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (((\dmem|readdata_out[12]~27_combout ))))

	.dataa(\dmem|heap_seg|rd [12]),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datac(\dmem|Selector24~2_combout ),
	.datad(\dmem|readdata_out[12]~27_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[12]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[12]~28 .lut_mask = 16'hBBC0;
defparam \dmem|readdata_out[12]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~15 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~15_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a19 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// (\mux7|output1[12]~11_combout ))))

	.dataa(\mux7|output1[12]~11_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\regfile|Register_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~15 .lut_mask = 16'hE200;
defparam \IDEXPipe|o_RS_DataIDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~17 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~17_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a26 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[5]~13_combout 
// )))))

	.dataa(\regfile|Register_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\mux7|output1[5]~13_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~17_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~17 .lut_mask = 16'hB080;
defparam \IDEXPipe|o_RS_DataIDEX~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cycloneii_lcell_comb \dmem|Selector26~0 (
// Equation(s):
// \dmem|Selector26~0_combout  = (\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|heap_seg|rd [5]) # ((\dmem|Equal2~4_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & (((!\dmem|Equal2~4_combout  & \dmem|data_seg|rd [5]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datab(\dmem|heap_seg|rd [5]),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\dmem|data_seg|rd [5]),
	.cin(gnd),
	.combout(\dmem|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector26~0 .lut_mask = 16'hADA8;
defparam \dmem|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cycloneii_lcell_comb \dmem|Selector26~1 (
// Equation(s):
// \dmem|Selector26~1_combout  = (\dmem|Equal2~4_combout  & ((\dmem|Selector26~0_combout  & ((\serial_in~combout [5]))) # (!\dmem|Selector26~0_combout  & (\dmem|stack_seg|rd [5])))) # (!\dmem|Equal2~4_combout  & (((\dmem|Selector26~0_combout ))))

	.dataa(\dmem|stack_seg|rd [5]),
	.datab(\serial_in~combout [5]),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\dmem|Selector26~0_combout ),
	.cin(gnd),
	.combout(\dmem|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector26~1 .lut_mask = 16'hCFA0;
defparam \dmem|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \dmem|Selector26~2 (
// Equation(s):
// \dmem|Selector26~2_combout  = (!\MEMWBPipe|readdata_outMEMWB[6]~14_combout  & \dmem|Selector26~1_combout )

	.dataa(\MEMWBPipe|readdata_outMEMWB[6]~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|Selector26~1_combout ),
	.cin(gnd),
	.combout(\dmem|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector26~2 .lut_mask = 16'h5500;
defparam \dmem|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cycloneii_lcell_comb \dmem|Selector25~0 (
// Equation(s):
// \dmem|Selector25~0_combout  = (\dmem|Equal2~4_combout  & ((\MEMWBPipe|readdata_outMEMWB[6]~16_combout ) # ((\dmem|stack_seg|rd [6])))) # (!\dmem|Equal2~4_combout  & (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|data_seg|rd [6]))))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datac(\dmem|stack_seg|rd [6]),
	.datad(\dmem|data_seg|rd [6]),
	.cin(gnd),
	.combout(\dmem|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector25~0 .lut_mask = 16'hB9A8;
defparam \dmem|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \dmem|Selector25~1 (
// Equation(s):
// \dmem|Selector25~1_combout  = (\dmem|Selector25~0_combout  & ((\serial_in~combout [6]) # ((!\MEMWBPipe|readdata_outMEMWB[6]~16_combout )))) # (!\dmem|Selector25~0_combout  & (((\dmem|heap_seg|rd [6] & \MEMWBPipe|readdata_outMEMWB[6]~16_combout ))))

	.dataa(\serial_in~combout [6]),
	.datab(\dmem|heap_seg|rd [6]),
	.datac(\dmem|Selector25~0_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.cin(gnd),
	.combout(\dmem|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector25~1 .lut_mask = 16'hACF0;
defparam \dmem|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \dmem|Selector25~2 (
// Equation(s):
// \dmem|Selector25~2_combout  = (!\MEMWBPipe|readdata_outMEMWB[6]~14_combout  & \dmem|Selector25~1_combout )

	.dataa(\MEMWBPipe|readdata_outMEMWB[6]~14_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|Selector25~1_combout ),
	.cin(gnd),
	.combout(\dmem|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector25~2 .lut_mask = 16'h5500;
defparam \dmem|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~21 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~21_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a24 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[7]~17_combout 
// )))))

	.dataa(\regfile|Register_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datac(\mux7|output1[7]~17_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~21_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~21 .lut_mask = 16'h88C0;
defparam \IDEXPipe|o_RS_DataIDEX~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~22 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~22_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~21_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [35]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX~21_combout ),
	.datac(\regfile|Register_rtl_0_bypass [35]),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~22_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~22 .lut_mask = 16'h00EC;
defparam \IDEXPipe|o_RS_DataIDEX~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N12
cycloneii_lcell_comb \alu|ShiftLeft0~84 (
// Equation(s):
// \alu|ShiftLeft0~84_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~67_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~61_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~61_combout ),
	.datad(\alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~84 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cycloneii_lcell_comb \alu|O_out[5]~71 (
// Equation(s):
// \alu|O_out[5]~71_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[5]~17_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [5]))))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\EXMEMPipe|O_outEXMEM [5]),
	.datad(\muxShift1|output1[5]~17_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~71 .lut_mask = 16'hC840;
defparam \alu|O_out[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N30
cycloneii_lcell_comb \alu|O_out[5]~80 (
// Equation(s):
// \alu|O_out[5]~80_combout  = (\muxShift1|output1[5]~72_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[5]~48_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\muxShift1|output1[5]~72_combout  & ((\IDEXPipe|Func_inIDEX [1] & 
// (\mux2|output1[5]~48_combout  $ (\IDEXPipe|Func_inIDEX [0]))) # (!\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[5]~48_combout  & \IDEXPipe|Func_inIDEX [0]))))

	.dataa(\muxShift1|output1[5]~72_combout ),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\mux2|output1[5]~48_combout ),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~80 .lut_mask = 16'h3668;
defparam \alu|O_out[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N20
cycloneii_lcell_comb \alu|O_out[6]~88 (
// Equation(s):
// \alu|O_out[6]~88_combout  = (\mux2|output1[6]~47_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[6]~73_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\mux2|output1[6]~47_combout  & ((\muxShift1|output1[6]~73_combout  & 
// (\IDEXPipe|Func_inIDEX [1] $ (\IDEXPipe|Func_inIDEX [0]))) # (!\muxShift1|output1[6]~73_combout  & (\IDEXPipe|Func_inIDEX [1] & \IDEXPipe|Func_inIDEX [0]))))

	.dataa(\mux2|output1[6]~47_combout ),
	.datab(\muxShift1|output1[6]~73_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[6]~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~88 .lut_mask = 16'h1E68;
defparam \alu|O_out[6]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N10
cycloneii_lcell_comb \alu|O_out[7]~91 (
// Equation(s):
// \alu|O_out[7]~91_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\hdnsMEM|hazardReg1~10_combout  & (\muxShift1|output1[7]~21_combout )) # (!\hdnsMEM|hazardReg1~10_combout  & ((\EXMEMPipe|O_outEXMEM [7])))))

	.dataa(\muxShift1|output1[7]~21_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\EXMEMPipe|O_outEXMEM [7]),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~91 .lut_mask = 16'h88C0;
defparam \alu|O_out[7]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \dmem|readdata_out[13]~29 (
// Equation(s):
// \dmem|readdata_out[13]~29_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (\dmem|Selector24~2_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (\dmem|stack_seg|rd [13] & 
// (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout )))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datab(\dmem|stack_seg|rd [13]),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[13]~29 .lut_mask = 16'hAEA4;
defparam \dmem|readdata_out[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \dmem|readdata_out[13]~30 (
// Equation(s):
// \dmem|readdata_out[13]~30_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & ((\dmem|readdata_out[13]~29_combout  & (\dmem|heap_seg|rd [13])) # (!\dmem|readdata_out[13]~29_combout  & ((\dmem|data_seg|rd [13]))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & (((\dmem|readdata_out[13]~29_combout ))))

	.dataa(\dmem|heap_seg|rd [13]),
	.datab(\dmem|data_seg|rd [13]),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|readdata_out[13]~29_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[13]~30 .lut_mask = 16'hAFC0;
defparam \dmem|readdata_out[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N7
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [13]));

// Location: LCFF_X22_Y20_N5
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[13]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [29]));

// Location: LCCOMB_X29_Y25_N8
cycloneii_lcell_comb \dmem|readdata_out[14]~31 (
// Equation(s):
// \dmem|readdata_out[14]~31_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (((\MEMWBPipe|readdata_outMEMWB[13]~12_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & (\dmem|data_seg|rd 
// [14])) # (!\MEMWBPipe|readdata_outMEMWB[13]~12_combout  & ((\dmem|stack_seg|rd [14])))))

	.dataa(\dmem|data_seg|rd [14]),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datac(\dmem|stack_seg|rd [14]),
	.datad(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[14]~31 .lut_mask = 16'hEE30;
defparam \dmem|readdata_out[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneii_lcell_comb \dmem|readdata_out[14]~32 (
// Equation(s):
// \dmem|readdata_out[14]~32_combout  = (\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & ((\dmem|readdata_out[14]~31_combout  & (\dmem|heap_seg|rd [14])) # (!\dmem|readdata_out[14]~31_combout  & ((\dmem|Selector24~2_combout ))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[13]~13_combout  & (\dmem|readdata_out[14]~31_combout ))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~13_combout ),
	.datab(\dmem|readdata_out[14]~31_combout ),
	.datac(\dmem|heap_seg|rd [14]),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[14]~32_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[14]~32 .lut_mask = 16'hE6C4;
defparam \dmem|readdata_out[14]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N25
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~11_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [14]));

// Location: LCCOMB_X23_Y25_N12
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~25 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~25_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a17 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// (\mux7|output1[14]~21_combout ))))

	.dataa(\mux7|output1[14]~21_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~25_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~25 .lut_mask = 16'hE020;
defparam \IDEXPipe|o_RS_DataIDEX~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N24
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~27 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~27_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a16 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// (\mux7|output1[15]~23_combout ))))

	.dataa(\mux7|output1[15]~23_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~27_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~27 .lut_mask = 16'hC0A0;
defparam \IDEXPipe|o_RS_DataIDEX~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N16
cycloneii_lcell_comb \alu|ShiftRight0~127 (
// Equation(s):
// \alu|ShiftRight0~127_combout  = (\alu|ShiftLeft0~30_combout  & (!\muxShift1|output1[1]~71_combout  & (!\muxShift1|output1[0]~68_combout  & \mux2|output1[31]~71_combout )))

	.dataa(\alu|ShiftLeft0~30_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux2|output1[31]~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~127 .lut_mask = 16'h0200;
defparam \alu|ShiftRight0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N10
cycloneii_lcell_comb \alu|O_out[15]~112 (
// Equation(s):
// \alu|O_out[15]~112_combout  = (\alu|O_out[8]~34_combout  & (((\alu|O_out[8]~31_combout )))) # (!\alu|O_out[8]~34_combout  & ((\alu|O_out[8]~31_combout  & (\alu|ShiftRight0~162_combout )) # (!\alu|O_out[8]~31_combout  & ((\alu|ShiftLeft0~45_combout )))))

	.dataa(\alu|O_out[8]~34_combout ),
	.datab(\alu|ShiftRight0~162_combout ),
	.datac(\alu|ShiftLeft0~45_combout ),
	.datad(\alu|O_out[8]~31_combout ),
	.cin(gnd),
	.combout(\alu|O_out[15]~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[15]~112 .lut_mask = 16'hEE50;
defparam \alu|O_out[15]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N8
cycloneii_lcell_comb \alu|O_out[15]~113 (
// Equation(s):
// \alu|O_out[15]~113_combout  = (\alu|O_out[8]~34_combout  & ((\alu|O_out[15]~112_combout  & (\alu|ShiftRight0~163_combout )) # (!\alu|O_out[15]~112_combout  & ((\alu|ShiftRight0~127_combout ))))) # (!\alu|O_out[8]~34_combout  & 
// (((\alu|O_out[15]~112_combout ))))

	.dataa(\alu|O_out[8]~34_combout ),
	.datab(\alu|ShiftRight0~163_combout ),
	.datac(\alu|ShiftRight0~127_combout ),
	.datad(\alu|O_out[15]~112_combout ),
	.cin(gnd),
	.combout(\alu|O_out[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[15]~113 .lut_mask = 16'hDDA0;
defparam \alu|O_out[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N20
cycloneii_lcell_comb \alu|O_out[15]~114 (
// Equation(s):
// \alu|O_out[15]~114_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[8]~30_combout ) # ((\alu|O_out[15]~113_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (!\alu|O_out[8]~30_combout  & (\alu|Add0~32_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|O_out[8]~30_combout ),
	.datac(\alu|Add0~32_combout ),
	.datad(\alu|O_out[15]~113_combout ),
	.cin(gnd),
	.combout(\alu|O_out[15]~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[15]~114 .lut_mask = 16'hBA98;
defparam \alu|O_out[15]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N5
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~13_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [16]));

// Location: LCCOMB_X23_Y29_N22
cycloneii_lcell_comb \alu|ShiftLeft0~105 (
// Equation(s):
// \alu|ShiftLeft0~105_combout  = (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[0]~41_combout  & (!\muxShift1|output1[1]~71_combout  & \alu|ShiftLeft0~30_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux2|output1[0]~41_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\alu|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~105 .lut_mask = 16'h0400;
defparam \alu|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N10
cycloneii_lcell_comb \dmem|readdata_out[17]~37 (
// Equation(s):
// \dmem|readdata_out[17]~37_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|data_seg|rd [17]) # ((\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & 
// (((!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & \dmem|stack_seg|rd [17]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datab(\dmem|data_seg|rd [17]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|stack_seg|rd [17]),
	.cin(gnd),
	.combout(\dmem|readdata_out[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[17]~37 .lut_mask = 16'hADA8;
defparam \dmem|readdata_out[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N12
cycloneii_lcell_comb \dmem|readdata_out[17]~38 (
// Equation(s):
// \dmem|readdata_out[17]~38_combout  = (\dmem|readdata_out[17]~37_combout  & ((\dmem|heap_seg|rd [17]) # ((!\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\dmem|readdata_out[17]~37_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// \dmem|Selector16~3_combout ))))

	.dataa(\dmem|readdata_out[17]~37_combout ),
	.datab(\dmem|heap_seg|rd [17]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[17]~38 .lut_mask = 16'hDA8A;
defparam \dmem|readdata_out[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneii_lcell_comb \dmem|readdata_out[17]~39 (
// Equation(s):
// \dmem|readdata_out[17]~39_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout  & ((\dmem|Selector24~2_combout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[17]~38_combout )))) # (!\EXMEMPipe|lbsigned_outEXMEM~regout  & 
// (!\dmem|readdata_out[31]~17_combout  & (\dmem|readdata_out[17]~38_combout )))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\dmem|readdata_out[31]~17_combout ),
	.datac(\dmem|readdata_out[17]~38_combout ),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[17]~39 .lut_mask = 16'hBA30;
defparam \dmem|readdata_out[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~31 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~31_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a14 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// (\mux7|output1[17]~27_combout ))))

	.dataa(\mux7|output1[17]~27_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datac(\regfile|Register_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~31_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~31 .lut_mask = 16'hC088;
defparam \IDEXPipe|o_RS_DataIDEX~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N6
cycloneii_lcell_comb \dmem|readdata_out[19]~43 (
// Equation(s):
// \dmem|readdata_out[19]~43_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~10_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & 
// ((\dmem|data_seg|rd [19]))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|stack_seg|rd [19]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\dmem|stack_seg|rd [19]),
	.datac(\dmem|data_seg|rd [19]),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[19]~43_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[19]~43 .lut_mask = 16'hFA44;
defparam \dmem|readdata_out[19]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneii_lcell_comb \dmem|readdata_out[19]~44 (
// Equation(s):
// \dmem|readdata_out[19]~44_combout  = (\dmem|readdata_out[19]~43_combout  & ((\dmem|heap_seg|rd [19]) # ((!\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\dmem|readdata_out[19]~43_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// \dmem|Selector16~3_combout ))))

	.dataa(\dmem|readdata_out[19]~43_combout ),
	.datab(\dmem|heap_seg|rd [19]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[19]~44 .lut_mask = 16'hDA8A;
defparam \dmem|readdata_out[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneii_lcell_comb \dmem|readdata_out[19]~45 (
// Equation(s):
// \dmem|readdata_out[19]~45_combout  = (\dmem|readdata_out[19]~44_combout  & (((\dmem|Selector24~2_combout  & \EXMEMPipe|lbsigned_outEXMEM~regout )) # (!\dmem|readdata_out[31]~17_combout ))) # (!\dmem|readdata_out[19]~44_combout  & 
// (\dmem|Selector24~2_combout  & (\EXMEMPipe|lbsigned_outEXMEM~regout )))

	.dataa(\dmem|readdata_out[19]~44_combout ),
	.datab(\dmem|Selector24~2_combout ),
	.datac(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datad(\dmem|readdata_out[31]~17_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[19]~45 .lut_mask = 16'hC0EA;
defparam \dmem|readdata_out[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~35 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~35_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a12 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[19]~31_combout 
// )))))

	.dataa(\regfile|Register_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\mux7|output1[19]~31_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~35_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~35 .lut_mask = 16'hB080;
defparam \IDEXPipe|o_RS_DataIDEX~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N25
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[19]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [23]));

// Location: LCCOMB_X22_Y21_N14
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~36 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~36_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~35_combout ) # ((\regfile|Register_rtl_0_bypass [23] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [23]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~35_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~36_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~36 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N10
cycloneii_lcell_comb \alu|O_out[19]~141 (
// Equation(s):
// \alu|O_out[19]~141_combout  = (\muxShift1|output1[19]~35_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\mux2|output1[19]~60_combout ))))) # (!\muxShift1|output1[19]~35_combout  & ((\IDEXPipe|Func_inIDEX [0] & 
// (\IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[19]~60_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] & \mux2|output1[19]~60_combout ))))

	.dataa(\muxShift1|output1[19]~35_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[19]~60_combout ),
	.cin(gnd),
	.combout(\alu|O_out[19]~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[19]~141 .lut_mask = 16'h1E68;
defparam \alu|O_out[19]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N12
cycloneii_lcell_comb \dmem|readdata_out[20]~46 (
// Equation(s):
// \dmem|readdata_out[20]~46_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// ((\dmem|Selector16~3_combout ))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (\dmem|stack_seg|rd [20]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datab(\dmem|stack_seg|rd [20]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[20]~46 .lut_mask = 16'hF4A4;
defparam \dmem|readdata_out[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N6
cycloneii_lcell_comb \dmem|readdata_out[20]~47 (
// Equation(s):
// \dmem|readdata_out[20]~47_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|readdata_out[20]~46_combout  & ((\dmem|heap_seg|rd [20]))) # (!\dmem|readdata_out[20]~46_combout  & (\dmem|data_seg|rd [20])))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\dmem|readdata_out[20]~46_combout ))))

	.dataa(\dmem|data_seg|rd [20]),
	.datab(\dmem|heap_seg|rd [20]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datad(\dmem|readdata_out[20]~46_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[20]~47 .lut_mask = 16'hCFA0;
defparam \dmem|readdata_out[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \dmem|readdata_out[20]~48 (
// Equation(s):
// \dmem|readdata_out[20]~48_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[20]~47_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[20]~47_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[20]~47_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[20]~48 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N28
cycloneii_lcell_comb \alu|O_out[20]~148 (
// Equation(s):
// \alu|O_out[20]~148_combout  = (\mux2|output1[20]~61_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\muxShift1|output1[20]~37_combout ))))) # (!\mux2|output1[20]~61_combout  & ((\IDEXPipe|Func_inIDEX [1] & (\IDEXPipe|Func_inIDEX 
// [0] $ (\muxShift1|output1[20]~37_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\IDEXPipe|Func_inIDEX [0] & \muxShift1|output1[20]~37_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\mux2|output1[20]~61_combout ),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\muxShift1|output1[20]~37_combout ),
	.cin(gnd),
	.combout(\alu|O_out[20]~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[20]~148 .lut_mask = 16'h5668;
defparam \alu|O_out[20]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y23_N15
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[21]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [21]));

// Location: LCCOMB_X19_Y28_N8
cycloneii_lcell_comb \alu|O_out[21]~155 (
// Equation(s):
// \alu|O_out[21]~155_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[21]~39_combout ) # (\mux2|output1[21]~62_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\muxShift1|output1[21]~39_combout  & 
// (\IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[21]~62_combout ))) # (!\muxShift1|output1[21]~39_combout  & (\IDEXPipe|Func_inIDEX [1] & \mux2|output1[21]~62_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\muxShift1|output1[21]~39_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[21]~62_combout ),
	.cin(gnd),
	.combout(\alu|O_out[21]~155_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[21]~155 .lut_mask = 16'h1E68;
defparam \alu|O_out[21]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N20
cycloneii_lcell_comb \alu|O_out[21]~156 (
// Equation(s):
// \alu|O_out[21]~156_combout  = (\EXMEMPipe|O_outEXMEM[16]~5_combout  & (((\EXMEMPipe|O_outEXMEM[16]~4_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\mux2|output1[21]~62_combout ))) # 
// (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & (\alu|ShiftLeft0~90_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.datab(\alu|ShiftLeft0~90_combout ),
	.datac(\mux2|output1[21]~62_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.cin(gnd),
	.combout(\alu|O_out[21]~156_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[21]~156 .lut_mask = 16'hFA44;
defparam \alu|O_out[21]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N10
cycloneii_lcell_comb \alu|O_out[21]~157 (
// Equation(s):
// \alu|O_out[21]~157_combout  = (\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\alu|O_out[21]~156_combout  & ((\alu|ShiftLeft0~94_combout ))) # (!\alu|O_out[21]~156_combout  & (\alu|ShiftLeft0~141_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & 
// (((\alu|O_out[21]~156_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.datab(\alu|ShiftLeft0~141_combout ),
	.datac(\alu|O_out[21]~156_combout ),
	.datad(\alu|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\alu|O_out[21]~157_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[21]~157 .lut_mask = 16'hF858;
defparam \alu|O_out[21]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N18
cycloneii_lcell_comb \alu|O_out[21]~158 (
// Equation(s):
// \alu|O_out[21]~158_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\EXMEMPipe|O_outEXMEM[16]~3_combout ) # ((\alu|O_out[21]~157_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|Add0~44_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datac(\alu|O_out[21]~157_combout ),
	.datad(\alu|Add0~44_combout ),
	.cin(gnd),
	.combout(\alu|O_out[21]~158_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[21]~158 .lut_mask = 16'hB9A8;
defparam \alu|O_out[21]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N24
cycloneii_lcell_comb \alu|O_out[21]~159 (
// Equation(s):
// \alu|O_out[21]~159_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[21]~158_combout  & (\alu|ShiftRight0~116_combout )) # (!\alu|O_out[21]~158_combout  & ((\alu|O_out[21]~155_combout ))))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[21]~158_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\alu|ShiftRight0~116_combout ),
	.datac(\alu|O_out[21]~155_combout ),
	.datad(\alu|O_out[21]~158_combout ),
	.cin(gnd),
	.combout(\alu|O_out[21]~159_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[21]~159 .lut_mask = 16'hDDA0;
defparam \alu|O_out[21]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cycloneii_lcell_comb \dmem|readdata_out[22]~52 (
// Equation(s):
// \dmem|readdata_out[22]~52_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// ((\dmem|Selector16~3_combout ))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (\dmem|stack_seg|rd [22]))))

	.dataa(\dmem|stack_seg|rd [22]),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[22]~52_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[22]~52 .lut_mask = 16'hF2C2;
defparam \dmem|readdata_out[22]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cycloneii_lcell_comb \dmem|readdata_out[22]~53 (
// Equation(s):
// \dmem|readdata_out[22]~53_combout  = (\dmem|readdata_out[22]~52_combout  & ((\dmem|heap_seg|rd [22]) # ((!\MEMWBPipe|readdata_outMEMWB[16]~10_combout )))) # (!\dmem|readdata_out[22]~52_combout  & (((\dmem|data_seg|rd [22] & 
// \MEMWBPipe|readdata_outMEMWB[16]~10_combout ))))

	.dataa(\dmem|heap_seg|rd [22]),
	.datab(\dmem|data_seg|rd [22]),
	.datac(\dmem|readdata_out[22]~52_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[22]~53_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[22]~53 .lut_mask = 16'hACF0;
defparam \dmem|readdata_out[22]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneii_lcell_comb \dmem|readdata_out[22]~54 (
// Equation(s):
// \dmem|readdata_out[22]~54_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[22]~53_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[22]~53_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[22]~53_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[22]~54_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[22]~54 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[22]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N10
cycloneii_lcell_comb \alu|O_out[22]~162 (
// Equation(s):
// \alu|O_out[22]~162_combout  = (\mux2|output1[22]~63_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\muxShift1|output1[22]~41_combout ))))) # (!\mux2|output1[22]~63_combout  & ((\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX 
// [1] $ (\muxShift1|output1[22]~41_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] & \muxShift1|output1[22]~41_combout ))))

	.dataa(\mux2|output1[22]~63_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\muxShift1|output1[22]~41_combout ),
	.cin(gnd),
	.combout(\alu|O_out[22]~162_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[22]~162 .lut_mask = 16'h1E68;
defparam \alu|O_out[22]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N28
cycloneii_lcell_comb \alu|ShiftLeft0~120 (
// Equation(s):
// \alu|ShiftLeft0~120_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[21]~129_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[22]~130_combout ))

	.dataa(vcc),
	.datab(\mux101|output1[22]~130_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[21]~129_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~120 .lut_mask = 16'hFC0C;
defparam \alu|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cycloneii_lcell_comb \alu|ShiftLeft0~121 (
// Equation(s):
// \alu|ShiftLeft0~121_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~114_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~120_combout ))

	.dataa(vcc),
	.datab(\alu|ShiftLeft0~120_combout ),
	.datac(\alu|ShiftLeft0~114_combout ),
	.datad(\muxShift1|output1[1]~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~121 .lut_mask = 16'hF0CC;
defparam \alu|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N25
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~20_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [23]));

// Location: LCCOMB_X24_Y19_N4
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~45 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~45_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a7 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[24]~41_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a7 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\mux7|output1[24]~41_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~45_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~45 .lut_mask = 16'hD080;
defparam \IDEXPipe|o_RS_DataIDEX~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~46 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~46_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~45_combout ) # ((\regfile|Register_rtl_0_bypass [18] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datab(\regfile|Register_rtl_0_bypass [18]),
	.datac(\IDEXPipe|o_RS_DataIDEX~45_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~46_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~46 .lut_mask = 16'h5450;
defparam \IDEXPipe|o_RS_DataIDEX~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N12
cycloneii_lcell_comb \alu|ShiftLeft0~124 (
// Equation(s):
// \alu|ShiftLeft0~124_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[23]~131_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[24]~124_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[23]~131_combout ),
	.datad(\mux101|output1[24]~124_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~124 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N10
cycloneii_lcell_comb \alu|ShiftLeft0~125 (
// Equation(s):
// \alu|ShiftLeft0~125_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~120_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~124_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~120_combout ),
	.datad(\alu|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~125 .lut_mask = 16'h5140;
defparam \alu|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N8
cycloneii_lcell_comb \alu|O_out[24]~177 (
// Equation(s):
// \alu|O_out[24]~177_combout  = (\alu|O_out[4]~75_combout  & ((\alu|O_out[4]~74_combout ) # ((\alu|ShiftLeft0~144_combout )))) # (!\alu|O_out[4]~75_combout  & (!\alu|O_out[4]~74_combout  & (\alu|ShiftLeft0~145_combout )))

	.dataa(\alu|O_out[4]~75_combout ),
	.datab(\alu|O_out[4]~74_combout ),
	.datac(\alu|ShiftLeft0~145_combout ),
	.datad(\alu|ShiftLeft0~144_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~177_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~177 .lut_mask = 16'hBA98;
defparam \alu|O_out[24]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y24_N17
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[25]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [17]));

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~49 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~49_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a5 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[26]~45_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\mux7|output1[26]~45_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~49_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~49 .lut_mask = 16'hD080;
defparam \IDEXPipe|o_RS_DataIDEX~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \dmem|readdata_out[27]~67 (
// Equation(s):
// \dmem|readdata_out[27]~67_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~10_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & 
// ((\dmem|data_seg|rd [27]))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|stack_seg|rd [27]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\dmem|stack_seg|rd [27]),
	.datac(\dmem|data_seg|rd [27]),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[27]~67_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[27]~67 .lut_mask = 16'hFA44;
defparam \dmem|readdata_out[27]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cycloneii_lcell_comb \dmem|readdata_out[27]~68 (
// Equation(s):
// \dmem|readdata_out[27]~68_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\dmem|readdata_out[27]~67_combout  & (\dmem|heap_seg|rd [27])) # (!\dmem|readdata_out[27]~67_combout  & ((\dmem|Selector16~3_combout ))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\dmem|readdata_out[27]~67_combout ))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\dmem|heap_seg|rd [27]),
	.datac(\dmem|Selector16~3_combout ),
	.datad(\dmem|readdata_out[27]~67_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[27]~68 .lut_mask = 16'hDDA0;
defparam \dmem|readdata_out[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneii_lcell_comb \dmem|readdata_out[27]~69 (
// Equation(s):
// \dmem|readdata_out[27]~69_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[27]~68_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[27]~68_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[27]~68_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[27]~69 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N0
cycloneii_lcell_comb \alu|ShiftLeft0~129 (
// Equation(s):
// \alu|ShiftLeft0~129_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[27]~127_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[28]~133_combout ))

	.dataa(\mux101|output1[28]~133_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[27]~127_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~129 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N20
cycloneii_lcell_comb \alu|O_out[28]~212 (
// Equation(s):
// \alu|O_out[28]~212_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|O_out[2]~211_combout  & (\alu|ShiftLeft0~127_combout )) # (!\alu|O_out[2]~211_combout  & ((\alu|ShiftLeft0~129_combout )))))

	.dataa(\alu|ShiftLeft0~127_combout ),
	.datab(\alu|ShiftLeft0~129_combout ),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|O_out[2]~211_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~212_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~212 .lut_mask = 16'h0A0C;
defparam \alu|O_out[28]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \dmem|readdata_out[29]~73 (
// Equation(s):
// \dmem|readdata_out[29]~73_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~10_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|data_seg|rd 
// [29])) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|stack_seg|rd [29])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\dmem|data_seg|rd [29]),
	.datac(\dmem|stack_seg|rd [29]),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[29]~73_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[29]~73 .lut_mask = 16'hEE50;
defparam \dmem|readdata_out[29]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \dmem|readdata_out[29]~74 (
// Equation(s):
// \dmem|readdata_out[29]~74_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\dmem|readdata_out[29]~73_combout  & (\dmem|heap_seg|rd [29])) # (!\dmem|readdata_out[29]~73_combout  & ((\dmem|Selector16~3_combout ))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\dmem|readdata_out[29]~73_combout ))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\dmem|heap_seg|rd [29]),
	.datac(\dmem|Selector16~3_combout ),
	.datad(\dmem|readdata_out[29]~73_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[29]~74_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[29]~74 .lut_mask = 16'hDDA0;
defparam \dmem|readdata_out[29]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneii_lcell_comb \dmem|readdata_out[29]~75 (
// Equation(s):
// \dmem|readdata_out[29]~75_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[29]~74_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[29]~74_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[29]~74_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[29]~75_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[29]~75 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[29]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N7
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[29]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [13]));

// Location: LCCOMB_X28_Y25_N2
cycloneii_lcell_comb \dmem|readdata_out[30]~76 (
// Equation(s):
// \dmem|readdata_out[30]~76_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// ((\dmem|Selector16~3_combout ))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (\dmem|stack_seg|rd [30]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datab(\dmem|stack_seg|rd [30]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[30]~76_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[30]~76 .lut_mask = 16'hF4A4;
defparam \dmem|readdata_out[30]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneii_lcell_comb \dmem|readdata_out[30]~77 (
// Equation(s):
// \dmem|readdata_out[30]~77_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|readdata_out[30]~76_combout  & (\dmem|heap_seg|rd [30])) # (!\dmem|readdata_out[30]~76_combout  & ((\dmem|data_seg|rd [30]))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\dmem|readdata_out[30]~76_combout ))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datab(\dmem|heap_seg|rd [30]),
	.datac(\dmem|data_seg|rd [30]),
	.datad(\dmem|readdata_out[30]~76_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[30]~77_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[30]~77 .lut_mask = 16'hDDA0;
defparam \dmem|readdata_out[30]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneii_lcell_comb \dmem|readdata_out[30]~78 (
// Equation(s):
// \dmem|readdata_out[30]~78_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[30]~77_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[30]~77_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[30]~77_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[30]~78_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[30]~78 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[30]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~57 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~57_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a1 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[30]~53_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\mux7|output1[30]~53_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~57_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~57 .lut_mask = 16'hD080;
defparam \IDEXPipe|o_RS_DataIDEX~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N26
cycloneii_lcell_comb \alu|O_out~232 (
// Equation(s):
// \alu|O_out~232_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[30]~72_combout ) # (\muxShift1|output1[30]~57_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[30]~72_combout  $ 
// (\muxShift1|output1[30]~57_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[30]~72_combout  & \muxShift1|output1[30]~57_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\mux2|output1[30]~72_combout ),
	.datad(\muxShift1|output1[30]~57_combout ),
	.cin(gnd),
	.combout(\alu|O_out~232_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~232 .lut_mask = 16'h5668;
defparam \alu|O_out~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N26
cycloneii_lcell_comb \alu|ShiftLeft0~130 (
// Equation(s):
// \alu|ShiftLeft0~130_combout  = (!\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & (\mux101|output1[29]~134_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[30]~112_combout )))))

	.dataa(\mux101|output1[29]~134_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\mux101|output1[30]~112_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~130 .lut_mask = 16'h0B08;
defparam \alu|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N10
cycloneii_lcell_comb \alu|ShiftLeft0~131 (
// Equation(s):
// \alu|ShiftLeft0~131_combout  = (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~130_combout ) # ((\muxShift1|output1[1]~71_combout  & \alu|ShiftLeft0~129_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(\alu|ShiftLeft0~130_combout ),
	.datad(\alu|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~131 .lut_mask = 16'h3230;
defparam \alu|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
cycloneii_lcell_comb \alu|ShiftLeft0~132 (
// Equation(s):
// \alu|ShiftLeft0~132_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~131_combout ) # ((\muxShift1|output1[3]~65_combout  & \alu|ShiftLeft0~121_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~131_combout ),
	.datad(\alu|ShiftLeft0~121_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~132 .lut_mask = 16'hC8C0;
defparam \alu|ShiftLeft0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
cycloneii_lcell_comb \alu|ShiftLeft0~133 (
// Equation(s):
// \alu|ShiftLeft0~133_combout  = (!\muxShift1|output1[2]~62_combout  & ((\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~110_combout )) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~128_combout )))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|ShiftLeft0~110_combout ),
	.datac(\alu|ShiftLeft0~128_combout ),
	.datad(\muxShift1|output1[2]~62_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~133 .lut_mask = 16'h00D8;
defparam \alu|ShiftLeft0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N0
cycloneii_lcell_comb \alu|O_out~234 (
// Equation(s):
// \alu|O_out~234_combout  = (\alu|Mux32~6_combout  & ((\muxShift1|output1[4]~59_combout  & ((\alu|ShiftLeft0~148_combout ))) # (!\muxShift1|output1[4]~59_combout  & (\alu|ShiftLeft0~100_combout ))))

	.dataa(\alu|Mux32~6_combout ),
	.datab(\alu|ShiftLeft0~100_combout ),
	.datac(\muxShift1|output1[4]~59_combout ),
	.datad(\alu|ShiftLeft0~148_combout ),
	.cin(gnd),
	.combout(\alu|O_out~234_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~234 .lut_mask = 16'hA808;
defparam \alu|O_out~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N22
cycloneii_lcell_comb \alu|O_out~235 (
// Equation(s):
// \alu|O_out~235_combout  = (\alu|O_out~234_combout ) # ((\alu|O_out~282_combout  & (\IDEXPipe|Func_inIDEX [0] & \muxShift1|output1[4]~59_combout )))

	.dataa(\alu|O_out~282_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\muxShift1|output1[4]~59_combout ),
	.datad(\alu|O_out~234_combout ),
	.cin(gnd),
	.combout(\alu|O_out~235_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~235 .lut_mask = 16'hFF80;
defparam \alu|O_out~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N20
cycloneii_lcell_comb \alu|O_out~236 (
// Equation(s):
// \alu|O_out~236_combout  = (\alu|Mux32~7_combout  & ((\mux2|output1[30]~72_combout ) # ((!\alu|ShiftLeft0~60_combout  & \alu|O_out~235_combout )))) # (!\alu|Mux32~7_combout  & (!\alu|ShiftLeft0~60_combout  & ((\alu|O_out~235_combout ))))

	.dataa(\alu|Mux32~7_combout ),
	.datab(\alu|ShiftLeft0~60_combout ),
	.datac(\mux2|output1[30]~72_combout ),
	.datad(\alu|O_out~235_combout ),
	.cin(gnd),
	.combout(\alu|O_out~236_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~236 .lut_mask = 16'hB3A0;
defparam \alu|O_out~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneii_lcell_comb \dmem|Selector27~0 (
// Equation(s):
// \dmem|Selector27~0_combout  = (\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & (((\dmem|Equal2~4_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|Equal2~4_combout  & ((\dmem|stack_seg|rd [4]))) # (!\dmem|Equal2~4_combout  & 
// (\dmem|data_seg|rd [4]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datab(\dmem|data_seg|rd [4]),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\dmem|stack_seg|rd [4]),
	.cin(gnd),
	.combout(\dmem|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector27~0 .lut_mask = 16'hF4A4;
defparam \dmem|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cycloneii_lcell_comb \dmem|Selector27~1 (
// Equation(s):
// \dmem|Selector27~1_combout  = (\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|Selector27~0_combout  & (\serial_in~combout [4])) # (!\dmem|Selector27~0_combout  & ((\dmem|heap_seg|rd [4]))))) # (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & 
// (((\dmem|Selector27~0_combout ))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datab(\serial_in~combout [4]),
	.datac(\dmem|Selector27~0_combout ),
	.datad(\dmem|heap_seg|rd [4]),
	.cin(gnd),
	.combout(\dmem|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector27~1 .lut_mask = 16'hDAD0;
defparam \dmem|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \dmem|Selector27~2 (
// Equation(s):
// \dmem|Selector27~2_combout  = (!\MEMWBPipe|readdata_outMEMWB[6]~14_combout  & \dmem|Selector27~1_combout )

	.dataa(\MEMWBPipe|readdata_outMEMWB[6]~14_combout ),
	.datab(vcc),
	.datac(\dmem|Selector27~1_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector27~2 .lut_mask = 16'h5050;
defparam \dmem|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~59 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~59_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a27 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[4]~55_combout 
// ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\mux7|output1[4]~55_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~59_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~59 .lut_mask = 16'hA820;
defparam \IDEXPipe|o_RS_DataIDEX~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N23
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[38] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[4]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [38]));

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~60 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~60_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~59_combout ) # ((\regfile|Register_rtl_0_bypass [38] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~59_combout ),
	.datab(\regfile|Register_rtl_0_bypass [38]),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~60_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~60 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N20
cycloneii_lcell_comb \alu|O_out[2]~246 (
// Equation(s):
// \alu|O_out[2]~246_combout  = (\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|Func_inIDEX [0] & (\mux2|output1[2]~43_combout  $ (\IDEXPipe|Func_inIDEX [1]))) # (!\IDEXPipe|Func_inIDEX [0] & (\mux2|output1[2]~43_combout  & \IDEXPipe|Func_inIDEX [1])))) # 
// (!\muxShift1|output1[2]~62_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\mux2|output1[2]~43_combout )))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\mux2|output1[2]~43_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|O_out[2]~246_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~246 .lut_mask = 16'h29D4;
defparam \alu|O_out[2]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N20
cycloneii_lcell_comb \alu|O_out[2]~247 (
// Equation(s):
// \alu|O_out[2]~247_combout  = (\alu|O_out[2]~211_combout  & (((!\alu|O_out[2]~65_combout )))) # (!\alu|O_out[2]~211_combout  & ((\alu|O_out[2]~65_combout  & ((\alu|ShiftRight0~119_combout ))) # (!\alu|O_out[2]~65_combout  & (\alu|ShiftRight0~137_combout 
// ))))

	.dataa(\alu|ShiftRight0~137_combout ),
	.datab(\alu|O_out[2]~211_combout ),
	.datac(\alu|ShiftRight0~119_combout ),
	.datad(\alu|O_out[2]~65_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~247_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~247 .lut_mask = 16'h30EE;
defparam \alu|O_out[2]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N20
cycloneii_lcell_comb \alu|O_out~266 (
// Equation(s):
// \alu|O_out~266_combout  = (\mux2|output1[0]~41_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\muxShift1|output1[0]~68_combout ))))) # (!\mux2|output1[0]~41_combout  & ((\IDEXPipe|Func_inIDEX [0] & 
// (\muxShift1|output1[0]~68_combout  $ (\IDEXPipe|Func_inIDEX [1]))) # (!\IDEXPipe|Func_inIDEX [0] & (\muxShift1|output1[0]~68_combout  & \IDEXPipe|Func_inIDEX [1]))))

	.dataa(\mux2|output1[0]~41_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|O_out~266_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~266 .lut_mask = 16'h16E8;
defparam \alu|O_out~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N10
cycloneii_lcell_comb \alu|O_out~267 (
// Equation(s):
// \alu|O_out~267_combout  = (\IDEXPipe|Func_inIDEX [2] & (\alu|O_out~266_combout )) # (!\IDEXPipe|Func_inIDEX [2] & ((\alu|Add0~2_combout )))

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [2]),
	.datac(\alu|O_out~266_combout ),
	.datad(\alu|Add0~2_combout ),
	.cin(gnd),
	.combout(\alu|O_out~267_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~267 .lut_mask = 16'hF3C0;
defparam \alu|O_out~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \dmem|Selector31~0 (
// Equation(s):
// \dmem|Selector31~0_combout  = (!\EXMEMPipe|O_outEXMEM [3] & ((\EXMEMPipe|O_outEXMEM [2] & (\serial_in~combout [0])) # (!\EXMEMPipe|O_outEXMEM [2] & ((\serial_valid_in~combout )))))

	.dataa(\EXMEMPipe|O_outEXMEM [3]),
	.datab(\serial_in~combout [0]),
	.datac(\EXMEMPipe|O_outEXMEM [2]),
	.datad(\serial_valid_in~combout ),
	.cin(gnd),
	.combout(\dmem|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector31~0 .lut_mask = 16'h4540;
defparam \dmem|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \dmem|Selector31~1 (
// Equation(s):
// \dmem|Selector31~1_combout  = (\dmem|Selector31~0_combout ) # ((\EXMEMPipe|O_outEXMEM [3] & (!\EXMEMPipe|O_outEXMEM [2] & \serial_ready_in~combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [3]),
	.datab(\dmem|Selector31~0_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [2]),
	.datad(\serial_ready_in~combout ),
	.cin(gnd),
	.combout(\dmem|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector31~1 .lut_mask = 16'hCECC;
defparam \dmem|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneii_lcell_comb \dmem|Selector31~2 (
// Equation(s):
// \dmem|Selector31~2_combout  = (\dmem|Equal2~4_combout  & ((\EXMEMPipe|O_outEXMEM [31] & (\dmem|Selector31~1_combout )) # (!\EXMEMPipe|O_outEXMEM [31] & ((\dmem|stack_seg|rd [0])))))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\dmem|Selector31~1_combout ),
	.datac(\dmem|stack_seg|rd [0]),
	.datad(\EXMEMPipe|O_outEXMEM [31]),
	.cin(gnd),
	.combout(\dmem|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector31~2 .lut_mask = 16'h88A0;
defparam \dmem|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneii_lcell_comb \dmem|Selector31~3 (
// Equation(s):
// \dmem|Selector31~3_combout  = (\dmem|heap_seg|rd [0] & (\EXMEMPipe|O_outEXMEM [18] & (\dmem|Equal0~4_combout  & !\EXMEMPipe|O_outEXMEM [16])))

	.dataa(\dmem|heap_seg|rd [0]),
	.datab(\EXMEMPipe|O_outEXMEM [18]),
	.datac(\dmem|Equal0~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [16]),
	.cin(gnd),
	.combout(\dmem|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector31~3 .lut_mask = 16'h0080;
defparam \dmem|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N12
cycloneii_lcell_comb \dmem|Selector31~4 (
// Equation(s):
// \dmem|Selector31~4_combout  = (\dmem|Selector31~3_combout ) # ((\dmem|Selector31~2_combout ) # ((\dmem|Equal0~5_combout  & \dmem|data_seg|rd [0])))

	.dataa(\dmem|Selector31~3_combout ),
	.datab(\dmem|Equal0~5_combout ),
	.datac(\dmem|data_seg|rd [0]),
	.datad(\dmem|Selector31~2_combout ),
	.cin(gnd),
	.combout(\dmem|Selector31~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector31~4 .lut_mask = 16'hFFEA;
defparam \dmem|Selector31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~67 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~67_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a30 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[1]~63_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a30 ),
	.datac(\mux7|output1[1]~63_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~67_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~67 .lut_mask = 16'h88A0;
defparam \IDEXPipe|o_RS_DataIDEX~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \hdns|hazardReg2~1 (
// Equation(s):
// \hdns|hazardReg2~1_combout  = (\mux6|output1[3]~3_combout  & (\IFIDPipe|instructionROMOutIFID [19] & (\mux6|output1[2]~2_combout  $ (!\IFIDPipe|instructionROMOutIFID [18])))) # (!\mux6|output1[3]~3_combout  & (!\IFIDPipe|instructionROMOutIFID [19] & 
// (\mux6|output1[2]~2_combout  $ (!\IFIDPipe|instructionROMOutIFID [18]))))

	.dataa(\mux6|output1[3]~3_combout ),
	.datab(\mux6|output1[2]~2_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [19]),
	.datad(\IFIDPipe|instructionROMOutIFID [18]),
	.cin(gnd),
	.combout(\hdns|hazardReg2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg2~1 .lut_mask = 16'h8421;
defparam \hdns|hazardReg2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N10
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~4 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~4_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a22 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[9]~5_combout ))))

	.dataa(\mux7|output1[9]~5_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~4 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RT_DataIDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~6 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~6_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~4_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [33]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [33]),
	.datac(\IDEXPipe|o_RT_DataIDEX~4_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~6 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RT_DataIDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \controlunit|WideOr21~0 (
// Equation(s):
// \controlunit|WideOr21~0_combout  = (\IFIDPipe|instructionROMOutIFID [31] & (((\IFIDPipe|instructionROMOutIFID [28]) # (!\IFIDPipe|instructionROMOutIFID [27])) # (!\IFIDPipe|instructionROMOutIFID [26])))

	.dataa(\IFIDPipe|instructionROMOutIFID [31]),
	.datab(\IFIDPipe|instructionROMOutIFID [26]),
	.datac(\IFIDPipe|instructionROMOutIFID [28]),
	.datad(\IFIDPipe|instructionROMOutIFID [27]),
	.cin(gnd),
	.combout(\controlunit|WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr21~0 .lut_mask = 16'hA2AA;
defparam \controlunit|WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~11 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~11_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a30 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[1]~63_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a30 ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datac(\mux7|output1[1]~63_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~11 .lut_mask = 16'h88C0;
defparam \IDEXPipe|o_RT_DataIDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~17 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~17_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a27 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[4]~55_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\mux7|output1[4]~55_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~17_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~17 .lut_mask = 16'hB080;
defparam \IDEXPipe|o_RT_DataIDEX~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~18 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~18_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~17_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [38]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~17_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\regfile|Register_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~18_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~18 .lut_mask = 16'h5444;
defparam \IDEXPipe|o_RT_DataIDEX~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~19 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~19_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a25 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[6]~15_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datac(\mux7|output1[6]~15_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~19_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~19 .lut_mask = 16'h88C0;
defparam \IDEXPipe|o_RT_DataIDEX~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~21 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~21_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a26 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[5]~13_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a26 ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\mux7|output1[5]~13_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~21_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~21 .lut_mask = 16'hB080;
defparam \IDEXPipe|o_RT_DataIDEX~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~22 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~22_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~21_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [37]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~21_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\regfile|Register_rtl_0_bypass [37]),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~22_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~22 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~23 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~23_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a20 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[11]~7_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a20 ),
	.datab(\mux7|output1[11]~7_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~23_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~23 .lut_mask = 16'hAC00;
defparam \IDEXPipe|o_RT_DataIDEX~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N16
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~25 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~25_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a24 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[7]~17_combout 
// ))))

	.dataa(\mux7|output1[7]~17_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datac(\regfile|Register_rtl_1|auto_generated|ram_block1a24 ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~25_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~25 .lut_mask = 16'hC088;
defparam \IDEXPipe|o_RT_DataIDEX~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~27 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~27_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a19 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[12]~11_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a19 ),
	.datab(\mux7|output1[12]~11_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~27_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~27 .lut_mask = 16'hA0C0;
defparam \IDEXPipe|o_RT_DataIDEX~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~29 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~29_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a18 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[13]~19_combout 
// ))))

	.dataa(\mux7|output1[13]~19_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a18 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~29_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~29 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RT_DataIDEX~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~30 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~30_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~29_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [29]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~29_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\regfile|Register_rtl_0_bypass [29]),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~30_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~30 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N6
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~33 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~33_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a16 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[15]~23_combout 
// ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datac(\mux7|output1[15]~23_combout ),
	.datad(\regfile|Register_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~33_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~33 .lut_mask = 16'hC840;
defparam \IDEXPipe|o_RT_DataIDEX~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N30
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~37 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~37_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a14 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[17]~27_combout 
// ))))

	.dataa(\mux7|output1[17]~27_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a14 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~37_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~37 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RT_DataIDEX~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~38 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~38_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~37_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [25]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\regfile|Register_rtl_0_bypass [25]),
	.datad(\IDEXPipe|o_RT_DataIDEX~37_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~38_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~38 .lut_mask = 16'h5540;
defparam \IDEXPipe|o_RT_DataIDEX~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~39 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~39_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a13 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[18]~29_combout 
// ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datab(\mux7|output1[18]~29_combout ),
	.datac(\regfile|Register_rtl_1|auto_generated|ram_block1a13 ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~39_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~39 .lut_mask = 16'hE400;
defparam \IDEXPipe|o_RT_DataIDEX~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~40 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~40_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~39_combout ) # ((\regfile|Register_rtl_0_bypass [24] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~39_combout ),
	.datab(\regfile|Register_rtl_0_bypass [24]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~40_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~40 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~43 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~43_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a11 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[20]~33_combout 
// ))))

	.dataa(\mux7|output1[20]~33_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a11 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~43_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~43 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RT_DataIDEX~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~44 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~44_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~43_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [22]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~43_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\regfile|Register_rtl_0_bypass [22]),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~44_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~44 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N10
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~45 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~45_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a10 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[21]~35_combout 
// )))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datac(\regfile|Register_rtl_1|auto_generated|ram_block1a10 ),
	.datad(\mux7|output1[21]~35_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~45_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~45 .lut_mask = 16'hA280;
defparam \IDEXPipe|o_RT_DataIDEX~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N24
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~46 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~46_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~45_combout ) # ((\regfile|Register_rtl_0_bypass [21] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [21]),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX~45_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~46_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~46 .lut_mask = 16'h3320;
defparam \IDEXPipe|o_RT_DataIDEX~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~51 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~51_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a7 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[24]~41_combout 
// ))))

	.dataa(\mux7|output1[24]~41_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datac(\regfile|Register_rtl_1|auto_generated|ram_block1a7 ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~51_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~51 .lut_mask = 16'hC088;
defparam \IDEXPipe|o_RT_DataIDEX~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N2
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~55 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~55_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a5 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[26]~45_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a5 ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datac(\mux7|output1[26]~45_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~55_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~55 .lut_mask = 16'h88C0;
defparam \IDEXPipe|o_RT_DataIDEX~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~59 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~59_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a3 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[28]~49_combout 
// ))))

	.dataa(\mux7|output1[28]~49_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a3 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~59_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~59 .lut_mask = 16'hC0A0;
defparam \IDEXPipe|o_RT_DataIDEX~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~65 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~65_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a21 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[10]~9_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a21 ),
	.datab(\mux7|output1[10]~9_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~65_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~65 .lut_mask = 16'hAC00;
defparam \IDEXPipe|o_RT_DataIDEX~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \instructioncounter2|Equal0~3 (
// Equation(s):
// \instructioncounter2|Equal0~3_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [22] & (!\MEMWBPipe|instructionROMOutMEMWB [24] & (!\MEMWBPipe|instructionROMOutMEMWB [23] & !\MEMWBPipe|instructionROMOutMEMWB [21])))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [22]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [24]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [23]),
	.datad(\MEMWBPipe|instructionROMOutMEMWB [21]),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~3 .lut_mask = 16'h0001;
defparam \instructioncounter2|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \instructioncounter2|Equal0~4 (
// Equation(s):
// \instructioncounter2|Equal0~4_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [28] & (\instructioncounter2|Equal0~3_combout  & \instructioncounter2|Equal0~1_combout ))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [28]),
	.datab(\instructioncounter2|Equal0~3_combout ),
	.datac(vcc),
	.datad(\instructioncounter2|Equal0~1_combout ),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~4 .lut_mask = 16'h4400;
defparam \instructioncounter2|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~0 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~0_combout  = (\pc|output1 [0] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pc|output1 [0]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~0_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~0 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N13
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [3]));

// Location: LCFF_X32_Y24_N27
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [1]));

// Location: LCCOMB_X32_Y24_N12
cycloneii_lcell_comb \dmem|data_seg|mem0~10 (
// Equation(s):
// \dmem|data_seg|mem0~10_combout  = (\EXMEMPipe|O_outEXMEM [3] & (\dmem|stack_seg|mem3_rtl_0_bypass [3] & (\dmem|stack_seg|mem3_rtl_0_bypass [1] $ (!\EXMEMPipe|O_outEXMEM [2])))) # (!\EXMEMPipe|O_outEXMEM [3] & (!\dmem|stack_seg|mem3_rtl_0_bypass [3] & 
// (\dmem|stack_seg|mem3_rtl_0_bypass [1] $ (!\EXMEMPipe|O_outEXMEM [2]))))

	.dataa(\EXMEMPipe|O_outEXMEM [3]),
	.datab(\dmem|stack_seg|mem3_rtl_0_bypass [1]),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [3]),
	.datad(\EXMEMPipe|O_outEXMEM [2]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~10 .lut_mask = 16'h8421;
defparam \dmem|data_seg|mem0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N9
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [11]));

// Location: LCFF_X32_Y24_N11
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [9]));

// Location: LCCOMB_X32_Y24_N10
cycloneii_lcell_comb \dmem|data_seg|mem0~13 (
// Equation(s):
// \dmem|data_seg|mem0~13_combout  = (\EXMEMPipe|O_outEXMEM [6] & (\dmem|stack_seg|mem3_rtl_0_bypass [9] & (\dmem|stack_seg|mem3_rtl_0_bypass [11] $ (!\EXMEMPipe|O_outEXMEM [7])))) # (!\EXMEMPipe|O_outEXMEM [6] & (!\dmem|stack_seg|mem3_rtl_0_bypass [9] & 
// (\dmem|stack_seg|mem3_rtl_0_bypass [11] $ (!\EXMEMPipe|O_outEXMEM [7]))))

	.dataa(\EXMEMPipe|O_outEXMEM [6]),
	.datab(\dmem|stack_seg|mem3_rtl_0_bypass [11]),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [9]),
	.datad(\EXMEMPipe|O_outEXMEM [7]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~13 .lut_mask = 16'h8421;
defparam \dmem|data_seg|mem0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N25
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [15]));

// Location: LCFF_X29_Y26_N25
cycloneii_lcell_ff \dmem|heap_seg|mem0~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem0~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~8_regout ));

// Location: LCFF_X31_Y26_N19
cycloneii_lcell_ff \dmem|stack_seg|mem0~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~8_regout ));

// Location: LCFF_X29_Y26_N11
cycloneii_lcell_ff \dmem|heap_seg|mem1~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~8_regout ));

// Location: LCFF_X27_Y27_N23
cycloneii_lcell_ff \dmem|stack_seg|mem1~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~8_regout ));

// Location: LCFF_X29_Y27_N31
cycloneii_lcell_ff \dmem|stack_seg|mem3~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~8_regout ));

// Location: LCFF_X31_Y24_N3
cycloneii_lcell_ff \dmem|heap_seg|mem3~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~8_regout ));

// Location: LCFF_X29_Y23_N9
cycloneii_lcell_ff \dmem|data_seg|mem1~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~1_regout ));

// Location: LCFF_X28_Y27_N11
cycloneii_lcell_ff \dmem|stack_seg|mem1_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1_rtl_0_bypass[21]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1_rtl_0_bypass [21]));

// Location: LCFF_X29_Y27_N25
cycloneii_lcell_ff \dmem|stack_seg|mem1~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~1_regout ));

// Location: LCFF_X28_Y23_N3
cycloneii_lcell_ff \dmem|heap_seg|mem1~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~1_regout ));

// Location: LCFF_X29_Y28_N15
cycloneii_lcell_ff \dmem|data_seg|mem1~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~2_regout ));

// Location: LCFF_X30_Y28_N21
cycloneii_lcell_ff \dmem|stack_seg|mem1_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1_rtl_0_bypass[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1_rtl_0_bypass [23]));

// Location: LCFF_X29_Y27_N23
cycloneii_lcell_ff \dmem|stack_seg|mem1~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~2_regout ));

// Location: LCFF_X29_Y26_N9
cycloneii_lcell_ff \dmem|heap_seg|mem1~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~2_regout ));

// Location: LCFF_X29_Y28_N13
cycloneii_lcell_ff \dmem|data_seg|mem1~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~4_regout ));

// Location: LCFF_X30_Y27_N29
cycloneii_lcell_ff \dmem|stack_seg|mem1_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1_rtl_0_bypass[27]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1_rtl_0_bypass [27]));

// Location: LCFF_X29_Y27_N17
cycloneii_lcell_ff \dmem|stack_seg|mem1~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~4_regout ));

// Location: LCFF_X29_Y26_N19
cycloneii_lcell_ff \dmem|heap_seg|mem1~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~4_regout ));

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~4 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~4_combout  = (\adder|output1[11]~18_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[11]~18_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~4_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~4 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N23
cycloneii_lcell_ff \dmem|data_seg|mem1~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~3_regout ));

// Location: LCFF_X29_Y25_N15
cycloneii_lcell_ff \dmem|stack_seg|mem1_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1_rtl_0_bypass[25]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1_rtl_0_bypass [25]));

// Location: LCFF_X29_Y27_N7
cycloneii_lcell_ff \dmem|stack_seg|mem1~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~3_regout ));

// Location: LCFF_X29_Y26_N21
cycloneii_lcell_ff \dmem|heap_seg|mem1~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~3_regout ));

// Location: LCFF_X29_Y23_N11
cycloneii_lcell_ff \dmem|data_seg|mem1~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~5_regout ));

// Location: LCFF_X28_Y27_N5
cycloneii_lcell_ff \dmem|stack_seg|mem1_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1_rtl_0_bypass[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1_rtl_0_bypass [29]));

// Location: LCFF_X29_Y27_N9
cycloneii_lcell_ff \dmem|stack_seg|mem1~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~5_regout ));

// Location: LCFF_X29_Y26_N31
cycloneii_lcell_ff \dmem|heap_seg|mem1~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~5_regout ));

// Location: LCFF_X29_Y27_N27
cycloneii_lcell_ff \dmem|stack_seg|mem0~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~6_regout ));

// Location: LCFF_X28_Y27_N3
cycloneii_lcell_ff \dmem|stack_seg|mem0_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0_rtl_0_bypass[31]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0_rtl_0_bypass [31]));

// Location: LCFF_X31_Y24_N25
cycloneii_lcell_ff \dmem|heap_seg|mem0~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem0~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~6_regout ));

// Location: LCFF_X31_Y25_N27
cycloneii_lcell_ff \dmem|data_seg|mem0~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~6_regout ));

// Location: LCFF_X28_Y23_N9
cycloneii_lcell_ff \dmem|heap_seg|mem0~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem0~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~7_regout ));

// Location: LCFF_X29_Y25_N21
cycloneii_lcell_ff \dmem|stack_seg|mem0_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0_rtl_0_bypass[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0_rtl_0_bypass [33]));

// Location: LCFF_X27_Y27_N9
cycloneii_lcell_ff \dmem|stack_seg|mem0~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|o_RT_DataEXMEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~7_regout ));

// Location: LCFF_X29_Y28_N5
cycloneii_lcell_ff \dmem|data_seg|mem0~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~7_regout ));

// Location: LCFF_X29_Y23_N5
cycloneii_lcell_ff \dmem|data_seg|mem1~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~6_regout ));

// Location: LCFF_X29_Y25_N7
cycloneii_lcell_ff \dmem|stack_seg|mem1_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1_rtl_0_bypass[31]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1_rtl_0_bypass [31]));

// Location: LCFF_X29_Y27_N5
cycloneii_lcell_ff \dmem|stack_seg|mem1~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~6_regout ));

// Location: LCFF_X28_Y23_N19
cycloneii_lcell_ff \dmem|heap_seg|mem1~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~6_regout ));

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~10 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~10_combout  = (\adder|output1[13]~22_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[13]~22_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~10_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~10 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N25
cycloneii_lcell_ff \dmem|data_seg|mem1~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|o_RT_DataEXMEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~7_regout ));

// Location: LCFF_X30_Y25_N3
cycloneii_lcell_ff \dmem|stack_seg|mem1_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1_rtl_0_bypass[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1_rtl_0_bypass [33]));

// Location: LCFF_X29_Y27_N11
cycloneii_lcell_ff \dmem|stack_seg|mem1~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem1~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem1~7_regout ));

// Location: LCFF_X28_Y23_N29
cycloneii_lcell_ff \dmem|heap_seg|mem1~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem1~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1~7_regout ));

// Location: LCCOMB_X19_Y21_N24
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~11 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~11_combout  = (\adder|output1[14]~24_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[14]~24_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~11_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~11 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N31
cycloneii_lcell_ff \dmem|data_seg|mem2~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem2~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~1_regout ));

// Location: LCFF_X29_Y27_N29
cycloneii_lcell_ff \dmem|stack_seg|mem2~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~1_regout ));

// Location: LCCOMB_X20_Y20_N4
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~13 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~13_combout  = (\adder|output1[16]~28_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[16]~28_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~13_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~13 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N29
cycloneii_lcell_ff \dmem|data_seg|mem2~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|o_RT_DataEXMEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~2_regout ));

// Location: LCFF_X28_Y27_N13
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [23]));

// Location: LCFF_X29_Y27_N15
cycloneii_lcell_ff \dmem|stack_seg|mem2~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~2_regout ));

// Location: LCFF_X28_Y23_N23
cycloneii_lcell_ff \dmem|heap_seg|mem2~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~2_regout ));

// Location: LCFF_X31_Y26_N25
cycloneii_lcell_ff \dmem|stack_seg|mem2~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~3_regout ));

// Location: LCFF_X31_Y24_N17
cycloneii_lcell_ff \dmem|heap_seg|mem2~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~3_regout ));

// Location: LCFF_X31_Y25_N11
cycloneii_lcell_ff \dmem|data_seg|mem2~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem2~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~4_regout ));

// Location: LCFF_X31_Y25_N1
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[27]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [27]));

// Location: LCFF_X31_Y26_N11
cycloneii_lcell_ff \dmem|stack_seg|mem2~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~4_regout ));

// Location: LCFF_X28_Y23_N13
cycloneii_lcell_ff \dmem|heap_seg|mem2~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~4_regout ));

// Location: LCFF_X31_Y28_N25
cycloneii_lcell_ff \dmem|data_seg|mem2~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem2~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~5_regout ));

// Location: LCFF_X31_Y28_N23
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [29]));

// Location: LCFF_X31_Y26_N17
cycloneii_lcell_ff \dmem|stack_seg|mem2~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~5_regout ));

// Location: LCFF_X31_Y24_N15
cycloneii_lcell_ff \dmem|heap_seg|mem2~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~5_regout ));

// Location: LCFF_X31_Y26_N7
cycloneii_lcell_ff \dmem|stack_seg|mem2~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~6_regout ));

// Location: LCFF_X32_Y26_N7
cycloneii_lcell_ff \dmem|heap_seg|mem2~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~6_regout ));

// Location: LCFF_X31_Y24_N9
cycloneii_lcell_ff \dmem|data_seg|mem2~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem2~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~7_regout ));

// Location: LCFF_X31_Y27_N25
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [33]));

// Location: LCFF_X31_Y26_N5
cycloneii_lcell_ff \dmem|stack_seg|mem2~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~7_regout ));

// Location: LCFF_X31_Y24_N27
cycloneii_lcell_ff \dmem|heap_seg|mem2~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~7_regout ));

// Location: LCFF_X29_Y28_N31
cycloneii_lcell_ff \dmem|data_seg|mem2~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem2~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~8_regout ));

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~20 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~20_combout  = (\adder|output1[23]~42_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[23]~42_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~20_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~20 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N1
cycloneii_lcell_ff \dmem|data_seg|mem3~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~1_regout ));

// Location: LCFF_X31_Y26_N13
cycloneii_lcell_ff \dmem|stack_seg|mem3~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~1_regout ));

// Location: LCFF_X31_Y24_N29
cycloneii_lcell_ff \dmem|data_seg|mem3~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~2_regout ));

// Location: LCFF_X30_Y24_N13
cycloneii_lcell_ff \dmem|stack_seg|mem3~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~2_regout ));

// Location: LCFF_X31_Y28_N13
cycloneii_lcell_ff \dmem|data_seg|mem3~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~3_regout ));

// Location: LCFF_X31_Y25_N17
cycloneii_lcell_ff \dmem|data_seg|mem3~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~4_regout ));

// Location: LCFF_X31_Y25_N7
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[27]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [27]));

// Location: LCFF_X30_Y24_N17
cycloneii_lcell_ff \dmem|stack_seg|mem3~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~4_regout ));

// Location: LCFF_X30_Y23_N3
cycloneii_lcell_ff \dmem|heap_seg|mem3~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~4_regout ));

// Location: LCFF_X31_Y24_N21
cycloneii_lcell_ff \dmem|data_seg|mem3~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|o_RT_DataEXMEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~5_regout ));

// Location: LCFF_X31_Y24_N11
cycloneii_lcell_ff \dmem|heap_seg|mem3~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|o_RT_DataEXMEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~5_regout ));

// Location: LCFF_X31_Y24_N13
cycloneii_lcell_ff \dmem|data_seg|mem3~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~6_regout ));

// Location: LCFF_X30_Y25_N1
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[31]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [31]));

// Location: LCFF_X30_Y24_N29
cycloneii_lcell_ff \dmem|stack_seg|mem3~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~6_regout ));

// Location: LCFF_X31_Y24_N19
cycloneii_lcell_ff \dmem|heap_seg|mem3~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~6_regout ));

// Location: LCFF_X31_Y25_N21
cycloneii_lcell_ff \dmem|data_seg|mem3~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~7_regout ));

// Location: LCFF_X31_Y25_N23
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[33] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[33]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [33]));

// Location: LCFF_X30_Y24_N15
cycloneii_lcell_ff \dmem|stack_seg|mem3~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~7_regout ));

// Location: LCFF_X28_Y23_N27
cycloneii_lcell_ff \dmem|heap_seg|mem3~7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~7feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~7_regout ));

// Location: LCFF_X28_Y28_N21
cycloneii_lcell_ff \dmem|heap_seg|mem0~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|o_RT_DataEXMEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~5_regout ));

// Location: LCFF_X29_Y24_N13
cycloneii_lcell_ff \dmem|stack_seg|mem0_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0_rtl_0_bypass[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0_rtl_0_bypass [29]));

// Location: LCFF_X30_Y24_N21
cycloneii_lcell_ff \dmem|stack_seg|mem0~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~5_regout ));

// Location: LCFF_X31_Y25_N9
cycloneii_lcell_ff \dmem|data_seg|mem0~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~5_regout ));

// Location: LCFF_X30_Y24_N11
cycloneii_lcell_ff \dmem|stack_seg|mem0~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~3_regout ));

// Location: LCFF_X29_Y28_N25
cycloneii_lcell_ff \dmem|data_seg|mem0~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~3_regout ));

// Location: LCFF_X29_Y27_N1
cycloneii_lcell_ff \dmem|stack_seg|mem0~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~4_regout ));

// Location: LCFF_X28_Y28_N5
cycloneii_lcell_ff \dmem|heap_seg|mem0~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~4_regout ));

// Location: LCFF_X29_Y28_N11
cycloneii_lcell_ff \dmem|data_seg|mem0~4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~4_regout ));

// Location: LCFF_X27_Y27_N31
cycloneii_lcell_ff \dmem|stack_seg|mem0~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~1_regout ));

// Location: LCFF_X27_Y28_N11
cycloneii_lcell_ff \dmem|data_seg|mem0_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0_rtl_0_bypass[21]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0_rtl_0_bypass [21]));

// Location: LCFF_X28_Y28_N31
cycloneii_lcell_ff \dmem|heap_seg|mem0~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem0~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~1_regout ));

// Location: LCFF_X29_Y28_N1
cycloneii_lcell_ff \dmem|data_seg|mem0~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~1_regout ));

// Location: LCFF_X29_Y27_N3
cycloneii_lcell_ff \dmem|stack_seg|mem0~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0~2_regout ));

// Location: LCFF_X28_Y28_N13
cycloneii_lcell_ff \dmem|heap_seg|mem0~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem0~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~2_regout ));

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \IDEXPipe|i_Write_EnableIDEX~2 (
// Equation(s):
// \IDEXPipe|i_Write_EnableIDEX~2_combout  = (\IFIDPipe|instructionROMOutIFID [31] & ((\IFIDPipe|instructionROMOutIFID [28]) # ((!\IFIDPipe|instructionROMOutIFID [29]) # (!\IDEXPipe|i_Write_EnableIDEX~1_combout )))) # (!\IFIDPipe|instructionROMOutIFID [31] & 
// ((\IFIDPipe|instructionROMOutIFID [29]) # ((!\IFIDPipe|instructionROMOutIFID [28] & \IDEXPipe|i_Write_EnableIDEX~1_combout ))))

	.dataa(\IFIDPipe|instructionROMOutIFID [31]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IDEXPipe|i_Write_EnableIDEX~1_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID [29]),
	.cin(gnd),
	.combout(\IDEXPipe|i_Write_EnableIDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|i_Write_EnableIDEX~2 .lut_mask = 16'hDFBA;
defparam \IDEXPipe|i_Write_EnableIDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneii_lcell_comb \myInstructionROM|rom~4 (
// Equation(s):
// \myInstructionROM|rom~4_combout  = (\myInstructionROM|Add0~4_combout ) # ((\myInstructionROM|Add0~8_combout ) # ((\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~6_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~4_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~4 .lut_mask = 16'hFFEC;
defparam \myInstructionROM|rom~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneii_lcell_comb \myInstructionROM|rom~6 (
// Equation(s):
// \myInstructionROM|rom~6_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~4_combout ) # (!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// ((\myInstructionROM|Add0~4_combout ) # ((\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~6_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~6 .lut_mask = 16'h54CE;
defparam \myInstructionROM|rom~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneii_lcell_comb \myInstructionROM|rom~10 (
// Equation(s):
// \myInstructionROM|rom~10_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~8_combout )) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~10_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~10 .lut_mask = 16'h0820;
defparam \myInstructionROM|rom~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \myInstructionROM|rom~34 (
// Equation(s):
// \myInstructionROM|rom~34_combout  = (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|Add0~0_combout  $ (\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~8_combout  & 
// (\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~6_combout ) # (!\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~34_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~34 .lut_mask = 16'h5128;
defparam \myInstructionROM|rom~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N6
cycloneii_lcell_comb \myInstructionROM|rom~46 (
// Equation(s):
// \myInstructionROM|rom~46_combout  = (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|Add0~0_combout  $ (\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~8_combout  & 
// (\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~6_combout ) # (!\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~46_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~46 .lut_mask = 16'h0D60;
defparam \myInstructionROM|rom~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneii_lcell_comb \myInstructionROM|rom~62 (
// Equation(s):
// \myInstructionROM|rom~62_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~2_combout ) # (!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~4_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~62_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~62 .lut_mask = 16'h108C;
defparam \myInstructionROM|rom~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N12
cycloneii_lcell_comb \myInstructionROM|rom~79 (
// Equation(s):
// \myInstructionROM|rom~79_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~12_combout  $ (((!\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~8_combout ))))) # (!\myInstructionROM|Add0~0_combout  & 
// (((\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~79_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~79 .lut_mask = 16'hF582;
defparam \myInstructionROM|rom~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneii_lcell_comb \myInstructionROM|rom~86 (
// Equation(s):
// \myInstructionROM|rom~86_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  $ ((\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~4_combout  & 
// (!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~86_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~86 .lut_mask = 16'h4948;
defparam \myInstructionROM|rom~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \myInstructionROM|rom~101 (
// Equation(s):
// \myInstructionROM|rom~101_combout  = ((!\myInstructionROM|Add0~6_combout  & ((!\myInstructionROM|Add0~2_combout ) # (!\myInstructionROM|Add0~0_combout )))) # (!\myInstructionROM|Add0~12_combout )

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~101_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~101 .lut_mask = 16'h13FF;
defparam \myInstructionROM|rom~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N12
cycloneii_lcell_comb \myInstructionROM|rom~137 (
// Equation(s):
// \myInstructionROM|rom~137_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~0_combout ) # (\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// ((\myInstructionROM|Add0~6_combout  & ((!\myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~137_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~137 .lut_mask = 16'h0E38;
defparam \myInstructionROM|rom~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \myInstructionROM|rom~150 (
// Equation(s):
// \myInstructionROM|rom~150_combout  = (\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~4_combout )

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~150_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~150 .lut_mask = 16'h00AA;
defparam \myInstructionROM|rom~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N24
cycloneii_lcell_comb \myInstructionROM|rom~172 (
// Equation(s):
// \myInstructionROM|rom~172_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~171_combout  & ((\myInstructionROM|rom~27_combout ))) # (!\myInstructionROM|rom~171_combout  & (\myInstructionROM|rom~26_combout )))) # 
// (!\myInstructionROM|Add0~4_combout  & (((\myInstructionROM|rom~26_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|rom~171_combout ),
	.datac(\myInstructionROM|rom~26_combout ),
	.datad(\myInstructionROM|rom~27_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~172_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~172 .lut_mask = 16'hF870;
defparam \myInstructionROM|rom~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneii_lcell_comb \myInstructionROM|rom~185 (
// Equation(s):
// \myInstructionROM|rom~185_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~0_combout  & ((!\myInstructionROM|Add0~4_combout )))) # (!\myInstructionROM|Add0~2_combout  & (((!\myInstructionROM|Add0~6_combout  & 
// \myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~185_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~185 .lut_mask = 16'h0522;
defparam \myInstructionROM|rom~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneii_lcell_comb \myInstructionROM|rom~187 (
// Equation(s):
// \myInstructionROM|rom~187_combout  = (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~8_combout ) # (!\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~187_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~187 .lut_mask = 16'h4404;
defparam \myInstructionROM|rom~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneii_lcell_comb \myInstructionROM|rom~188 (
// Equation(s):
// \myInstructionROM|rom~188_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  $ (((!\myInstructionROM|Add0~8_combout ) # (!\myInstructionROM|Add0~6_combout ))))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~6_combout  $ (((\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~8_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~188_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~188 .lut_mask = 16'hD236;
defparam \myInstructionROM|rom~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N6
cycloneii_lcell_comb \myInstructionROM|rom~189 (
// Equation(s):
// \myInstructionROM|rom~189_combout  = (\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|rom~188_combout )) # (!\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|rom~187_combout )))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|rom~188_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|rom~187_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~189_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~189 .lut_mask = 16'h7020;
defparam \myInstructionROM|rom~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N20
cycloneii_lcell_comb \myInstructionROM|rom~193 (
// Equation(s):
// \myInstructionROM|rom~193_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout ))) # (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~6_combout  & 
// (\myInstructionROM|Add0~4_combout  $ (\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~193_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~193 .lut_mask = 16'h2034;
defparam \myInstructionROM|rom~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cycloneii_lcell_comb \dmem|data_seg|mem3~10 (
// Equation(s):
// \dmem|data_seg|mem3~10_combout  = (!\EXMEMPipe|O_outEXMEM [6] & (!\EXMEMPipe|O_outEXMEM [4] & (!\EXMEMPipe|O_outEXMEM [5] & !\EXMEMPipe|O_outEXMEM [7])))

	.dataa(\EXMEMPipe|O_outEXMEM [6]),
	.datab(\EXMEMPipe|O_outEXMEM [4]),
	.datac(\EXMEMPipe|O_outEXMEM [5]),
	.datad(\EXMEMPipe|O_outEXMEM [7]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~10 .lut_mask = 16'h0001;
defparam \dmem|data_seg|mem3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y28_N25
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[9]~114_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [9]));

// Location: LCFF_X19_Y24_N1
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[11]~142_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [11]));

// Location: LCFF_X25_Y26_N9
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|o_RT_DataEXMEM[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [10]));

// Location: LCFF_X22_Y22_N27
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[12]~143_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [12]));

// Location: LCFF_X22_Y22_N25
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[13]~135_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [13]));

// Location: LCFF_X25_Y27_N5
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[14]~118_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [14]));

// Location: LCCOMB_X16_Y21_N12
cycloneii_lcell_comb \myInstructionROM|rom~227 (
// Equation(s):
// \myInstructionROM|rom~227_combout  = (\myInstructionROM|Add0~6_combout  & (((\myInstructionROM|Add0~10_combout  & \myInstructionROM|Add0~2_combout )) # (!\myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~6_combout  & 
// ((\myInstructionROM|Add0~10_combout ) # ((\myInstructionROM|Add0~2_combout ) # (\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~227_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~227 .lut_mask = 16'hB3FE;
defparam \myInstructionROM|rom~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneii_lcell_comb \myInstructionROM|rom~228 (
// Equation(s):
// \myInstructionROM|rom~228_combout  = (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & !\myInstructionROM|rom~227_combout )))

	.dataa(\myInstructionROM|Add0~12_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|rom~227_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~228_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~228 .lut_mask = 16'h0040;
defparam \myInstructionROM|rom~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N24
cycloneii_lcell_comb \myInstructionROM|rom~231 (
// Equation(s):
// \myInstructionROM|rom~231_combout  = (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  $ (\myInstructionROM|Add0~2_combout )))) # (!\myInstructionROM|Add0~4_combout  & 
// (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  $ (!\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~2_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~231_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~231 .lut_mask = 16'h2980;
defparam \myInstructionROM|rom~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \alu|Equal1~23 (
// Equation(s):
// \alu|Equal1~23_combout  = \muxShift1|output1[30]~57_combout  $ (((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[30]~112_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\muxShift1|output1[30]~57_combout ),
	.datad(\mux101|output1[30]~112_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~23 .lut_mask = 16'h4B78;
defparam \alu|Equal1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cycloneii_lcell_comb \MEMWBPipe|readdata_outMEMWB[13]~15 (
// Equation(s):
// \MEMWBPipe|readdata_outMEMWB[13]~15_combout  = ((\EXMEMPipe|lbunsigned_outEXMEM~regout ) # ((\dmem|Equal2~4_combout  & \EXMEMPipe|O_outEXMEM [31]))) # (!\dmem|WideNor0~combout )

	.dataa(\dmem|WideNor0~combout ),
	.datab(\EXMEMPipe|lbunsigned_outEXMEM~regout ),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [31]),
	.cin(gnd),
	.combout(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|readdata_outMEMWB[13]~15 .lut_mask = 16'hFDDD;
defparam \MEMWBPipe|readdata_outMEMWB[13]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \dmem|readdata_out[8]~79 (
// Equation(s):
// \dmem|readdata_out[8]~79_combout  = (\dmem|readdata_out[8]~20_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (!\MEMWBPipe|readdata_outMEMWB[13]~15_combout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datac(\dmem|readdata_out[8]~20_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[8]~79_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[8]~79 .lut_mask = 16'hE0F0;
defparam \dmem|readdata_out[8]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \dmem|readdata_out[9]~80 (
// Equation(s):
// \dmem|readdata_out[9]~80_combout  = (\dmem|readdata_out[9]~22_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (!\MEMWBPipe|readdata_outMEMWB[13]~15_combout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|readdata_out[9]~22_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[9]~80_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[9]~80 .lut_mask = 16'hFB00;
defparam \dmem|readdata_out[9]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N6
cycloneii_lcell_comb \alu|ShiftRight0~146 (
// Equation(s):
// \alu|ShiftRight0~146_combout  = (\alu|ShiftRight0~73_combout ) # ((\IDEXPipe|instructionROMOutIDEX [15] & \IDEXPipe|mux2SelectIDEX~regout ))

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~146 .lut_mask = 16'hFFC0;
defparam \alu|ShiftRight0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \dmem|readdata_out[11]~81 (
// Equation(s):
// \dmem|readdata_out[11]~81_combout  = (\dmem|readdata_out[11]~24_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (!\MEMWBPipe|readdata_outMEMWB[13]~15_combout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|readdata_out[11]~24_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[11]~81_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[11]~81 .lut_mask = 16'hFB00;
defparam \dmem|readdata_out[11]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N0
cycloneii_lcell_comb \alu|ShiftRight0~149 (
// Equation(s):
// \alu|ShiftRight0~149_combout  = (\alu|ShiftRight0~89_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~89_combout ),
	.datad(\IDEXPipe|instructionROMOutIDEX [15]),
	.cin(gnd),
	.combout(\alu|ShiftRight0~149_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~149 .lut_mask = 16'hFAF0;
defparam \alu|ShiftRight0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \dmem|readdata_out[10]~82 (
// Equation(s):
// \dmem|readdata_out[10]~82_combout  = (\dmem|readdata_out[10]~26_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (!\MEMWBPipe|readdata_outMEMWB[13]~15_combout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|readdata_out[10]~26_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[10]~82 .lut_mask = 16'hFB00;
defparam \dmem|readdata_out[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneii_lcell_comb \dmem|readdata_out[12]~83 (
// Equation(s):
// \dmem|readdata_out[12]~83_combout  = (\dmem|readdata_out[12]~28_combout  & (((\EXMEMPipe|lbsigned_outEXMEM~regout ) # (\MEMWBPipe|readdata_outMEMWB[13]~12_combout )) # (!\MEMWBPipe|readdata_outMEMWB[13]~15_combout )))

	.dataa(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|readdata_out[12]~28_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[12]~83 .lut_mask = 16'hFD00;
defparam \dmem|readdata_out[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \dmem|readdata_out[13]~84 (
// Equation(s):
// \dmem|readdata_out[13]~84_combout  = (\dmem|readdata_out[13]~30_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (!\MEMWBPipe|readdata_outMEMWB[13]~15_combout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datad(\dmem|readdata_out[13]~30_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[13]~84_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[13]~84 .lut_mask = 16'hFB00;
defparam \dmem|readdata_out[13]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \dmem|readdata_out[14]~85 (
// Equation(s):
// \dmem|readdata_out[14]~85_combout  = (\dmem|readdata_out[14]~32_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\MEMWBPipe|readdata_outMEMWB[13]~12_combout ) # (!\MEMWBPipe|readdata_outMEMWB[13]~15_combout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[13]~12_combout ),
	.datac(\dmem|readdata_out[14]~32_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[13]~15_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[14]~85 .lut_mask = 16'hE0F0;
defparam \dmem|readdata_out[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N8
cycloneii_lcell_comb \alu|ShiftLeft0~135 (
// Equation(s):
// \alu|ShiftLeft0~135_combout  = (\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftLeft0~107_combout )))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftLeft0~107_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~135 .lut_mask = 16'hA280;
defparam \alu|ShiftLeft0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N18
cycloneii_lcell_comb \alu|ShiftLeft0~136 (
// Equation(s):
// \alu|ShiftLeft0~136_combout  = (\muxShift1|output1[2]~62_combout  & (!\muxShift1|output1[1]~71_combout  & (!\muxShift1|output1[3]~65_combout  & \alu|ShiftLeft0~34_combout )))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~136 .lut_mask = 16'h0200;
defparam \alu|ShiftLeft0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N30
cycloneii_lcell_comb \alu|ShiftLeft0~138 (
// Equation(s):
// \alu|ShiftLeft0~138_combout  = (\alu|ShiftLeft0~78_combout  & ((\IDEXPipe|muxShiftSelectIDEX~regout ) # ((!\muxShift1|output1[3]~77_combout  & !\muxShift1|output1[2]~76_combout ))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\muxShift1|output1[3]~77_combout ),
	.datac(\alu|ShiftLeft0~78_combout ),
	.datad(\muxShift1|output1[2]~76_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~138 .lut_mask = 16'hA0B0;
defparam \alu|ShiftLeft0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N10
cycloneii_lcell_comb \alu|ShiftRight0~166 (
// Equation(s):
// \alu|ShiftRight0~166_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~65_combout )))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~166_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~166 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N22
cycloneii_lcell_comb \alu|ShiftLeft0~144 (
// Equation(s):
// \alu|ShiftLeft0~144_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & ((\IDEXPipe|instructionROMOutIDEX [15]))) # (!\IDEXPipe|mux2SelectIDEX~regout  & (\alu|ShiftLeft0~115_combout ))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~115_combout ),
	.datad(\IDEXPipe|instructionROMOutIDEX [15]),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~144 .lut_mask = 16'hFA50;
defparam \alu|ShiftLeft0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N24
cycloneii_lcell_comb \alu|ShiftLeft0~145 (
// Equation(s):
// \alu|ShiftLeft0~145_combout  = (\alu|ShiftLeft0~125_combout ) # ((\IDEXPipe|instructionROMOutIDEX [15] & \IDEXPipe|mux2SelectIDEX~regout ))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(vcc),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftLeft0~125_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~145 .lut_mask = 16'hFFA0;
defparam \alu|ShiftLeft0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N14
cycloneii_lcell_comb \alu|ShiftLeft0~146 (
// Equation(s):
// \alu|ShiftLeft0~146_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftLeft0~118_combout )))

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\alu|ShiftLeft0~118_combout ),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~146 .lut_mask = 16'hCCF0;
defparam \alu|ShiftLeft0~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cycloneii_lcell_comb \alu|ShiftLeft0~148 (
// Equation(s):
// \alu|ShiftLeft0~148_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\alu|ShiftLeft0~132_combout ) # (\alu|ShiftLeft0~133_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\alu|ShiftLeft0~132_combout ),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftLeft0~133_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~148 .lut_mask = 16'hAFAC;
defparam \alu|ShiftLeft0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N0
cycloneii_lcell_comb \mux101|output1[11]~142 (
// Equation(s):
// \mux101|output1[11]~142_combout  = (\mux101|output1[11]~69_combout ) # ((\hdnsMEM|hazardReg2~7_combout  & (\EXMEMPipe|O_outEXMEM [11] & \hdnsMEM|hazardReg1~9_combout )))

	.dataa(\hdnsMEM|hazardReg2~7_combout ),
	.datab(\mux101|output1[11]~69_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [11]),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\mux101|output1[11]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[11]~142 .lut_mask = 16'hECCC;
defparam \mux101|output1[11]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \mux101|output1[12]~143 (
// Equation(s):
// \mux101|output1[12]~143_combout  = (\mux101|output1[12]~73_combout ) # ((\EXMEMPipe|O_outEXMEM [12] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [12]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\mux101|output1[12]~73_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[12]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[12]~143 .lut_mask = 16'hF8F0;
defparam \mux101|output1[12]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N24
cycloneii_lcell_comb \pc|output1[7]~5 (
// Equation(s):
// \pc|output1[7]~5_combout  = !\mux5|output1[7]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux5|output1[7]~17_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|output1[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[7]~5 .lut_mask = 16'h0F0F;
defparam \pc|output1[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N16
cycloneii_lcell_comb \pc|output1[10]~8 (
// Equation(s):
// \pc|output1[10]~8_combout  = !\mux5|output1[10]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[10]~23_combout ),
	.cin(gnd),
	.combout(\pc|output1[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[10]~8 .lut_mask = 16'h00FF;
defparam \pc|output1[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \pc|output1[11]~9 (
// Equation(s):
// \pc|output1[11]~9_combout  = !\mux5|output1[11]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[11]~25_combout ),
	.cin(gnd),
	.combout(\pc|output1[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[11]~9 .lut_mask = 16'h00FF;
defparam \pc|output1[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N22
cycloneii_lcell_comb \pc|output1[12]~10 (
// Equation(s):
// \pc|output1[12]~10_combout  = !\mux5|output1[12]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[12]~27_combout ),
	.cin(gnd),
	.combout(\pc|output1[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[12]~10 .lut_mask = 16'h00FF;
defparam \pc|output1[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N26
cycloneii_lcell_comb \pc|output1[15]~13 (
// Equation(s):
// \pc|output1[15]~13_combout  = !\mux5|output1[15]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[15]~33_combout ),
	.cin(gnd),
	.combout(\pc|output1[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[15]~13 .lut_mask = 16'h00FF;
defparam \pc|output1[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N24
cycloneii_lcell_comb \pc|output1[16]~14 (
// Equation(s):
// \pc|output1[16]~14_combout  = !\mux5|output1[16]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[16]~35_combout ),
	.cin(gnd),
	.combout(\pc|output1[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[16]~14 .lut_mask = 16'h00FF;
defparam \pc|output1[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cycloneii_lcell_comb \dmem|heap_seg|mem0~9 (
// Equation(s):
// \dmem|heap_seg|mem0~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [7]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0~9 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \dmem|stack_seg|mem0~9 (
// Equation(s):
// \dmem|stack_seg|mem0~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [7]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0~9 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cycloneii_lcell_comb \dmem|heap_seg|mem1~9 (
// Equation(s):
// \dmem|heap_seg|mem1~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [15]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~9 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N22
cycloneii_lcell_comb \dmem|stack_seg|mem1~9 (
// Equation(s):
// \dmem|stack_seg|mem1~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~9 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cycloneii_lcell_comb \dmem|stack_seg|mem3~11 (
// Equation(s):
// \dmem|stack_seg|mem3~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~11 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \dmem|heap_seg|mem3~12 (
// Equation(s):
// \dmem|heap_seg|mem3~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [31]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~12 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \dmem|data_seg|mem1~10 (
// Equation(s):
// \dmem|data_seg|mem1~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1~10 .lut_mask = 16'h0F0F;
defparam \dmem|data_seg|mem1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[21]~0 (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[21]~0_combout  = !\EXMEMPipe|o_RT_DataEXMEM [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [8]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[21]~0 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cycloneii_lcell_comb \dmem|stack_seg|mem1~10 (
// Equation(s):
// \dmem|stack_seg|mem1~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [8]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~10 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \dmem|heap_seg|mem1~10 (
// Equation(s):
// \dmem|heap_seg|mem1~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~10 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N12
cycloneii_lcell_comb \dmem|data_seg|mem1~11 (
// Equation(s):
// \dmem|data_seg|mem1~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [11]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1~11 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N28
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[27]~1 (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[27]~1_combout  = !\EXMEMPipe|o_RT_DataEXMEM [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [11]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[27]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[27]~1 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[27]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cycloneii_lcell_comb \dmem|stack_seg|mem1~11 (
// Equation(s):
// \dmem|stack_seg|mem1~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~11 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cycloneii_lcell_comb \dmem|heap_seg|mem1~11 (
// Equation(s):
// \dmem|heap_seg|mem1~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~11 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N22
cycloneii_lcell_comb \dmem|data_seg|mem1~12 (
// Equation(s):
// \dmem|data_seg|mem1~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [10]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1~12 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[25]~2 (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[25]~2_combout  = !\EXMEMPipe|o_RT_DataEXMEM [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [10]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[25]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[25]~2 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[25]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cycloneii_lcell_comb \dmem|stack_seg|mem1~12 (
// Equation(s):
// \dmem|stack_seg|mem1~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [10]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~12 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cycloneii_lcell_comb \dmem|heap_seg|mem1~12 (
// Equation(s):
// \dmem|heap_seg|mem1~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~12 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cycloneii_lcell_comb \dmem|stack_seg|mem0~10 (
// Equation(s):
// \dmem|stack_seg|mem0~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [5]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0~10 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[31]~0 (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[31]~0_combout  = !\EXMEMPipe|o_RT_DataEXMEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [5]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[31]~0 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \dmem|heap_seg|mem0~10 (
// Equation(s):
// \dmem|heap_seg|mem0~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [5]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0~10 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \dmem|data_seg|mem0~17 (
// Equation(s):
// \dmem|data_seg|mem0~17_combout  = !\EXMEMPipe|o_RT_DataEXMEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [5]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~17 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneii_lcell_comb \dmem|data_seg|mem1~13 (
// Equation(s):
// \dmem|data_seg|mem1~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1~13 .lut_mask = 16'h0F0F;
defparam \dmem|data_seg|mem1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[31]~3 (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[31]~3_combout  = !\EXMEMPipe|o_RT_DataEXMEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [13]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[31]~3 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cycloneii_lcell_comb \dmem|stack_seg|mem1~13 (
// Equation(s):
// \dmem|stack_seg|mem1~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [13]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~13 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \dmem|heap_seg|mem1~13 (
// Equation(s):
// \dmem|heap_seg|mem1~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~13 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \dmem|data_seg|mem2~9 (
// Equation(s):
// \dmem|data_seg|mem2~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [16]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem2~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem2~9 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cycloneii_lcell_comb \dmem|stack_seg|mem2~9 (
// Equation(s):
// \dmem|stack_seg|mem2~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~9 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \dmem|stack_seg|mem2~10 (
// Equation(s):
// \dmem|stack_seg|mem2~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [18]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~10 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \dmem|heap_seg|mem2~10 (
// Equation(s):
// \dmem|heap_seg|mem2~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [18]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~10 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \dmem|data_seg|mem2~11 (
// Equation(s):
// \dmem|data_seg|mem2~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [19]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem2~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem2~11 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[27]~2 (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[27]~2_combout  = !\EXMEMPipe|o_RT_DataEXMEM [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [19]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[27]~2 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N10
cycloneii_lcell_comb \dmem|stack_seg|mem2~11 (
// Equation(s):
// \dmem|stack_seg|mem2~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [19]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~11 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \dmem|heap_seg|mem2~11 (
// Equation(s):
// \dmem|heap_seg|mem2~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [19]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~11 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N6
cycloneii_lcell_comb \dmem|stack_seg|mem2~12 (
// Equation(s):
// \dmem|stack_seg|mem2~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [21]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~12 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N6
cycloneii_lcell_comb \dmem|heap_seg|mem2~12 (
// Equation(s):
// \dmem|heap_seg|mem2~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [21]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~12 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N30
cycloneii_lcell_comb \dmem|data_seg|mem2~13 (
// Equation(s):
// \dmem|data_seg|mem2~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [23]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem2~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem2~13 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N0
cycloneii_lcell_comb \dmem|data_seg|mem3~15 (
// Equation(s):
// \dmem|data_seg|mem3~15_combout  = !\EXMEMPipe|o_RT_DataEXMEM [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [24]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~15 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N12
cycloneii_lcell_comb \dmem|stack_seg|mem3~12 (
// Equation(s):
// \dmem|stack_seg|mem3~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [24]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~12 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N12
cycloneii_lcell_comb \dmem|data_seg|mem3~16 (
// Equation(s):
// \dmem|data_seg|mem3~16_combout  = !\EXMEMPipe|o_RT_DataEXMEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [26]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~16 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \dmem|data_seg|mem3~17 (
// Equation(s):
// \dmem|data_seg|mem3~17_combout  = !\EXMEMPipe|o_RT_DataEXMEM [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [27]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~17 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[27]~4 (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[27]~4_combout  = !\EXMEMPipe|o_RT_DataEXMEM [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [27]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[27]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[27]~4 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[27]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneii_lcell_comb \dmem|stack_seg|mem3~14 (
// Equation(s):
// \dmem|stack_seg|mem3~14_combout  = !\EXMEMPipe|o_RT_DataEXMEM [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [27]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~14 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \dmem|heap_seg|mem3~15 (
// Equation(s):
// \dmem|heap_seg|mem3~15_combout  = !\EXMEMPipe|o_RT_DataEXMEM [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [27]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~15 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \dmem|data_seg|mem3~18 (
// Equation(s):
// \dmem|data_seg|mem3~18_combout  = !\EXMEMPipe|o_RT_DataEXMEM [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [29]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~18 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[31]~5 (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[31]~5_combout  = !\EXMEMPipe|o_RT_DataEXMEM [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [29]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[31]~5 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cycloneii_lcell_comb \dmem|stack_seg|mem3~15 (
// Equation(s):
// \dmem|stack_seg|mem3~15_combout  = !\EXMEMPipe|o_RT_DataEXMEM [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [29]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~15 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \dmem|heap_seg|mem3~16 (
// Equation(s):
// \dmem|heap_seg|mem3~16_combout  = !\EXMEMPipe|o_RT_DataEXMEM [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [29]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~16 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneii_lcell_comb \dmem|stack_seg|mem0~11 (
// Equation(s):
// \dmem|stack_seg|mem0~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [2]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0~11 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N24
cycloneii_lcell_comb \dmem|data_seg|mem0~18 (
// Equation(s):
// \dmem|data_seg|mem0~18_combout  = !\EXMEMPipe|o_RT_DataEXMEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [2]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~18 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cycloneii_lcell_comb \dmem|stack_seg|mem0~12 (
// Equation(s):
// \dmem|stack_seg|mem0~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0~12 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N4
cycloneii_lcell_comb \dmem|heap_seg|mem0~12 (
// Equation(s):
// \dmem|heap_seg|mem0~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [3]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0~12 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N10
cycloneii_lcell_comb \dmem|data_seg|mem0~19 (
// Equation(s):
// \dmem|data_seg|mem0~19_combout  = !\EXMEMPipe|o_RT_DataEXMEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~19_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~19 .lut_mask = 16'h0F0F;
defparam \dmem|data_seg|mem0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N30
cycloneii_lcell_comb \dmem|stack_seg|mem0~13 (
// Equation(s):
// \dmem|stack_seg|mem0~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [0]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0~13 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N10
cycloneii_lcell_comb \dmem|data_seg|mem0_rtl_0_bypass[21]~1 (
// Equation(s):
// \dmem|data_seg|mem0_rtl_0_bypass[21]~1_combout  = !\EXMEMPipe|o_RT_DataEXMEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [0]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0_rtl_0_bypass[21]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0_bypass[21]~1 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem0_rtl_0_bypass[21]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N30
cycloneii_lcell_comb \dmem|heap_seg|mem0~13 (
// Equation(s):
// \dmem|heap_seg|mem0~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0~13 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N0
cycloneii_lcell_comb \dmem|data_seg|mem0~20 (
// Equation(s):
// \dmem|data_seg|mem0~20_combout  = !\EXMEMPipe|o_RT_DataEXMEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~20_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~20 .lut_mask = 16'h0F0F;
defparam \dmem|data_seg|mem0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N24
cycloneii_lcell_comb \dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell (
// Equation(s):
// \dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell_combout  = !\dmem|data_seg|mem0_rtl_0_bypass [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem0_rtl_0_bypass[21]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N14
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell_combout  = !\dmem|stack_seg|mem0_rtl_0_bypass [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell_combout  = !\dmem|stack_seg|mem1_rtl_0_bypass [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[21]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell_combout  = !\dmem|stack_seg|mem1_rtl_0_bypass [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|stack_seg|mem1_rtl_0_bypass [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[25]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N16
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell_combout  = !\dmem|stack_seg|mem1_rtl_0_bypass [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[27]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell_combout  = !\dmem|stack_seg|mem1_rtl_0_bypass [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell_combout  = !\dmem|stack_seg|mem2_rtl_0_bypass [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[27]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell_combout  = !\dmem|stack_seg|mem3_rtl_0_bypass [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[27]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell_combout  = !\dmem|stack_seg|mem3_rtl_0_bypass [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[5]));
// synopsys translate_off
defparam \serial_in[5]~I .input_async_reset = "none";
defparam \serial_in[5]~I .input_power_up = "low";
defparam \serial_in[5]~I .input_register_mode = "none";
defparam \serial_in[5]~I .input_sync_reset = "none";
defparam \serial_in[5]~I .oe_async_reset = "none";
defparam \serial_in[5]~I .oe_power_up = "low";
defparam \serial_in[5]~I .oe_register_mode = "none";
defparam \serial_in[5]~I .oe_sync_reset = "none";
defparam \serial_in[5]~I .operation_mode = "input";
defparam \serial_in[5]~I .output_async_reset = "none";
defparam \serial_in[5]~I .output_power_up = "low";
defparam \serial_in[5]~I .output_register_mode = "none";
defparam \serial_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[6]));
// synopsys translate_off
defparam \serial_in[6]~I .input_async_reset = "none";
defparam \serial_in[6]~I .input_power_up = "low";
defparam \serial_in[6]~I .input_register_mode = "none";
defparam \serial_in[6]~I .input_sync_reset = "none";
defparam \serial_in[6]~I .oe_async_reset = "none";
defparam \serial_in[6]~I .oe_power_up = "low";
defparam \serial_in[6]~I .oe_register_mode = "none";
defparam \serial_in[6]~I .oe_sync_reset = "none";
defparam \serial_in[6]~I .operation_mode = "input";
defparam \serial_in[6]~I .output_async_reset = "none";
defparam \serial_in[6]~I .output_power_up = "low";
defparam \serial_in[6]~I .output_register_mode = "none";
defparam \serial_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[4]));
// synopsys translate_off
defparam \serial_in[4]~I .input_async_reset = "none";
defparam \serial_in[4]~I .input_power_up = "low";
defparam \serial_in[4]~I .input_register_mode = "none";
defparam \serial_in[4]~I .input_sync_reset = "none";
defparam \serial_in[4]~I .oe_async_reset = "none";
defparam \serial_in[4]~I .oe_power_up = "low";
defparam \serial_in[4]~I .oe_register_mode = "none";
defparam \serial_in[4]~I .oe_sync_reset = "none";
defparam \serial_in[4]~I .operation_mode = "input";
defparam \serial_in[4]~I .output_async_reset = "none";
defparam \serial_in[4]~I .output_power_up = "low";
defparam \serial_in[4]~I .output_register_mode = "none";
defparam \serial_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[2]));
// synopsys translate_off
defparam \serial_in[2]~I .input_async_reset = "none";
defparam \serial_in[2]~I .input_power_up = "low";
defparam \serial_in[2]~I .input_register_mode = "none";
defparam \serial_in[2]~I .input_sync_reset = "none";
defparam \serial_in[2]~I .oe_async_reset = "none";
defparam \serial_in[2]~I .oe_power_up = "low";
defparam \serial_in[2]~I .oe_register_mode = "none";
defparam \serial_in[2]~I .oe_sync_reset = "none";
defparam \serial_in[2]~I .operation_mode = "input";
defparam \serial_in[2]~I .output_async_reset = "none";
defparam \serial_in[2]~I .output_power_up = "low";
defparam \serial_in[2]~I .output_register_mode = "none";
defparam \serial_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[0]));
// synopsys translate_off
defparam \serial_in[0]~I .input_async_reset = "none";
defparam \serial_in[0]~I .input_power_up = "low";
defparam \serial_in[0]~I .input_register_mode = "none";
defparam \serial_in[0]~I .input_sync_reset = "none";
defparam \serial_in[0]~I .oe_async_reset = "none";
defparam \serial_in[0]~I .oe_power_up = "low";
defparam \serial_in[0]~I .oe_register_mode = "none";
defparam \serial_in[0]~I .oe_sync_reset = "none";
defparam \serial_in[0]~I .operation_mode = "input";
defparam \serial_in[0]~I .output_async_reset = "none";
defparam \serial_in[0]~I .output_power_up = "low";
defparam \serial_in[0]~I .output_register_mode = "none";
defparam \serial_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_valid_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_valid_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_valid_in));
// synopsys translate_off
defparam \serial_valid_in~I .input_async_reset = "none";
defparam \serial_valid_in~I .input_power_up = "low";
defparam \serial_valid_in~I .input_register_mode = "none";
defparam \serial_valid_in~I .input_sync_reset = "none";
defparam \serial_valid_in~I .oe_async_reset = "none";
defparam \serial_valid_in~I .oe_power_up = "low";
defparam \serial_valid_in~I .oe_register_mode = "none";
defparam \serial_valid_in~I .oe_sync_reset = "none";
defparam \serial_valid_in~I .operation_mode = "input";
defparam \serial_valid_in~I .output_async_reset = "none";
defparam \serial_valid_in~I .output_power_up = "low";
defparam \serial_valid_in~I .output_register_mode = "none";
defparam \serial_valid_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_ready_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_ready_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_ready_in));
// synopsys translate_off
defparam \serial_ready_in~I .input_async_reset = "none";
defparam \serial_ready_in~I .input_power_up = "low";
defparam \serial_ready_in~I .input_register_mode = "none";
defparam \serial_ready_in~I .input_sync_reset = "none";
defparam \serial_ready_in~I .oe_async_reset = "none";
defparam \serial_ready_in~I .oe_power_up = "low";
defparam \serial_ready_in~I .oe_register_mode = "none";
defparam \serial_ready_in~I .oe_sync_reset = "none";
defparam \serial_ready_in~I .operation_mode = "input";
defparam \serial_ready_in~I .output_async_reset = "none";
defparam \serial_ready_in~I .output_power_up = "low";
defparam \serial_ready_in~I .output_register_mode = "none";
defparam \serial_ready_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[15]~feeder (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[15]~feeder_combout  = \EXMEMPipe|O_outEXMEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|O_outEXMEM [9]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[11]~feeder (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[11]~feeder_combout  = \EXMEMPipe|O_outEXMEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|O_outEXMEM [7]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[1]~feeder (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[1]~feeder_combout  = \EXMEMPipe|O_outEXMEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|O_outEXMEM [2]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cycloneii_lcell_comb \dmem|stack_seg|mem0~2feeder (
// Equation(s):
// \dmem|stack_seg|mem0~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [1]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0~2feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem0~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N12
cycloneii_lcell_comb \dmem|heap_seg|mem0~2feeder (
// Equation(s):
// \dmem|heap_seg|mem0~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [1]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0~2feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem0~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneii_lcell_comb \dmem|stack_seg|mem0~5feeder (
// Equation(s):
// \dmem|stack_seg|mem0~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [4]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0~5feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem0~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \dmem|data_seg|mem0~5feeder (
// Equation(s):
// \dmem|data_seg|mem0~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [4]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~5feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem0~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[29]~feeder (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[29]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[29]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[33]~feeder (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[33]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[33]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \dmem|heap_seg|mem0~7feeder (
// Equation(s):
// \dmem|heap_seg|mem0~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [6]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0~7feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem0~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N4
cycloneii_lcell_comb \dmem|data_seg|mem0~7feeder (
// Equation(s):
// \dmem|data_seg|mem0~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [6]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~7feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem0~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneii_lcell_comb \EXMEMPipe|o_RT_DataEXMEM[10]~feeder (
// Equation(s):
// \EXMEMPipe|o_RT_DataEXMEM[10]~feeder_combout  = \mux101|output1[10]~117_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux101|output1[10]~117_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|o_RT_DataEXMEM[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|o_RT_DataEXMEM[10]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|o_RT_DataEXMEM[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[23]~feeder (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[23]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N14
cycloneii_lcell_comb \dmem|data_seg|mem1~2feeder (
// Equation(s):
// \dmem|data_seg|mem1~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [9]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1~2feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem1~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cycloneii_lcell_comb \dmem|heap_seg|mem1~2feeder (
// Equation(s):
// \dmem|heap_seg|mem1~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [9]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~2feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem1~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cycloneii_lcell_comb \dmem|stack_seg|mem1~2feeder (
// Equation(s):
// \dmem|stack_seg|mem1~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~2feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem1~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \dmem|data_seg|mem1~5feeder (
// Equation(s):
// \dmem|data_seg|mem1~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1~5feeder .lut_mask = 16'hF0F0;
defparam \dmem|data_seg|mem1~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cycloneii_lcell_comb \dmem|heap_seg|mem1~5feeder (
// Equation(s):
// \dmem|heap_seg|mem1~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~5feeder .lut_mask = 16'hF0F0;
defparam \dmem|heap_seg|mem1~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[29]~feeder (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[29]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [12]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cycloneii_lcell_comb \dmem|stack_seg|mem1~5feeder (
// Equation(s):
// \dmem|stack_seg|mem1~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [12]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~5feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem1~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cycloneii_lcell_comb \dmem|stack_seg|mem1~7feeder (
// Equation(s):
// \dmem|stack_seg|mem1~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1~7feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem1~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \dmem|heap_seg|mem1~7feeder (
// Equation(s):
// \dmem|heap_seg|mem1~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [14]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem1~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem1~7feeder .lut_mask = 16'hF0F0;
defparam \dmem|heap_seg|mem1~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \dmem|stack_seg|mem1_rtl_0_bypass[33]~feeder (
// Equation(s):
// \dmem|stack_seg|mem1_rtl_0_bypass[33]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [14]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem1_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem1_rtl_0_bypass[33]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem1_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[23]~feeder (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[23]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[23]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cycloneii_lcell_comb \dmem|stack_seg|mem2~2feeder (
// Equation(s):
// \dmem|stack_seg|mem2~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [17]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~2feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem2~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneii_lcell_comb \dmem|heap_seg|mem2~2feeder (
// Equation(s):
// \dmem|heap_seg|mem2~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [17]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~2feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem2~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cycloneii_lcell_comb \dmem|heap_seg|mem2~5feeder (
// Equation(s):
// \dmem|heap_seg|mem2~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [20]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~5feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem2~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \dmem|stack_seg|mem2~5feeder (
// Equation(s):
// \dmem|stack_seg|mem2~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~5feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem2~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N22
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[29]~feeder (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[29]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [20]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[29]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N24
cycloneii_lcell_comb \dmem|data_seg|mem2~5feeder (
// Equation(s):
// \dmem|data_seg|mem2~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [20]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem2~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem2~5feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem2~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N24
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[33]~feeder (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[33]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [22]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[33]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cycloneii_lcell_comb \dmem|heap_seg|mem2~7feeder (
// Equation(s):
// \dmem|heap_seg|mem2~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [22]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~7feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem2~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \dmem|data_seg|mem2~7feeder (
// Equation(s):
// \dmem|data_seg|mem2~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [22]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem2~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem2~7feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem2~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N4
cycloneii_lcell_comb \dmem|stack_seg|mem2~7feeder (
// Equation(s):
// \dmem|stack_seg|mem2~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [22]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~7feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem2~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cycloneii_lcell_comb \dmem|stack_seg|mem3~2feeder (
// Equation(s):
// \dmem|stack_seg|mem3~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~2feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem3~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneii_lcell_comb \dmem|data_seg|mem3~2feeder (
// Equation(s):
// \dmem|data_seg|mem3~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [25]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~2feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem3~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneii_lcell_comb \dmem|heap_seg|mem3~7feeder (
// Equation(s):
// \dmem|heap_seg|mem3~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [30]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~7feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem3~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cycloneii_lcell_comb \dmem|stack_seg|mem3~7feeder (
// Equation(s):
// \dmem|stack_seg|mem3~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~7feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem3~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[33]~feeder (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[33]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [30]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[33]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \dmem|data_seg|mem3~7feeder (
// Equation(s):
// \dmem|data_seg|mem3~7feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [30]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~7feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~7feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem3~7feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout  = \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~COUT ),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~clkctrl_outclk ));
// synopsys translate_off
defparam \reset~clkctrl .clock_type = "global clock";
defparam \reset~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X27_Y22_N5
cycloneii_lcell_ff \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr5|counter_comb_bita0~0_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe6~regout ));

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1] & (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~1 )) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1] & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~1 ) # (GND)))
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~3  = CARRY((!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~1 ) # (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~1 ),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2_combout ),
	.cout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~3 ));
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2 .lut_mask = 16'h3C3F;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4_combout  = !\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~3 ),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4 .lut_mask = 16'h0F0F;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4_combout  & 
// (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2_combout  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]) # (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4_combout ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[1]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .lut_mask = 16'h2300;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N19
cycloneii_lcell_ff \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|counter_reg_bit8a[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]));

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0_combout  & 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4_combout  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]) # (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[0]~0_combout ),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|add_sub9_result_int[2]~4_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .lut_mask = 16'h00A2;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N5
cycloneii_lcell_ff \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|counter_reg_bit8a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|trigger_mux_w[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]));

// Location: LCFF_X27_Y22_N15
cycloneii_lcell_ff \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a [0]));

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~0 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~0_combout  = !\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|cntr1|current_reg_q_w [1]),
	.cin(gnd),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~0 .lut_mask = 16'h00FF;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N9
cycloneii_lcell_ff \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a [1]));

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~_wirecell (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout  = !\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a [1]

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~_wirecell .lut_mask = 16'h3333;
defparam \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|dffe3a[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \pc|output1[4]~2 (
// Equation(s):
// \pc|output1[4]~2_combout  = !\mux5|output1[4]~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux5|output1[4]~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|output1[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[4]~2 .lut_mask = 16'h0F0F;
defparam \pc|output1[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~22 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~22_combout  = (\IFIDPipe|instructionROMOutIFID [28] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~22_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~22 .lut_mask = 16'h00AA;
defparam \IDEXPipe|instructionROMOutIDEX~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N5
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [28]));

// Location: LCCOMB_X19_Y21_N6
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~11 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~11_combout  = (\IFIDPipe|instructionROMOutIFID [0] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [0]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~11 .lut_mask = 16'h00CC;
defparam \IDEXPipe|instructionROMOutIDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N27
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX~11_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [0]));

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[2]~32 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[2]~32_combout  = (\IFIDPipe|instructionROMOutIFID [0] & (\IFIDPipe|pcPlus4IFID [2] $ (VCC))) # (!\IFIDPipe|instructionROMOutIFID [0] & (\IFIDPipe|pcPlus4IFID [2] & VCC))
// \IDEXPipe|branchAddressIDEX[2]~33  = CARRY((\IFIDPipe|instructionROMOutIFID [0] & \IFIDPipe|pcPlus4IFID [2]))

	.dataa(\IFIDPipe|instructionROMOutIFID [0]),
	.datab(\IFIDPipe|pcPlus4IFID [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|branchAddressIDEX[2]~32_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[2]~33 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[2]~32 .lut_mask = 16'h6688;
defparam \IDEXPipe|branchAddressIDEX[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N3
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[2]~32_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [2]));

// Location: LCCOMB_X23_Y19_N26
cycloneii_lcell_comb \regfile|Mux0~0feeder (
// Equation(s):
// \regfile|Mux0~0feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\regfile|Mux0~0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux0~0feeder .lut_mask = 16'hFFFF;
defparam \regfile|Mux0~0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N27
cycloneii_lcell_ff \regfile|Mux0~0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Mux0~0feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Mux0~0_regout ));

// Location: LCCOMB_X17_Y22_N6
cycloneii_lcell_comb \myInstructionROM|Add0~0 (
// Equation(s):
// \myInstructionROM|Add0~0_combout  = (\hds|stall~4_combout  & (\mux5|output1[2]~7_combout  $ (VCC))) # (!\hds|stall~4_combout  & (\mux5|output1[2]~7_combout  & VCC))
// \myInstructionROM|Add0~1  = CARRY((\hds|stall~4_combout  & \mux5|output1[2]~7_combout ))

	.dataa(\hds|stall~4_combout ),
	.datab(\mux5|output1[2]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\myInstructionROM|Add0~0_combout ),
	.cout(\myInstructionROM|Add0~1 ));
// synopsys translate_off
defparam \myInstructionROM|Add0~0 .lut_mask = 16'h6688;
defparam \myInstructionROM|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N8
cycloneii_lcell_comb \myInstructionROM|Add0~2 (
// Equation(s):
// \myInstructionROM|Add0~2_combout  = (\hds|stall~4_combout  & ((\mux5|output1[3]~9_combout  & (\myInstructionROM|Add0~1  & VCC)) # (!\mux5|output1[3]~9_combout  & (!\myInstructionROM|Add0~1 )))) # (!\hds|stall~4_combout  & ((\mux5|output1[3]~9_combout  & 
// (!\myInstructionROM|Add0~1 )) # (!\mux5|output1[3]~9_combout  & ((\myInstructionROM|Add0~1 ) # (GND)))))
// \myInstructionROM|Add0~3  = CARRY((\hds|stall~4_combout  & (!\mux5|output1[3]~9_combout  & !\myInstructionROM|Add0~1 )) # (!\hds|stall~4_combout  & ((!\myInstructionROM|Add0~1 ) # (!\mux5|output1[3]~9_combout ))))

	.dataa(\hds|stall~4_combout ),
	.datab(\mux5|output1[3]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\myInstructionROM|Add0~1 ),
	.combout(\myInstructionROM|Add0~2_combout ),
	.cout(\myInstructionROM|Add0~3 ));
// synopsys translate_off
defparam \myInstructionROM|Add0~2 .lut_mask = 16'h9617;
defparam \myInstructionROM|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N10
cycloneii_lcell_comb \myInstructionROM|Add0~4 (
// Equation(s):
// \myInstructionROM|Add0~4_combout  = ((\hds|stall~4_combout  $ (\mux5|output1[4]~11_combout  $ (!\myInstructionROM|Add0~3 )))) # (GND)
// \myInstructionROM|Add0~5  = CARRY((\hds|stall~4_combout  & ((\mux5|output1[4]~11_combout ) # (!\myInstructionROM|Add0~3 ))) # (!\hds|stall~4_combout  & (\mux5|output1[4]~11_combout  & !\myInstructionROM|Add0~3 )))

	.dataa(\hds|stall~4_combout ),
	.datab(\mux5|output1[4]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\myInstructionROM|Add0~3 ),
	.combout(\myInstructionROM|Add0~4_combout ),
	.cout(\myInstructionROM|Add0~5 ));
// synopsys translate_off
defparam \myInstructionROM|Add0~4 .lut_mask = 16'h698E;
defparam \myInstructionROM|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N12
cycloneii_lcell_comb \myInstructionROM|Add0~6 (
// Equation(s):
// \myInstructionROM|Add0~6_combout  = (\hds|stall~4_combout  & ((\mux5|output1[5]~13_combout  & (\myInstructionROM|Add0~5  & VCC)) # (!\mux5|output1[5]~13_combout  & (!\myInstructionROM|Add0~5 )))) # (!\hds|stall~4_combout  & ((\mux5|output1[5]~13_combout  
// & (!\myInstructionROM|Add0~5 )) # (!\mux5|output1[5]~13_combout  & ((\myInstructionROM|Add0~5 ) # (GND)))))
// \myInstructionROM|Add0~7  = CARRY((\hds|stall~4_combout  & (!\mux5|output1[5]~13_combout  & !\myInstructionROM|Add0~5 )) # (!\hds|stall~4_combout  & ((!\myInstructionROM|Add0~5 ) # (!\mux5|output1[5]~13_combout ))))

	.dataa(\hds|stall~4_combout ),
	.datab(\mux5|output1[5]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\myInstructionROM|Add0~5 ),
	.combout(\myInstructionROM|Add0~6_combout ),
	.cout(\myInstructionROM|Add0~7 ));
// synopsys translate_off
defparam \myInstructionROM|Add0~6 .lut_mask = 16'h9617;
defparam \myInstructionROM|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N14
cycloneii_lcell_comb \myInstructionROM|Add0~8 (
// Equation(s):
// \myInstructionROM|Add0~8_combout  = ((\hds|stall~4_combout  $ (\mux5|output1[6]~15_combout  $ (!\myInstructionROM|Add0~7 )))) # (GND)
// \myInstructionROM|Add0~9  = CARRY((\hds|stall~4_combout  & ((\mux5|output1[6]~15_combout ) # (!\myInstructionROM|Add0~7 ))) # (!\hds|stall~4_combout  & (\mux5|output1[6]~15_combout  & !\myInstructionROM|Add0~7 )))

	.dataa(\hds|stall~4_combout ),
	.datab(\mux5|output1[6]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\myInstructionROM|Add0~7 ),
	.combout(\myInstructionROM|Add0~8_combout ),
	.cout(\myInstructionROM|Add0~9 ));
// synopsys translate_off
defparam \myInstructionROM|Add0~8 .lut_mask = 16'h698E;
defparam \myInstructionROM|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N14
cycloneii_lcell_comb \myInstructionROM|rom~44 (
// Equation(s):
// \myInstructionROM|rom~44_combout  = (\myInstructionROM|Add0~12_combout  & (\myInstructionROM|Add0~0_combout  $ ((!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|Add0~0_combout  & 
// (!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~44_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~44 .lut_mask = 16'h9920;
defparam \myInstructionROM|rom~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N28
cycloneii_lcell_comb \myInstructionROM|rom~43 (
// Equation(s):
// \myInstructionROM|rom~43_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~12_combout  & ((!\myInstructionROM|Add0~8_combout ) # (!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// (((\myInstructionROM|Add0~8_combout  & !\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~43_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~43 .lut_mask = 16'h2A50;
defparam \myInstructionROM|rom~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N8
cycloneii_lcell_comb \myInstructionROM|rom~45 (
// Equation(s):
// \myInstructionROM|rom~45_combout  = (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout )) # (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~2_combout  & ((!\myInstructionROM|rom~43_combout ))) # 
// (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|rom~44_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|rom~44_combout ),
	.datad(\myInstructionROM|rom~43_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~45_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~45 .lut_mask = 16'h98DC;
defparam \myInstructionROM|rom~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N2
cycloneii_lcell_comb \myInstructionROM|rom~42 (
// Equation(s):
// \myInstructionROM|rom~42_combout  = (\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~0_combout ) # ((\myInstructionROM|Add0~12_combout ) # (!\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~6_combout  & 
// (\myInstructionROM|Add0~0_combout  $ (((!\myInstructionROM|Add0~8_combout  & \myInstructionROM|Add0~12_combout )))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~42_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~42 .lut_mask = 16'hEDAE;
defparam \myInstructionROM|rom~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N24
cycloneii_lcell_comb \myInstructionROM|rom~47 (
// Equation(s):
// \myInstructionROM|rom~47_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~45_combout  & (\myInstructionROM|rom~46_combout )) # (!\myInstructionROM|rom~45_combout  & ((!\myInstructionROM|rom~42_combout ))))) # 
// (!\myInstructionROM|Add0~4_combout  & (((\myInstructionROM|rom~45_combout ))))

	.dataa(\myInstructionROM|rom~46_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~45_combout ),
	.datad(\myInstructionROM|rom~42_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~47_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~47 .lut_mask = 16'hB0BC;
defparam \myInstructionROM|rom~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N22
cycloneii_lcell_comb \myInstructionROM|rom~40 (
// Equation(s):
// \myInstructionROM|rom~40_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~8_combout  & !\myInstructionROM|Add0~12_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~40_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~40 .lut_mask = 16'h0080;
defparam \myInstructionROM|rom~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N4
cycloneii_lcell_comb \myInstructionROM|rom~37 (
// Equation(s):
// \myInstructionROM|rom~37_combout  = (!\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~8_combout  & ((!\myInstructionROM|Add0~12_combout ))) # (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~4_combout  & 
// \myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~37_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~37 .lut_mask = 16'h0150;
defparam \myInstructionROM|rom~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N10
cycloneii_lcell_comb \myInstructionROM|rom~38 (
// Equation(s):
// \myInstructionROM|rom~38_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~4_combout  & ((!\myInstructionROM|Add0~12_combout ))) # (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~8_combout  & 
// \myInstructionROM|Add0~12_combout )))) # (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~38_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~38 .lut_mask = 16'h068C;
defparam \myInstructionROM|rom~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N20
cycloneii_lcell_comb \myInstructionROM|rom~39 (
// Equation(s):
// \myInstructionROM|rom~39_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~6_combout  & (\myInstructionROM|rom~37_combout )) # 
// (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|rom~38_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|rom~37_combout ),
	.datad(\myInstructionROM|rom~38_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~39_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~39 .lut_mask = 16'hD9C8;
defparam \myInstructionROM|rom~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N30
cycloneii_lcell_comb \myInstructionROM|rom~36 (
// Equation(s):
// \myInstructionROM|rom~36_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~8_combout  & \myInstructionROM|Add0~12_combout )) # (!\myInstructionROM|Add0~4_combout  & 
// (\myInstructionROM|Add0~8_combout  & !\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~36_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~36 .lut_mask = 16'h0820;
defparam \myInstructionROM|rom~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N0
cycloneii_lcell_comb \myInstructionROM|rom~41 (
// Equation(s):
// \myInstructionROM|rom~41_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|rom~39_combout  & (\myInstructionROM|rom~40_combout )) # (!\myInstructionROM|rom~39_combout  & ((\myInstructionROM|rom~36_combout ))))) # 
// (!\myInstructionROM|Add0~2_combout  & (((\myInstructionROM|rom~39_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|rom~40_combout ),
	.datac(\myInstructionROM|rom~39_combout ),
	.datad(\myInstructionROM|rom~36_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~41_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~41 .lut_mask = 16'hDAD0;
defparam \myInstructionROM|rom~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N16
cycloneii_lcell_comb \myInstructionROM|rom~48 (
// Equation(s):
// \myInstructionROM|rom~48_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~41_combout ))) # (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|rom~47_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|rom~47_combout ),
	.datad(\myInstructionROM|rom~41_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~48_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~48 .lut_mask = 16'h3210;
defparam \myInstructionROM|rom~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y22_N17
cycloneii_lcell_ff \myInstructionROM|out[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [23]));

// Location: LCCOMB_X15_Y22_N16
cycloneii_lcell_comb \myInstructionROM|rom~77 (
// Equation(s):
// \myInstructionROM|rom~77_combout  = (\myInstructionROM|Add0~8_combout  & (\myInstructionROM|Add0~4_combout  $ (((!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~2_combout ))))) # (!\myInstructionROM|Add0~8_combout  & 
// ((\myInstructionROM|Add0~4_combout  & ((!\myInstructionROM|Add0~2_combout ))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~77_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~77 .lut_mask = 16'hC92E;
defparam \myInstructionROM|rom~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneii_lcell_comb \myInstructionROM|rom~75 (
// Equation(s):
// \myInstructionROM|rom~75_combout  = (\myInstructionROM|Add0~4_combout  & (((!\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout  & 
// ((!\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~75_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~75 .lut_mask = 16'h300A;
defparam \myInstructionROM|rom~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneii_lcell_comb \myInstructionROM|rom~74 (
// Equation(s):
// \myInstructionROM|rom~74_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~4_combout ) # (\myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~0_combout  & 
// (\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  $ (((\myInstructionROM|Add0~8_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~74_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~74 .lut_mask = 16'hB9C4;
defparam \myInstructionROM|rom~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N22
cycloneii_lcell_comb \myInstructionROM|rom~76 (
// Equation(s):
// \myInstructionROM|rom~76_combout  = (!\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~74_combout ))) # (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|rom~75_combout ))))

	.dataa(\myInstructionROM|Add0~12_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~75_combout ),
	.datad(\myInstructionROM|rom~74_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~76_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~76 .lut_mask = 16'h5410;
defparam \myInstructionROM|rom~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneii_lcell_comb \myInstructionROM|rom~78 (
// Equation(s):
// \myInstructionROM|rom~78_combout  = (\myInstructionROM|rom~76_combout ) # ((\myInstructionROM|Add0~12_combout  & (!\myInstructionROM|Add0~10_combout  & !\myInstructionROM|rom~77_combout )))

	.dataa(\myInstructionROM|Add0~12_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~77_combout ),
	.datad(\myInstructionROM|rom~76_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~78_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~78 .lut_mask = 16'hFF02;
defparam \myInstructionROM|rom~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N28
cycloneii_lcell_comb \myInstructionROM|rom~83 (
// Equation(s):
// \myInstructionROM|rom~83_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~4_combout ) # (\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~8_combout  $ (\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~83_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~83 .lut_mask = 16'h01B8;
defparam \myInstructionROM|rom~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneii_lcell_comb \myInstructionROM|rom~81 (
// Equation(s):
// \myInstructionROM|rom~81_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~12_combout )) # (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~8_combout ))))) # 
// (!\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~8_combout ) # (\myInstructionROM|Add0~4_combout  $ (\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~81_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~81 .lut_mask = 16'hF794;
defparam \myInstructionROM|rom~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N30
cycloneii_lcell_comb \myInstructionROM|rom~80 (
// Equation(s):
// \myInstructionROM|rom~80_combout  = (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  $ (\myInstructionROM|Add0~12_combout )))) # (!\myInstructionROM|Add0~8_combout  & 
// (((\myInstructionROM|Add0~0_combout ) # (\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~80_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~80 .lut_mask = 16'h14FC;
defparam \myInstructionROM|rom~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneii_lcell_comb \myInstructionROM|rom~82 (
// Equation(s):
// \myInstructionROM|rom~82_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~10_combout ) # ((\myInstructionROM|rom~80_combout )))) # (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & 
// (\myInstructionROM|rom~81_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~81_combout ),
	.datad(\myInstructionROM|rom~80_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~82_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~82 .lut_mask = 16'hBA98;
defparam \myInstructionROM|rom~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneii_lcell_comb \myInstructionROM|rom~84 (
// Equation(s):
// \myInstructionROM|rom~84_combout  = (\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~82_combout  & ((\myInstructionROM|rom~83_combout ))) # (!\myInstructionROM|rom~82_combout  & (!\myInstructionROM|rom~79_combout )))) # 
// (!\myInstructionROM|Add0~10_combout  & (((\myInstructionROM|rom~82_combout ))))

	.dataa(\myInstructionROM|rom~79_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~83_combout ),
	.datad(\myInstructionROM|rom~82_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~84_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~84 .lut_mask = 16'hF344;
defparam \myInstructionROM|rom~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneii_lcell_comb \myInstructionROM|rom~85 (
// Equation(s):
// \myInstructionROM|rom~85_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|Add0~6_combout  & (\myInstructionROM|rom~78_combout )) # (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|rom~84_combout )))))

	.dataa(\myInstructionROM|Add0~14_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|rom~78_combout ),
	.datad(\myInstructionROM|rom~84_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~85_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~85 .lut_mask = 16'h5140;
defparam \myInstructionROM|rom~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N1
cycloneii_lcell_ff \myInstructionROM|out[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [31]));

// Location: LCCOMB_X19_Y22_N28
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~8 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~8_combout  = (\myInstructionROM|out [31] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [31]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~8_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~8 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N18
cycloneii_lcell_comb \myInstructionROM|rom~59 (
// Equation(s):
// \myInstructionROM|rom~59_combout  = (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~2_combout  $ (\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~59_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~59 .lut_mask = 16'h0006;
defparam \myInstructionROM|rom~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N2
cycloneii_lcell_comb \myInstructionROM|rom~92 (
// Equation(s):
// \myInstructionROM|rom~92_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~2_combout  $ (!\myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~0_combout  & 
// (\myInstructionROM|Add0~2_combout  $ ((\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~92_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~92 .lut_mask = 16'h9E5E;
defparam \myInstructionROM|rom~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N24
cycloneii_lcell_comb \myInstructionROM|rom~93 (
// Equation(s):
// \myInstructionROM|rom~93_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~10_combout  & (\myInstructionROM|rom~59_combout )) # (!\myInstructionROM|Add0~10_combout  & ((!\myInstructionROM|rom~92_combout )))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|rom~59_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|rom~92_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~93_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~93 .lut_mask = 16'h80D0;
defparam \myInstructionROM|rom~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N4
cycloneii_lcell_comb \myInstructionROM|rom~94 (
// Equation(s):
// \myInstructionROM|rom~94_combout  = (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~94_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~94 .lut_mask = 16'h0004;
defparam \myInstructionROM|rom~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N14
cycloneii_lcell_comb \myInstructionROM|rom~95 (
// Equation(s):
// \myInstructionROM|rom~95_combout  = (\myInstructionROM|rom~93_combout ) # ((!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~94_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~93_combout ),
	.datad(\myInstructionROM|rom~94_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~95_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~95 .lut_mask = 16'hF1F0;
defparam \myInstructionROM|rom~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneii_lcell_comb \myInstructionROM|rom~90 (
// Equation(s):
// \myInstructionROM|rom~90_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~10_combout )) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~6_combout  $ (!\myInstructionROM|Add0~10_combout ))))) # (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~90_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~90 .lut_mask = 16'h2092;
defparam \myInstructionROM|rom~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneii_lcell_comb \myInstructionROM|rom~88 (
// Equation(s):
// \myInstructionROM|rom~88_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~6_combout ) # (!\myInstructionROM|Add0~4_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~6_combout  $ (((\myInstructionROM|Add0~4_combout ) # (\myInstructionROM|Add0~10_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~88_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~88 .lut_mask = 16'h05B6;
defparam \myInstructionROM|rom~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneii_lcell_comb \myInstructionROM|rom~87 (
// Equation(s):
// \myInstructionROM|rom~87_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout ) # ((!\myInstructionROM|Add0~10_combout )))) # (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout  & 
// ((\myInstructionROM|Add0~10_combout ) # (!\myInstructionROM|Add0~6_combout ))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~87_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~87 .lut_mask = 16'hDCBE;
defparam \myInstructionROM|rom~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneii_lcell_comb \myInstructionROM|rom~89 (
// Equation(s):
// \myInstructionROM|rom~89_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~8_combout ) # ((!\myInstructionROM|rom~87_combout )))) # (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~8_combout  & 
// (!\myInstructionROM|rom~88_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|rom~88_combout ),
	.datad(\myInstructionROM|rom~87_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~89_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~89 .lut_mask = 16'h89AB;
defparam \myInstructionROM|rom~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneii_lcell_comb \myInstructionROM|rom~91 (
// Equation(s):
// \myInstructionROM|rom~91_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|rom~89_combout  & ((\myInstructionROM|rom~90_combout ))) # (!\myInstructionROM|rom~89_combout  & (\myInstructionROM|rom~86_combout )))) # 
// (!\myInstructionROM|Add0~8_combout  & (((\myInstructionROM|rom~89_combout ))))

	.dataa(\myInstructionROM|rom~86_combout ),
	.datab(\myInstructionROM|rom~90_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|rom~89_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~91_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~91 .lut_mask = 16'hCFA0;
defparam \myInstructionROM|rom~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N10
cycloneii_lcell_comb \myInstructionROM|rom~96 (
// Equation(s):
// \myInstructionROM|rom~96_combout  = (\myInstructionROM|rom~27_combout  & ((\myInstructionROM|rom~95_combout ) # ((\myInstructionROM|rom~26_combout  & \myInstructionROM|rom~91_combout )))) # (!\myInstructionROM|rom~27_combout  & 
// (\myInstructionROM|rom~26_combout  & ((\myInstructionROM|rom~91_combout ))))

	.dataa(\myInstructionROM|rom~27_combout ),
	.datab(\myInstructionROM|rom~26_combout ),
	.datac(\myInstructionROM|rom~95_combout ),
	.datad(\myInstructionROM|rom~91_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~96_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~96 .lut_mask = 16'hECA0;
defparam \myInstructionROM|rom~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y23_N11
cycloneii_lcell_ff \myInstructionROM|out[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~96_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [28]));

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~9 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~9_combout  = (\myInstructionROM|out [28] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [28]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~9_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~9 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N31
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~9_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [28]));

// Location: LCCOMB_X17_Y22_N2
cycloneii_lcell_comb \myInstructionROM|rom~27 (
// Equation(s):
// \myInstructionROM|rom~27_combout  = (!\myInstructionROM|Add0~14_combout  & \myInstructionROM|Add0~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~14_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~27_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~27 .lut_mask = 16'h0F00;
defparam \myInstructionROM|rom~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N8
cycloneii_lcell_comb \myInstructionROM|rom~66 (
// Equation(s):
// \myInstructionROM|rom~66_combout  = (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~4_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~66_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~66 .lut_mask = 16'h0100;
defparam \myInstructionROM|rom~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneii_lcell_comb \myInstructionROM|rom~64 (
// Equation(s):
// \myInstructionROM|rom~64_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~6_combout ))) # (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~0_combout  & 
// !\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  $ (((!\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~6_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~64_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~64 .lut_mask = 16'hC952;
defparam \myInstructionROM|rom~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneii_lcell_comb \myInstructionROM|rom~63 (
// Equation(s):
// \myInstructionROM|rom~63_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout  & ((!\myInstructionROM|Add0~6_combout ))) # (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~6_combout ) # 
// (!\myInstructionROM|Add0~0_combout ))))) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~6_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~63_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~63 .lut_mask = 16'h628A;
defparam \myInstructionROM|rom~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneii_lcell_comb \myInstructionROM|rom~65 (
// Equation(s):
// \myInstructionROM|rom~65_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~10_combout ) # ((!\myInstructionROM|rom~63_combout )))) # (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~10_combout  & 
// (!\myInstructionROM|rom~64_combout )))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~64_combout ),
	.datad(\myInstructionROM|rom~63_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~65_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~65 .lut_mask = 16'h89AB;
defparam \myInstructionROM|rom~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneii_lcell_comb \myInstructionROM|rom~67 (
// Equation(s):
// \myInstructionROM|rom~67_combout  = (\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~65_combout  & ((!\myInstructionROM|rom~66_combout ))) # (!\myInstructionROM|rom~65_combout  & (!\myInstructionROM|rom~62_combout )))) # 
// (!\myInstructionROM|Add0~10_combout  & (((\myInstructionROM|rom~65_combout ))))

	.dataa(\myInstructionROM|rom~62_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~66_combout ),
	.datad(\myInstructionROM|rom~65_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~67_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~67 .lut_mask = 16'h3F44;
defparam \myInstructionROM|rom~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N26
cycloneii_lcell_comb \myInstructionROM|rom~71 (
// Equation(s):
// \myInstructionROM|rom~71_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout ))) # (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~0_combout  & 
// !\myInstructionROM|Add0~4_combout )))) # (!\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~0_combout  & ((!\myInstructionROM|Add0~4_combout ))) # (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~2_combout  & 
// \myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~71_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~71 .lut_mask = 16'hA11C;
defparam \myInstructionROM|rom~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N16
cycloneii_lcell_comb \myInstructionROM|rom~68 (
// Equation(s):
// \myInstructionROM|rom~68_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~8_combout  & (\myInstructionROM|Add0~0_combout  $ (\myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~68_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~68 .lut_mask = 16'h8006;
defparam \myInstructionROM|rom~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N10
cycloneii_lcell_comb \myInstructionROM|rom~69 (
// Equation(s):
// \myInstructionROM|rom~69_combout  = (\myInstructionROM|Add0~8_combout ) # ((\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~0_combout ) # (\myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~69_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~69 .lut_mask = 16'hFFE0;
defparam \myInstructionROM|rom~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneii_lcell_comb \myInstructionROM|rom~70 (
// Equation(s):
// \myInstructionROM|rom~70_combout  = (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~10_combout  & ((!\myInstructionROM|rom~69_combout ))) # (!\myInstructionROM|Add0~10_combout  & (!\myInstructionROM|rom~68_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|rom~68_combout ),
	.datad(\myInstructionROM|rom~69_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~70_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~70 .lut_mask = 16'h0123;
defparam \myInstructionROM|rom~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneii_lcell_comb \myInstructionROM|rom~72 (
// Equation(s):
// \myInstructionROM|rom~72_combout  = (\myInstructionROM|rom~70_combout ) # ((\myInstructionROM|Add0~6_combout  & (!\myInstructionROM|rom~71_combout  & !\myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|rom~71_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~70_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~72_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~72 .lut_mask = 16'hFF02;
defparam \myInstructionROM|rom~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneii_lcell_comb \myInstructionROM|rom~73 (
// Equation(s):
// \myInstructionROM|rom~73_combout  = (\myInstructionROM|rom~26_combout  & ((\myInstructionROM|rom~67_combout ) # ((\myInstructionROM|rom~27_combout  & \myInstructionROM|rom~72_combout )))) # (!\myInstructionROM|rom~26_combout  & 
// (\myInstructionROM|rom~27_combout  & ((\myInstructionROM|rom~72_combout ))))

	.dataa(\myInstructionROM|rom~26_combout ),
	.datab(\myInstructionROM|rom~27_combout ),
	.datac(\myInstructionROM|rom~67_combout ),
	.datad(\myInstructionROM|rom~72_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~73_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~73 .lut_mask = 16'hECA0;
defparam \myInstructionROM|rom~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N25
cycloneii_lcell_ff \myInstructionROM|out[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [27]));

// Location: LCCOMB_X19_Y21_N4
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~7 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~7_combout  = (\myInstructionROM|out [27] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [27]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~7_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~7 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N5
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~7_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [27]));

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~12 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~12_combout  = (\IFIDPipe|instructionROMOutIFID [28] & (\IFIDPipe|instructionROMOutIFID [26] & ((!\IFIDPipe|instructionROMOutIFID [27]) # (!\IFIDPipe|instructionROMOutIFID [29]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [29]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IFIDPipe|instructionROMOutIFID [26]),
	.datad(\IFIDPipe|instructionROMOutIFID [27]),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~12 .lut_mask = 16'h40C0;
defparam \IDEXPipe|Func_inIDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \hds|Equal2~0 (
// Equation(s):
// \hds|Equal2~0_combout  = (!\IFIDPipe|instructionROMOutIFID [27] & !\IFIDPipe|instructionROMOutIFID [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [27]),
	.datad(\IFIDPipe|instructionROMOutIFID [29]),
	.cin(gnd),
	.combout(\hds|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hds|Equal2~0 .lut_mask = 16'h000F;
defparam \hds|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~16 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~16_combout  = (!\IFIDPipe|instructionROMOutIFID [31] & ((\IDEXPipe|Func_inIDEX~12_combout ) # ((\IDEXPipe|Func_inIDEX~15_combout  & \hds|Equal2~0_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX~15_combout ),
	.datab(\IFIDPipe|instructionROMOutIFID [31]),
	.datac(\IDEXPipe|Func_inIDEX~12_combout ),
	.datad(\hds|Equal2~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~16_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~16 .lut_mask = 16'h3230;
defparam \IDEXPipe|Func_inIDEX~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~17 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~17_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & (!\hds|stall~4_combout  & \IDEXPipe|Func_inIDEX~16_combout ))

	.dataa(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datab(\hds|stall~4_combout ),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX~16_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~17_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~17 .lut_mask = 16'h1100;
defparam \IDEXPipe|Func_inIDEX~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N5
cycloneii_lcell_ff \IDEXPipe|Func_inIDEX[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|Func_inIDEX~17_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|Func_inIDEX [0]));

// Location: LCCOMB_X21_Y23_N26
cycloneii_lcell_comb \alu|Mux32~3 (
// Equation(s):
// \alu|Mux32~3_combout  = (\IDEXPipe|Func_inIDEX [2] & (!\IDEXPipe|Func_inIDEX [0] & !\IDEXPipe|Func_inIDEX [1]))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~3 .lut_mask = 16'h0022;
defparam \alu|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N20
cycloneii_lcell_comb \alu|Mux32~4 (
// Equation(s):
// \alu|Mux32~4_combout  = (\IDEXPipe|Func_inIDEX [2] & (\IDEXPipe|Func_inIDEX [0] & !\IDEXPipe|Func_inIDEX [1]))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~4 .lut_mask = 16'h0088;
defparam \alu|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \myInstructionROM|rom~29 (
// Equation(s):
// \myInstructionROM|rom~29_combout  = (!\myInstructionROM|Add0~10_combout  & !\myInstructionROM|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~14_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~29_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~29 .lut_mask = 16'h000F;
defparam \myInstructionROM|rom~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \myInstructionROM|rom~102 (
// Equation(s):
// \myInstructionROM|rom~102_combout  = (!\myInstructionROM|Add0~8_combout  & \myInstructionROM|Add0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~102_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~102 .lut_mask = 16'h0F00;
defparam \myInstructionROM|rom~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneii_lcell_comb \myInstructionROM|rom~183 (
// Equation(s):
// \myInstructionROM|rom~183_combout  = (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  $ (\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~183_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~183 .lut_mask = 16'h1400;
defparam \myInstructionROM|rom~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneii_lcell_comb \myInstructionROM|rom~184 (
// Equation(s):
// \myInstructionROM|rom~184_combout  = (\myInstructionROM|Add0~8_combout  & (\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~183_combout ))

	.dataa(vcc),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~183_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~184_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~184 .lut_mask = 16'hC000;
defparam \myInstructionROM|rom~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneii_lcell_comb \myInstructionROM|rom~181 (
// Equation(s):
// \myInstructionROM|rom~181_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~4_combout  & ((!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  & 
// (!\myInstructionROM|Add0~8_combout  & \myInstructionROM|Add0~6_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~181_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~181 .lut_mask = 16'h0422;
defparam \myInstructionROM|rom~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneii_lcell_comb \myInstructionROM|rom~182 (
// Equation(s):
// \myInstructionROM|rom~182_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~181_combout ))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~181_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~182_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~182 .lut_mask = 16'h0A00;
defparam \myInstructionROM|rom~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneii_lcell_comb \myInstructionROM|rom~186 (
// Equation(s):
// \myInstructionROM|rom~186_combout  = (\myInstructionROM|rom~184_combout ) # ((\myInstructionROM|rom~182_combout ) # ((\myInstructionROM|rom~185_combout  & \myInstructionROM|rom~102_combout )))

	.dataa(\myInstructionROM|rom~185_combout ),
	.datab(\myInstructionROM|rom~102_combout ),
	.datac(\myInstructionROM|rom~184_combout ),
	.datad(\myInstructionROM|rom~182_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~186_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~186 .lut_mask = 16'hFFF8;
defparam \myInstructionROM|rom~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneii_lcell_comb \myInstructionROM|rom~190 (
// Equation(s):
// \myInstructionROM|rom~190_combout  = (\myInstructionROM|rom~189_combout  & ((\myInstructionROM|rom~29_combout ) # ((\myInstructionROM|rom~26_combout  & \myInstructionROM|rom~186_combout )))) # (!\myInstructionROM|rom~189_combout  & 
// (((\myInstructionROM|rom~26_combout  & \myInstructionROM|rom~186_combout ))))

	.dataa(\myInstructionROM|rom~189_combout ),
	.datab(\myInstructionROM|rom~29_combout ),
	.datac(\myInstructionROM|rom~26_combout ),
	.datad(\myInstructionROM|rom~186_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~190_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~190 .lut_mask = 16'hF888;
defparam \myInstructionROM|rom~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N19
cycloneii_lcell_ff \myInstructionROM|out[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~190_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [2]));

// Location: LCCOMB_X19_Y21_N2
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~19 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~19_combout  = (\myInstructionROM|out [2] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [2]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~19_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~19 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N3
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~19_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [2]));

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~22 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~22_combout  = (\IFIDPipe|instructionROMOutIFID [2] & (!\IFIDPipe|instructionROMOutIFID [3] & \IFIDPipe|instructionROMOutIFID [5]))

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [2]),
	.datac(\IFIDPipe|instructionROMOutIFID [3]),
	.datad(\IFIDPipe|instructionROMOutIFID [5]),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~22_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~22 .lut_mask = 16'h0C00;
defparam \IDEXPipe|Func_inIDEX~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~3 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~3_combout  = (!\IFIDPipe|instructionROMOutIFID [31] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [31]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~3 .lut_mask = 16'h000F;
defparam \IDEXPipe|Func_inIDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N16
cycloneii_lcell_comb \myInstructionROM|rom~174 (
// Equation(s):
// \myInstructionROM|rom~174_combout  = (\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~2_combout ) # ((\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~10_combout  & 
// (\myInstructionROM|Add0~2_combout  $ (\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~174_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~174 .lut_mask = 16'hFA48;
defparam \myInstructionROM|rom~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N22
cycloneii_lcell_comb \myInstructionROM|rom~175 (
// Equation(s):
// \myInstructionROM|rom~175_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~10_combout  & \myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~8_combout  & 
// (\myInstructionROM|Add0~10_combout  & !\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~8_combout  $ (\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~175_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~175 .lut_mask = 16'h0924;
defparam \myInstructionROM|rom~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N2
cycloneii_lcell_comb \myInstructionROM|rom~177 (
// Equation(s):
// \myInstructionROM|rom~177_combout  = (\myInstructionROM|Add0~4_combout  & (((\myInstructionROM|rom~174_combout )) # (!\myInstructionROM|Add0~0_combout ))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & 
// ((\myInstructionROM|rom~175_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|rom~174_combout ),
	.datad(\myInstructionROM|rom~175_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~177_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~177 .lut_mask = 16'hE6A2;
defparam \myInstructionROM|rom~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N8
cycloneii_lcell_comb \myInstructionROM|rom~176 (
// Equation(s):
// \myInstructionROM|rom~176_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|rom~174_combout  & \myInstructionROM|rom~175_combout )) # (!\myInstructionROM|Add0~0_combout  & 
// ((\myInstructionROM|rom~175_combout ) # (!\myInstructionROM|rom~174_combout ))))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  $ (((\myInstructionROM|rom~175_combout )))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|rom~174_combout ),
	.datad(\myInstructionROM|rom~175_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~176_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~176 .lut_mask = 16'h3B46;
defparam \myInstructionROM|rom~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N14
cycloneii_lcell_comb \myInstructionROM|rom~171 (
// Equation(s):
// \myInstructionROM|rom~171_combout  = (\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~2_combout ) # ((\myInstructionROM|Add0~8_combout ) # (!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~10_combout  & 
// (\myInstructionROM|Add0~2_combout  $ (((\myInstructionROM|Add0~6_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~171_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~171 .lut_mask = 16'hE5FA;
defparam \myInstructionROM|rom~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N10
cycloneii_lcell_comb \myInstructionROM|rom~173 (
// Equation(s):
// \myInstructionROM|rom~173_combout  = (\myInstructionROM|rom~171_combout  & ((\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~27_combout ))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|rom~26_combout )))) # 
// (!\myInstructionROM|rom~171_combout  & (((!\myInstructionROM|rom~26_combout  & \myInstructionROM|rom~27_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|rom~171_combout ),
	.datac(\myInstructionROM|rom~26_combout ),
	.datad(\myInstructionROM|rom~27_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~173_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~173 .lut_mask = 16'hCB40;
defparam \myInstructionROM|rom~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N20
cycloneii_lcell_comb \myInstructionROM|rom~178 (
// Equation(s):
// \myInstructionROM|rom~178_combout  = (\myInstructionROM|rom~174_combout  & ((\myInstructionROM|rom~177_combout  & (\myInstructionROM|rom~176_combout )) # (!\myInstructionROM|rom~177_combout  & ((!\myInstructionROM|rom~173_combout ))))) # 
// (!\myInstructionROM|rom~174_combout  & (\myInstructionROM|rom~177_combout  $ (((\myInstructionROM|rom~176_combout  & \myInstructionROM|rom~173_combout )))))

	.dataa(\myInstructionROM|rom~174_combout ),
	.datab(\myInstructionROM|rom~177_combout ),
	.datac(\myInstructionROM|rom~176_combout ),
	.datad(\myInstructionROM|rom~173_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~178_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~178 .lut_mask = 16'h94E6;
defparam \myInstructionROM|rom~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N30
cycloneii_lcell_comb \myInstructionROM|rom~179 (
// Equation(s):
// \myInstructionROM|rom~179_combout  = (\myInstructionROM|rom~174_combout  & (\myInstructionROM|rom~173_combout  & (\myInstructionROM|rom~177_combout  $ (!\myInstructionROM|rom~176_combout ))))

	.dataa(\myInstructionROM|rom~174_combout ),
	.datab(\myInstructionROM|rom~177_combout ),
	.datac(\myInstructionROM|rom~176_combout ),
	.datad(\myInstructionROM|rom~173_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~179_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~179 .lut_mask = 16'h8200;
defparam \myInstructionROM|rom~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N18
cycloneii_lcell_comb \myInstructionROM|rom~180 (
// Equation(s):
// \myInstructionROM|rom~180_combout  = (\myInstructionROM|rom~172_combout  & (\myInstructionROM|rom~178_combout )) # (!\myInstructionROM|rom~172_combout  & ((\myInstructionROM|rom~179_combout )))

	.dataa(\myInstructionROM|rom~172_combout ),
	.datab(vcc),
	.datac(\myInstructionROM|rom~178_combout ),
	.datad(\myInstructionROM|rom~179_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~180_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~180 .lut_mask = 16'hF5A0;
defparam \myInstructionROM|rom~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y23_N19
cycloneii_lcell_ff \myInstructionROM|out[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~180_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [4]));

// Location: LCCOMB_X19_Y22_N20
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~18 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~18_combout  = (\myInstructionROM|out [4] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [4]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~18_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~18 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N21
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [4]));

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \IDEXPipe|linkRegIDEX~0 (
// Equation(s):
// \IDEXPipe|linkRegIDEX~0_combout  = (\IFIDPipe|instructionROMOutIFID [26]) # (((\IFIDPipe|instructionROMOutIFID [28]) # (!\IDEXPipe|Func_inIDEX~3_combout )) # (!\hds|Equal2~0_combout ))

	.dataa(\IFIDPipe|instructionROMOutIFID [26]),
	.datab(\hds|Equal2~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [28]),
	.datad(\IDEXPipe|Func_inIDEX~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|linkRegIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|linkRegIDEX~0 .lut_mask = 16'hFBFF;
defparam \IDEXPipe|linkRegIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~6 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~6_combout  = (!\IFIDPipe|instructionROMOutIFID [4] & !\IDEXPipe|linkRegIDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [4]),
	.datad(\IDEXPipe|linkRegIDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~6 .lut_mask = 16'h000F;
defparam \IDEXPipe|Func_inIDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~24 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~24_combout  = (\IDEXPipe|Func_inIDEX~23_combout  & ((\IDEXPipe|Func_inIDEX~3_combout ) # ((\IDEXPipe|Func_inIDEX~22_combout  & \IDEXPipe|Func_inIDEX~6_combout )))) # (!\IDEXPipe|Func_inIDEX~23_combout  & 
// (\IDEXPipe|Func_inIDEX~22_combout  & ((\IDEXPipe|Func_inIDEX~6_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX~23_combout ),
	.datab(\IDEXPipe|Func_inIDEX~22_combout ),
	.datac(\IDEXPipe|Func_inIDEX~3_combout ),
	.datad(\IDEXPipe|Func_inIDEX~6_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~24_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~24 .lut_mask = 16'hECA0;
defparam \IDEXPipe|Func_inIDEX~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N7
cycloneii_lcell_ff \IDEXPipe|Func_inIDEX[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|Func_inIDEX~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|Func_inIDEX [2]));

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \controlunit|WideOr8~0 (
// Equation(s):
// \controlunit|WideOr8~0_combout  = (\IFIDPipe|instructionROMOutIFID [3]) # ((\IFIDPipe|instructionROMOutIFID [2]) # ((\IFIDPipe|instructionROMOutIFID [0] & !\IFIDPipe|instructionROMOutIFID [1])))

	.dataa(\IFIDPipe|instructionROMOutIFID [0]),
	.datab(\IFIDPipe|instructionROMOutIFID [3]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [2]),
	.cin(gnd),
	.combout(\controlunit|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr8~0 .lut_mask = 16'hFFCE;
defparam \controlunit|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \IDEXPipe|muxShiftSelectIDEX~0 (
// Equation(s):
// \IDEXPipe|muxShiftSelectIDEX~0_combout  = (!\IFIDPipe|instructionROMOutIFID [5] & (!\IFIDPipe|instructionROMOutIFID [4] & !\controlunit|WideOr8~0_combout ))

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [5]),
	.datac(\IFIDPipe|instructionROMOutIFID [4]),
	.datad(\controlunit|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|muxShiftSelectIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|muxShiftSelectIDEX~0 .lut_mask = 16'h0003;
defparam \IDEXPipe|muxShiftSelectIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \hds|Equal2~1 (
// Equation(s):
// \hds|Equal2~1_combout  = (!\IFIDPipe|instructionROMOutIFID [31] & (!\IFIDPipe|instructionROMOutIFID [26] & (!\IFIDPipe|instructionROMOutIFID [28] & \hds|Equal2~0_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [31]),
	.datab(\IFIDPipe|instructionROMOutIFID [26]),
	.datac(\IFIDPipe|instructionROMOutIFID [28]),
	.datad(\hds|Equal2~0_combout ),
	.cin(gnd),
	.combout(\hds|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hds|Equal2~1 .lut_mask = 16'h0100;
defparam \hds|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cycloneii_lcell_comb \IDEXPipe|muxShiftSelectIDEX~1 (
// Equation(s):
// \IDEXPipe|muxShiftSelectIDEX~1_combout  = (!\hds|stall~4_combout  & (\IDEXPipe|muxShiftSelectIDEX~0_combout  & (!\IFIDPipe|instructionROMOutIFID~0_combout  & \hds|Equal2~1_combout )))

	.dataa(\hds|stall~4_combout ),
	.datab(\IDEXPipe|muxShiftSelectIDEX~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datad(\hds|Equal2~1_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|muxShiftSelectIDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|muxShiftSelectIDEX~1 .lut_mask = 16'h0400;
defparam \IDEXPipe|muxShiftSelectIDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N11
cycloneii_lcell_ff \IDEXPipe|muxShiftSelectIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|muxShiftSelectIDEX~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|muxShiftSelectIDEX~regout ));

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~0 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~0_combout  = (\IFIDPipe|instructionROMOutIFID [23] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [23]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~0 .lut_mask = 16'h00CC;
defparam \IDEXPipe|instructionROMOutIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N23
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [23]));

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \myInstructionROM|out~2 (
// Equation(s):
// \myInstructionROM|out~2_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  $ (!\myInstructionROM|Add0~4_combout ))) # (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~6_combout ) # 
// (\myInstructionROM|Add0~4_combout )))

	.dataa(vcc),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~2_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~2 .lut_mask = 16'hF33C;
defparam \myInstructionROM|out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \myInstructionROM|out~3 (
// Equation(s):
// \myInstructionROM|out~3_combout  = (!\reset~combout  & (\myInstructionROM|out~2_combout  $ (((\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~12_combout )))))

	.dataa(\reset~combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|out~2_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~3_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~3 .lut_mask = 16'h1450;
defparam \myInstructionROM|out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \myInstructionROM|out~4 (
// Equation(s):
// \myInstructionROM|out~4_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~2_combout ))) # (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~2_combout ))

	.dataa(vcc),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~2_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~4_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~4 .lut_mask = 16'hCC30;
defparam \myInstructionROM|out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \myInstructionROM|out~12 (
// Equation(s):
// \myInstructionROM|out~12_combout  = (\myInstructionROM|Add0~4_combout  & (((!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~12_combout ) # 
// (!\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~12_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~12 .lut_mask = 16'h1B0B;
defparam \myInstructionROM|out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \myInstructionROM|out~5 (
// Equation(s):
// \myInstructionROM|out~5_combout  = (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|out~4_combout ))) # (!\myInstructionROM|Add0~8_combout  & (((\myInstructionROM|out~12_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|out~4_combout ),
	.datad(\myInstructionROM|out~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~5_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~5 .lut_mask = 16'h7520;
defparam \myInstructionROM|out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \myInstructionROM|out~6 (
// Equation(s):
// \myInstructionROM|out~6_combout  = (\myInstructionROM|Add0~10_combout  & (!\myInstructionROM|Add0~14_combout  & (\myInstructionROM|out~3_combout  & \myInstructionROM|out~5_combout )))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|out~3_combout ),
	.datad(\myInstructionROM|out~5_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~6_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~6 .lut_mask = 16'h2000;
defparam \myInstructionROM|out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N22
cycloneii_lcell_comb \myInstructionROM|rom~30 (
// Equation(s):
// \myInstructionROM|rom~30_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~0_combout ) # ((\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~12_combout )))) # (!\myInstructionROM|Add0~8_combout  & 
// ((\myInstructionROM|Add0~6_combout ) # (\myInstructionROM|Add0~0_combout  $ (\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~30_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~30 .lut_mask = 16'hF9DC;
defparam \myInstructionROM|rom~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \myInstructionROM|rom~31 (
// Equation(s):
// \myInstructionROM|rom~31_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~12_combout  & ((!\myInstructionROM|Add0~6_combout ) # (!\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// (\myInstructionROM|Add0~8_combout  & ((!\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~31_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~31 .lut_mask = 16'h4C22;
defparam \myInstructionROM|rom~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \myInstructionROM|rom~32 (
// Equation(s):
// \myInstructionROM|rom~32_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~8_combout  & (\myInstructionROM|Add0~6_combout  $ (!\myInstructionROM|Add0~12_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// (((!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~32_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~32 .lut_mask = 16'h8308;
defparam \myInstructionROM|rom~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \myInstructionROM|rom~33 (
// Equation(s):
// \myInstructionROM|rom~33_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout ) # ((!\myInstructionROM|rom~31_combout )))) # (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~4_combout  & 
// ((\myInstructionROM|rom~32_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~31_combout ),
	.datad(\myInstructionROM|rom~32_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~33_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~33 .lut_mask = 16'h9B8A;
defparam \myInstructionROM|rom~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \myInstructionROM|rom~35 (
// Equation(s):
// \myInstructionROM|rom~35_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~33_combout  & (\myInstructionROM|rom~34_combout )) # (!\myInstructionROM|rom~33_combout  & ((!\myInstructionROM|rom~30_combout ))))) # 
// (!\myInstructionROM|Add0~4_combout  & (((\myInstructionROM|rom~33_combout ))))

	.dataa(\myInstructionROM|rom~34_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~30_combout ),
	.datad(\myInstructionROM|rom~33_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~35_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~35 .lut_mask = 16'hBB0C;
defparam \myInstructionROM|rom~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \myInstructionROM|out~7 (
// Equation(s):
// \myInstructionROM|out~7_combout  = (\myInstructionROM|out~6_combout ) # ((\myInstructionROM|rom~29_combout  & (!\reset~combout  & \myInstructionROM|rom~35_combout )))

	.dataa(\myInstructionROM|rom~29_combout ),
	.datab(\reset~combout ),
	.datac(\myInstructionROM|out~6_combout ),
	.datad(\myInstructionROM|rom~35_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~7_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~7 .lut_mask = 16'hF2F0;
defparam \myInstructionROM|out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N27
cycloneii_lcell_ff \myInstructionROM|out[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|out~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [24]));

// Location: LCCOMB_X25_Y19_N6
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~3 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~3_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [25]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [24]))))

	.dataa(\hds|stall~4_combout ),
	.datab(\myInstructionROM|out [24]),
	.datac(\IFIDPipe|instructionROMOutIFID [25]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~3_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~3 .lut_mask = 16'h00E4;
defparam \IFIDPipe|instructionROMOutIFID~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N7
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [25]));

// Location: LCCOMB_X24_Y23_N30
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~2 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~2_combout  = (\IFIDPipe|instructionROMOutIFID [25] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [25]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~2 .lut_mask = 16'h00CC;
defparam \IDEXPipe|instructionROMOutIDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N31
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [25]));

// Location: LCCOMB_X24_Y24_N24
cycloneii_lcell_comb \hdnsMEM|hazardReg1~5 (
// Equation(s):
// \hdnsMEM|hazardReg1~5_combout  = (\IDEXPipe|instructionROMOutIDEX [23] & (\EXMEMPipe|instructionROMOutEXMEM [15] & \IDEXPipe|instructionROMOutIDEX [25])) # (!\IDEXPipe|instructionROMOutIDEX [23] & (!\EXMEMPipe|instructionROMOutEXMEM [15] & 
// !\IDEXPipe|instructionROMOutIDEX [25]))

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [23]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [15]),
	.datad(\IDEXPipe|instructionROMOutIDEX [25]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~5 .lut_mask = 16'hC003;
defparam \hdnsMEM|hazardReg1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~3 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~3_combout  = (\IFIDPipe|instructionROMOutIFID [21] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~3 .lut_mask = 16'h00AA;
defparam \IDEXPipe|instructionROMOutIDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N17
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX~3_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [21]));

// Location: LCCOMB_X16_Y21_N4
cycloneii_lcell_comb \myInstructionROM|rom~225 (
// Equation(s):
// \myInstructionROM|rom~225_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  $ (\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~225_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~225 .lut_mask = 16'h8122;
defparam \myInstructionROM|rom~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneii_lcell_comb \myInstructionROM|rom~226 (
// Equation(s):
// \myInstructionROM|rom~226_combout  = (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|rom~225_combout  & \myInstructionROM|Add0~12_combout )))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|rom~225_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~226_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~226 .lut_mask = 16'h4000;
defparam \myInstructionROM|rom~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneii_lcell_comb \myInstructionROM|rom~221 (
// Equation(s):
// \myInstructionROM|rom~221_combout  = (!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~221_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~221 .lut_mask = 16'h000F;
defparam \myInstructionROM|rom~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneii_lcell_comb \myInstructionROM|rom~223 (
// Equation(s):
// \myInstructionROM|rom~223_combout  = (\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~6_combout ) # (!\myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~6_combout  $ (\myInstructionROM|Add0~8_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~223_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~223 .lut_mask = 16'h9E00;
defparam \myInstructionROM|rom~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N6
cycloneii_lcell_comb \myInstructionROM|rom~222 (
// Equation(s):
// \myInstructionROM|rom~222_combout  = (\myInstructionROM|Add0~8_combout  & (((!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~10_combout )))) # (!\myInstructionROM|Add0~8_combout  & (\myInstructionROM|Add0~2_combout ))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~222_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~222 .lut_mask = 16'h3A0A;
defparam \myInstructionROM|rom~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneii_lcell_comb \myInstructionROM|rom~224 (
// Equation(s):
// \myInstructionROM|rom~224_combout  = (\myInstructionROM|rom~221_combout  & ((\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~222_combout ))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|rom~223_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|rom~221_combout ),
	.datac(\myInstructionROM|rom~223_combout ),
	.datad(\myInstructionROM|rom~222_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~224_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~224 .lut_mask = 16'hC840;
defparam \myInstructionROM|rom~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneii_lcell_comb \myInstructionROM|rom~229 (
// Equation(s):
// \myInstructionROM|rom~229_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|rom~228_combout ) # ((\myInstructionROM|rom~226_combout ) # (\myInstructionROM|rom~224_combout ))))

	.dataa(\myInstructionROM|rom~228_combout ),
	.datab(\myInstructionROM|rom~226_combout ),
	.datac(\myInstructionROM|Add0~14_combout ),
	.datad(\myInstructionROM|rom~224_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~229_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~229 .lut_mask = 16'h0F0E;
defparam \myInstructionROM|rom~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N19
cycloneii_lcell_ff \myInstructionROM|out[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~229_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [12]));

// Location: LCCOMB_X20_Y20_N22
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~25 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~25_combout  = (\myInstructionROM|out [12] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [12]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~25_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~25 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N23
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~25_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [12]));

// Location: LCCOMB_X21_Y20_N0
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~18 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~18_combout  = (\IFIDPipe|instructionROMOutIFID [12] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [12]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~18_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~18 .lut_mask = 16'h00CC;
defparam \IDEXPipe|instructionROMOutIDEX~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N1
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [12]));

// Location: LCFF_X24_Y24_N23
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [12]));

// Location: LCCOMB_X17_Y20_N14
cycloneii_lcell_comb \myInstructionROM|rom~11 (
// Equation(s):
// \myInstructionROM|rom~11_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~8_combout  & ((!\myInstructionROM|Add0~6_combout ) # (!\myInstructionROM|Add0~0_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~11_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~11 .lut_mask = 16'h6C20;
defparam \myInstructionROM|rom~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N12
cycloneii_lcell_comb \myInstructionROM|rom~236 (
// Equation(s):
// \myInstructionROM|rom~236_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~4_combout ) # (!\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~4_combout )))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~236_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~236 .lut_mask = 16'hC042;
defparam \myInstructionROM|rom~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneii_lcell_comb \myInstructionROM|rom~237 (
// Equation(s):
// \myInstructionROM|rom~237_combout  = (\myInstructionROM|Add0~12_combout  & (((\myInstructionROM|Add0~4_combout )))) # (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|rom~236_combout  & ((!\myInstructionROM|Add0~4_combout ) # 
// (!\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|rom~236_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~237_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~237 .lut_mask = 16'hC7C0;
defparam \myInstructionROM|rom~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N8
cycloneii_lcell_comb \myInstructionROM|rom~12 (
// Equation(s):
// \myInstructionROM|rom~12_combout  = (\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|rom~237_combout  & ((!\myInstructionROM|rom~11_combout ))) # (!\myInstructionROM|rom~237_combout  & (!\myInstructionROM|rom~10_combout )))) # 
// (!\myInstructionROM|Add0~12_combout  & (((\myInstructionROM|rom~237_combout ))))

	.dataa(\myInstructionROM|rom~10_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~11_combout ),
	.datad(\myInstructionROM|rom~237_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~12_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~12 .lut_mask = 16'h3F44;
defparam \myInstructionROM|rom~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneii_lcell_comb \myInstructionROM|rom~8 (
// Equation(s):
// \myInstructionROM|rom~8_combout  = (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~8_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~8 .lut_mask = 16'h0001;
defparam \myInstructionROM|rom~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N26
cycloneii_lcell_comb \myInstructionROM|rom~5 (
// Equation(s):
// \myInstructionROM|rom~5_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~4_combout  & 
// ((!\myInstructionROM|Add0~6_combout )))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~5_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~5 .lut_mask = 16'h8300;
defparam \myInstructionROM|rom~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneii_lcell_comb \myInstructionROM|rom~7 (
// Equation(s):
// \myInstructionROM|rom~7_combout  = (\myInstructionROM|Add0~2_combout  & (((\myInstructionROM|Add0~12_combout ) # (\myInstructionROM|rom~5_combout )))) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|rom~6_combout  & 
// (!\myInstructionROM|Add0~12_combout )))

	.dataa(\myInstructionROM|rom~6_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|rom~5_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~7_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~7 .lut_mask = 16'hCEC2;
defparam \myInstructionROM|rom~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N18
cycloneii_lcell_comb \myInstructionROM|rom~9 (
// Equation(s):
// \myInstructionROM|rom~9_combout  = (\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|rom~7_combout  & ((\myInstructionROM|rom~8_combout ))) # (!\myInstructionROM|rom~7_combout  & (!\myInstructionROM|rom~4_combout )))) # 
// (!\myInstructionROM|Add0~12_combout  & (((\myInstructionROM|rom~7_combout ))))

	.dataa(\myInstructionROM|rom~4_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~8_combout ),
	.datad(\myInstructionROM|rom~7_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~9_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~9 .lut_mask = 16'hF344;
defparam \myInstructionROM|rom~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N28
cycloneii_lcell_comb \myInstructionROM|rom~13 (
// Equation(s):
// \myInstructionROM|rom~13_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~9_combout ))) # (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|rom~12_combout ))))

	.dataa(\myInstructionROM|Add0~14_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~12_combout ),
	.datad(\myInstructionROM|rom~9_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~13_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~13 .lut_mask = 16'h5410;
defparam \myInstructionROM|rom~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N29
cycloneii_lcell_ff \myInstructionROM|out[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [22]));

// Location: LCCOMB_X25_Y19_N8
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~1 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~1_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [22]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [22]))))

	.dataa(\hds|stall~4_combout ),
	.datab(\myInstructionROM|out [22]),
	.datac(\IFIDPipe|instructionROMOutIFID [22]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~1_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~1 .lut_mask = 16'h00E4;
defparam \IFIDPipe|instructionROMOutIFID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N9
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [22]));

// Location: LCCOMB_X24_Y23_N28
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~1 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~1_combout  = (\IFIDPipe|instructionROMOutIFID [22] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [22]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~1 .lut_mask = 16'h00F0;
defparam \IDEXPipe|instructionROMOutIDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N29
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [22]));

// Location: LCCOMB_X24_Y24_N22
cycloneii_lcell_comb \hdnsMEM|hazardReg1~4 (
// Equation(s):
// \hdnsMEM|hazardReg1~4_combout  = (\EXMEMPipe|instructionROMOutEXMEM [11] & (\IDEXPipe|instructionROMOutIDEX [21] & (\EXMEMPipe|instructionROMOutEXMEM [12] $ (!\IDEXPipe|instructionROMOutIDEX [22])))) # (!\EXMEMPipe|instructionROMOutEXMEM [11] & 
// (!\IDEXPipe|instructionROMOutIDEX [21] & (\EXMEMPipe|instructionROMOutEXMEM [12] $ (!\IDEXPipe|instructionROMOutIDEX [22]))))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [11]),
	.datab(\IDEXPipe|instructionROMOutIDEX [21]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [12]),
	.datad(\IDEXPipe|instructionROMOutIDEX [22]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~4 .lut_mask = 16'h9009;
defparam \hdnsMEM|hazardReg1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cycloneii_lcell_comb \hdnsMEM|hazardReg1~6 (
// Equation(s):
// \hdnsMEM|hazardReg1~6_combout  = (!\EXMEMPipe|instructionROMOutEXMEM [26] & (\hdnsMEM|Equal0~0_combout  & (\hdnsMEM|hazardReg1~5_combout  & \hdnsMEM|hazardReg1~4_combout )))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [26]),
	.datab(\hdnsMEM|Equal0~0_combout ),
	.datac(\hdnsMEM|hazardReg1~5_combout ),
	.datad(\hdnsMEM|hazardReg1~4_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~6 .lut_mask = 16'h4000;
defparam \hdnsMEM|hazardReg1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~10 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~10_combout  = (\IFIDPipe|instructionROMOutIFID [20] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~10 .lut_mask = 16'h00AA;
defparam \IDEXPipe|instructionROMOutIDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N9
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [20]));

// Location: LCFF_X23_Y24_N3
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [20]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [20]));

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \myInstructionROM|rom~121 (
// Equation(s):
// \myInstructionROM|rom~121_combout  = (\myInstructionROM|Add0~10_combout  & (((\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~12_combout )))) # (!\myInstructionROM|Add0~10_combout  & (!\myInstructionROM|Add0~8_combout  & 
// (!\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~12_combout )))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~121_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~121 .lut_mask = 16'h01C0;
defparam \myInstructionROM|rom~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneii_lcell_comb \myInstructionROM|rom~117 (
// Equation(s):
// \myInstructionROM|rom~117_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~10_combout  $ (!\myInstructionROM|Add0~12_combout )))) # (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~12_combout  & 
// (\myInstructionROM|Add0~8_combout  $ (!\myInstructionROM|Add0~10_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~117_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~117 .lut_mask = 16'hE10A;
defparam \myInstructionROM|rom~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneii_lcell_comb \myInstructionROM|rom~118 (
// Equation(s):
// \myInstructionROM|rom~118_combout  = (\myInstructionROM|Add0~8_combout  & (((!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~10_combout )) # (!\myInstructionROM|Add0~12_combout ))) # (!\myInstructionROM|Add0~8_combout  & 
// ((\myInstructionROM|Add0~0_combout ) # ((\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~118_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~118 .lut_mask = 16'h3E7E;
defparam \myInstructionROM|rom~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneii_lcell_comb \myInstructionROM|rom~119 (
// Equation(s):
// \myInstructionROM|rom~119_combout  = (\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~8_combout  $ (((\myInstructionROM|Add0~12_combout ) # (!\myInstructionROM|Add0~0_combout ))))) # (!\myInstructionROM|Add0~10_combout  & 
// ((\myInstructionROM|Add0~8_combout ) # ((!\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~119_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~119 .lut_mask = 16'h39DC;
defparam \myInstructionROM|rom~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \myInstructionROM|rom~120 (
// Equation(s):
// \myInstructionROM|rom~120_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout ) # ((\myInstructionROM|rom~118_combout )))) # (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~4_combout  & 
// ((\myInstructionROM|rom~119_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~118_combout ),
	.datad(\myInstructionROM|rom~119_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~120_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~120 .lut_mask = 16'hB9A8;
defparam \myInstructionROM|rom~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneii_lcell_comb \myInstructionROM|rom~122 (
// Equation(s):
// \myInstructionROM|rom~122_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~120_combout  & (\myInstructionROM|rom~121_combout )) # (!\myInstructionROM|rom~120_combout  & ((!\myInstructionROM|rom~117_combout ))))) # 
// (!\myInstructionROM|Add0~4_combout  & (((\myInstructionROM|rom~120_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|rom~121_combout ),
	.datac(\myInstructionROM|rom~117_combout ),
	.datad(\myInstructionROM|rom~120_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~122_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~122 .lut_mask = 16'hDD0A;
defparam \myInstructionROM|rom~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneii_lcell_comb \myInstructionROM|rom~111 (
// Equation(s):
// \myInstructionROM|rom~111_combout  = (!\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~4_combout  & ((!\myInstructionROM|Add0~2_combout ))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~2_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~111_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~111 .lut_mask = 16'h020E;
defparam \myInstructionROM|rom~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \myInstructionROM|rom~115 (
// Equation(s):
// \myInstructionROM|rom~115_combout  = (\myInstructionROM|Add0~12_combout ) # ((\myInstructionROM|Add0~0_combout  & ((!\myInstructionROM|Add0~2_combout ))) # (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & 
// \myInstructionROM|Add0~2_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~2_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~115_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~115 .lut_mask = 16'hF1FA;
defparam \myInstructionROM|rom~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneii_lcell_comb \myInstructionROM|rom~113 (
// Equation(s):
// \myInstructionROM|rom~113_combout  = (\myInstructionROM|Add0~2_combout  & (((\myInstructionROM|Add0~12_combout ) # (\myInstructionROM|Add0~0_combout )) # (!\myInstructionROM|Add0~4_combout ))) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~12_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~0_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~113_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~113 .lut_mask = 16'hBAB2;
defparam \myInstructionROM|rom~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N22
cycloneii_lcell_comb \myInstructionROM|rom~112 (
// Equation(s):
// \myInstructionROM|rom~112_combout  = (\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~2_combout  & ((!\myInstructionROM|Add0~0_combout )))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~12_combout  & 
// ((\myInstructionROM|Add0~2_combout ) # (\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~0_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~112_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~112 .lut_mask = 16'h3064;
defparam \myInstructionROM|rom~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneii_lcell_comb \myInstructionROM|rom~114 (
// Equation(s):
// \myInstructionROM|rom~114_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~10_combout ) # ((\myInstructionROM|rom~112_combout )))) # (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~10_combout  & 
// (\myInstructionROM|rom~113_combout )))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~113_combout ),
	.datad(\myInstructionROM|rom~112_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~114_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~114 .lut_mask = 16'hBA98;
defparam \myInstructionROM|rom~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneii_lcell_comb \myInstructionROM|rom~116 (
// Equation(s):
// \myInstructionROM|rom~116_combout  = (\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~114_combout  & ((!\myInstructionROM|rom~115_combout ))) # (!\myInstructionROM|rom~114_combout  & (\myInstructionROM|rom~111_combout )))) # 
// (!\myInstructionROM|Add0~10_combout  & (((\myInstructionROM|rom~114_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|rom~111_combout ),
	.datac(\myInstructionROM|rom~115_combout ),
	.datad(\myInstructionROM|rom~114_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~116_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~116 .lut_mask = 16'h5F88;
defparam \myInstructionROM|rom~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneii_lcell_comb \myInstructionROM|rom~123 (
// Equation(s):
// \myInstructionROM|rom~123_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|rom~116_combout ))) # (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|rom~122_combout ))))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|rom~122_combout ),
	.datad(\myInstructionROM|rom~116_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~123_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~123 .lut_mask = 16'h3210;
defparam \myInstructionROM|rom~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N29
cycloneii_lcell_ff \myInstructionROM|out[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~123_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [17]));

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~11 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~11_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [17]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [17]))))

	.dataa(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datab(\myInstructionROM|out [17]),
	.datac(\IFIDPipe|instructionROMOutIFID [17]),
	.datad(\hds|stall~4_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~11_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~11 .lut_mask = 16'h5044;
defparam \IFIDPipe|instructionROMOutIFID~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N23
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~11_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [17]));

// Location: LCCOMB_X23_Y24_N26
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~6 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~6_combout  = (!\IDEXPipe|pcPlus4IDEX~0_combout  & \IFIDPipe|instructionROMOutIFID [17])

	.dataa(vcc),
	.datab(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID [17]),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~6 .lut_mask = 16'h3300;
defparam \IDEXPipe|instructionROMOutIDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N27
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [17]));

// Location: LCFF_X24_Y24_N5
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [17]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [17]));

// Location: LCCOMB_X24_Y24_N4
cycloneii_lcell_comb \hdnsMEM|hazardReg1~1 (
// Equation(s):
// \hdnsMEM|hazardReg1~1_combout  = (\IDEXPipe|instructionROMOutIDEX [25] & (\EXMEMPipe|instructionROMOutEXMEM [20] & (\EXMEMPipe|instructionROMOutEXMEM [17] $ (!\IDEXPipe|instructionROMOutIDEX [22])))) # (!\IDEXPipe|instructionROMOutIDEX [25] & 
// (!\EXMEMPipe|instructionROMOutEXMEM [20] & (\EXMEMPipe|instructionROMOutEXMEM [17] $ (!\IDEXPipe|instructionROMOutIDEX [22]))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [25]),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [20]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [17]),
	.datad(\IDEXPipe|instructionROMOutIDEX [22]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~1 .lut_mask = 16'h9009;
defparam \hdnsMEM|hazardReg1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N4
cycloneii_lcell_comb \myInstructionROM|rom~140 (
// Equation(s):
// \myInstructionROM|rom~140_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~10_combout  $ (\myInstructionROM|Add0~4_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~10_combout  & \myInstructionROM|Add0~4_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~140_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~140 .lut_mask = 16'h1880;
defparam \myInstructionROM|rom~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N26
cycloneii_lcell_comb \myInstructionROM|rom~141 (
// Equation(s):
// \myInstructionROM|rom~141_combout  = (!\myInstructionROM|Add0~6_combout  & (!\myInstructionROM|Add0~8_combout  & (\myInstructionROM|rom~140_combout  & \myInstructionROM|rom~27_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|rom~140_combout ),
	.datad(\myInstructionROM|rom~27_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~141_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~141 .lut_mask = 16'h1000;
defparam \myInstructionROM|rom~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneii_lcell_comb \myInstructionROM|rom~144 (
// Equation(s):
// \myInstructionROM|rom~144_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~0_combout ) # (\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~144_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~144 .lut_mask = 16'h0A18;
defparam \myInstructionROM|rom~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneii_lcell_comb \myInstructionROM|rom~145 (
// Equation(s):
// \myInstructionROM|rom~145_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~2_combout ) # (\myInstructionROM|Add0~6_combout  $ (\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// ((\myInstructionROM|Add0~6_combout  & ((!\myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~2_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~145_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~145 .lut_mask = 16'h8EFA;
defparam \myInstructionROM|rom~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneii_lcell_comb \myInstructionROM|rom~146 (
// Equation(s):
// \myInstructionROM|rom~146_combout  = (!\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~4_combout  & ((!\myInstructionROM|rom~145_combout ))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|rom~144_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~144_combout ),
	.datad(\myInstructionROM|rom~145_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~146_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~146 .lut_mask = 16'h1054;
defparam \myInstructionROM|rom~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneii_lcell_comb \myInstructionROM|rom~142 (
// Equation(s):
// \myInstructionROM|rom~142_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~8_combout ))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~142_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~142 .lut_mask = 16'h00A0;
defparam \myInstructionROM|rom~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N28
cycloneii_lcell_comb \myInstructionROM|rom~143 (
// Equation(s):
// \myInstructionROM|rom~143_combout  = (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~142_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~142_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~143_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~143 .lut_mask = 16'h8000;
defparam \myInstructionROM|rom~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y23_N12
cycloneii_lcell_comb \myInstructionROM|rom~147 (
// Equation(s):
// \myInstructionROM|rom~147_combout  = (\myInstructionROM|rom~141_combout ) # ((\myInstructionROM|rom~26_combout  & ((\myInstructionROM|rom~146_combout ) # (\myInstructionROM|rom~143_combout ))))

	.dataa(\myInstructionROM|rom~26_combout ),
	.datab(\myInstructionROM|rom~141_combout ),
	.datac(\myInstructionROM|rom~146_combout ),
	.datad(\myInstructionROM|rom~143_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~147_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~147 .lut_mask = 16'hEEEC;
defparam \myInstructionROM|rom~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y23_N13
cycloneii_lcell_ff \myInstructionROM|out[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~147_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [18]));

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~14 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~14_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [18]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [18]))))

	.dataa(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datab(\myInstructionROM|out [18]),
	.datac(\IFIDPipe|instructionROMOutIFID [18]),
	.datad(\hds|stall~4_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~14_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~14 .lut_mask = 16'h5044;
defparam \IFIDPipe|instructionROMOutIFID~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N21
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [18]));

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~9 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~9_combout  = (\IFIDPipe|instructionROMOutIFID [18] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [18]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~9 .lut_mask = 16'h00CC;
defparam \IDEXPipe|instructionROMOutIDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N15
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~9_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [18]));

// Location: LCFF_X23_Y20_N27
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [18]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [18]));

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \hdnsMEM|hazardReg1~0 (
// Equation(s):
// \hdnsMEM|hazardReg1~0_combout  = (\EXMEMPipe|instructionROMOutEXMEM [19] & (\EXMEMPipe|instructionROMOutEXMEM [20] & (\IDEXPipe|instructionROMOutIDEX [23] $ (!\EXMEMPipe|instructionROMOutEXMEM [18])))) # (!\EXMEMPipe|instructionROMOutEXMEM [19] & 
// (!\EXMEMPipe|instructionROMOutEXMEM [20] & (\IDEXPipe|instructionROMOutIDEX [23] $ (!\EXMEMPipe|instructionROMOutEXMEM [18]))))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [19]),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [20]),
	.datac(\IDEXPipe|instructionROMOutIDEX [23]),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [18]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~0 .lut_mask = 16'h9009;
defparam \hdnsMEM|hazardReg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cycloneii_lcell_comb \hdnsMEM|hazardReg1~3 (
// Equation(s):
// \hdnsMEM|hazardReg1~3_combout  = (\hdnsMEM|hazardReg1~2_combout  & (\hdnsMEM|hazardReg1~1_combout  & \hdnsMEM|hazardReg1~0_combout ))

	.dataa(\hdnsMEM|hazardReg1~2_combout ),
	.datab(\hdnsMEM|hazardReg1~1_combout ),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg1~0_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~3 .lut_mask = 16'h8800;
defparam \hdnsMEM|hazardReg1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneii_lcell_comb \hdnsMEM|hazardReg1~10 (
// Equation(s):
// \hdnsMEM|hazardReg1~10_combout  = ((!\hdnsMEM|hazardReg1~6_combout  & !\hdnsMEM|hazardReg1~3_combout )) # (!\hdnsMEM|hazardReg1~9_combout )

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\hdnsMEM|hazardReg1~6_combout ),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg1~3_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~10_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~10 .lut_mask = 16'h5577;
defparam \hdnsMEM|hazardReg1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \IDEXPipe|mux1SelectIDEX~1 (
// Equation(s):
// \IDEXPipe|mux1SelectIDEX~1_combout  = (!\IFIDPipe|instructionROMOutIFID [3] & (((\IFIDPipe|instructionROMOutIFID [5]) # (\IFIDPipe|instructionROMOutIFID [1])) # (!\IFIDPipe|instructionROMOutIFID [0])))

	.dataa(\IFIDPipe|instructionROMOutIFID [0]),
	.datab(\IFIDPipe|instructionROMOutIFID [5]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [3]),
	.cin(gnd),
	.combout(\IDEXPipe|mux1SelectIDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux1SelectIDEX~1 .lut_mask = 16'h00FD;
defparam \IDEXPipe|mux1SelectIDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneii_lcell_comb \IDEXPipe|mux1SelectIDEX~0 (
// Equation(s):
// \IDEXPipe|mux1SelectIDEX~0_combout  = (\IFIDPipe|instructionROMOutIFID [1] & (\IFIDPipe|instructionROMOutIFID [3] & (\IFIDPipe|instructionROMOutIFID [5] & !\IFIDPipe|instructionROMOutIFID [2])))

	.dataa(\IFIDPipe|instructionROMOutIFID [1]),
	.datab(\IFIDPipe|instructionROMOutIFID [3]),
	.datac(\IFIDPipe|instructionROMOutIFID [5]),
	.datad(\IFIDPipe|instructionROMOutIFID [2]),
	.cin(gnd),
	.combout(\IDEXPipe|mux1SelectIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux1SelectIDEX~0 .lut_mask = 16'h0080;
defparam \IDEXPipe|mux1SelectIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \IDEXPipe|mux1SelectIDEX~2 (
// Equation(s):
// \IDEXPipe|mux1SelectIDEX~2_combout  = (\IDEXPipe|mux1SelectIDEX~1_combout ) # (\IDEXPipe|mux1SelectIDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|mux1SelectIDEX~1_combout ),
	.datad(\IDEXPipe|mux1SelectIDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|mux1SelectIDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux1SelectIDEX~2 .lut_mask = 16'hFFF0;
defparam \IDEXPipe|mux1SelectIDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \IDEXPipe|mux1SelectIDEX~3 (
// Equation(s):
// \IDEXPipe|mux1SelectIDEX~3_combout  = (!\IFIDPipe|instructionROMOutIFID [4] & (\IDEXPipe|mux1SelectIDEX~2_combout  & (\hds|Equal2~1_combout  & !\IDEXPipe|pcPlus4IDEX~0_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [4]),
	.datab(\IDEXPipe|mux1SelectIDEX~2_combout ),
	.datac(\hds|Equal2~1_combout ),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|mux1SelectIDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux1SelectIDEX~3 .lut_mask = 16'h0040;
defparam \IDEXPipe|mux1SelectIDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \controlunit|WideOr3~0 (
// Equation(s):
// \controlunit|WideOr3~0_combout  = (\IFIDPipe|instructionROMOutIFID [3] & (!\IFIDPipe|instructionROMOutIFID [2] & (\IFIDPipe|instructionROMOutIFID [1] $ (!\IFIDPipe|instructionROMOutIFID [5]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [3]),
	.datab(\IFIDPipe|instructionROMOutIFID [2]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [5]),
	.cin(gnd),
	.combout(\controlunit|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr3~0 .lut_mask = 16'h2002;
defparam \controlunit|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~10 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~10_combout  = (\IDEXPipe|Func_inIDEX~3_combout  & (((!\IFIDPipe|instructionROMOutIFID [28] & \IFIDPipe|instructionROMOutIFID [27])) # (!\IFIDPipe|instructionROMOutIFID [29])))

	.dataa(\IFIDPipe|instructionROMOutIFID [29]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IFIDPipe|instructionROMOutIFID [27]),
	.datad(\IDEXPipe|Func_inIDEX~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~10 .lut_mask = 16'h7500;
defparam \IDEXPipe|Func_inIDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~11 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~11_combout  = (\IDEXPipe|linkRegIDEX~0_combout  & (((\IDEXPipe|Func_inIDEX~10_combout )))) # (!\IDEXPipe|linkRegIDEX~0_combout  & (!\IFIDPipe|instructionROMOutIFID [4] & (\controlunit|WideOr3~0_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [4]),
	.datab(\controlunit|WideOr3~0_combout ),
	.datac(\IDEXPipe|linkRegIDEX~0_combout ),
	.datad(\IDEXPipe|Func_inIDEX~10_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~11 .lut_mask = 16'hF404;
defparam \IDEXPipe|Func_inIDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N29
cycloneii_lcell_ff \IDEXPipe|Func_inIDEX[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|Func_inIDEX~11_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|Func_inIDEX [3]));

// Location: LCCOMB_X18_Y27_N4
cycloneii_lcell_comb \alu|Branch_out~3 (
// Equation(s):
// \alu|Branch_out~3_combout  = (\IDEXPipe|Func_inIDEX [4] & \IDEXPipe|Func_inIDEX [3])

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Branch_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Branch_out~3 .lut_mask = 16'hC0C0;
defparam \alu|Branch_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N6
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~8 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~8_combout  = (\IFIDPipe|instructionROMOutIFID [19] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~8 .lut_mask = 16'h00AA;
defparam \IDEXPipe|instructionROMOutIDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N7
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [19]));

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \EXMEMPipe|instructionROMOutEXMEM[19]~feeder (
// Equation(s):
// \EXMEMPipe|instructionROMOutEXMEM[19]~feeder_combout  = \IDEXPipe|instructionROMOutIDEX [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|instructionROMOutIDEX [19]),
	.cin(gnd),
	.combout(\EXMEMPipe|instructionROMOutEXMEM[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|instructionROMOutEXMEM[19]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|instructionROMOutEXMEM[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N21
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|instructionROMOutEXMEM[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [19]));

// Location: LCFF_X24_Y23_N9
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [19]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [19]));

// Location: LCCOMB_X24_Y23_N8
cycloneii_lcell_comb \mux6|output1[3]~3 (
// Equation(s):
// \mux6|output1[3]~3_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (\MEMWBPipe|instructionROMOutMEMWB [15])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & ((\MEMWBPipe|instructionROMOutMEMWB [19]))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [15]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [19]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux6|output1[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux6|output1[3]~3 .lut_mask = 16'hFFD8;
defparam \mux6|output1[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \mux5|output1[28]~58 (
// Equation(s):
// \mux5|output1[28]~58_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout  & (\IDEXPipe|o_RS_DataIDEX [28])) # (!\mux5|output1[18]~5_combout  & 
// ((\IDEXPipe|instructionROMOutIDEX [25])))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [28]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [25]),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[28]~58 .lut_mask = 16'hEE30;
defparam \mux5|output1[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \mux5|output1[28]~59 (
// Equation(s):
// \mux5|output1[28]~59_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[28]~58_combout  & (\IDEXPipe|branchAddressIDEX [28])) # (!\mux5|output1[28]~58_combout  & ((\adder|output1[28]~52_combout ))))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[28]~58_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [28]),
	.datab(\adder|output1[28]~52_combout ),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[28]~58_combout ),
	.cin(gnd),
	.combout(\mux5|output1[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[28]~59 .lut_mask = 16'hAFC0;
defparam \mux5|output1[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N27
cycloneii_lcell_ff \pc|output1[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[28]~59_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [28]));

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~20 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~20_combout  = (\IFIDPipe|instructionROMOutIFID [31] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [31]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~20_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~20 .lut_mask = 16'h00F0;
defparam \IDEXPipe|instructionROMOutIDEX~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \IDEXPipe|lbsigned_outIDEX~0 (
// Equation(s):
// \IDEXPipe|lbsigned_outIDEX~0_combout  = (!\IFIDPipe|instructionROMOutIFID [28] & (\hds|Equal2~0_combout  & (!\IFIDPipe|instructionROMOutIFID [26] & \IDEXPipe|instructionROMOutIDEX~20_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [28]),
	.datab(\hds|Equal2~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [26]),
	.datad(\IDEXPipe|instructionROMOutIDEX~20_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|lbsigned_outIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|lbsigned_outIDEX~0 .lut_mask = 16'h0400;
defparam \IDEXPipe|lbsigned_outIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N1
cycloneii_lcell_ff \IDEXPipe|lbsigned_outIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|lbsigned_outIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|lbsigned_outIDEX~regout ));

// Location: LCFF_X25_Y21_N1
cycloneii_lcell_ff \EXMEMPipe|lbsigned_outEXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|lbsigned_outIDEX~regout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|lbsigned_outEXMEM~regout ));

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \IDEXPipe|lhsigned_outIDEX~0 (
// Equation(s):
// \IDEXPipe|lhsigned_outIDEX~0_combout  = (!\IFIDPipe|instructionROMOutIFID [28] & (\hds|Equal2~0_combout  & (\IFIDPipe|instructionROMOutIFID [26] & \IDEXPipe|instructionROMOutIDEX~20_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [28]),
	.datab(\hds|Equal2~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [26]),
	.datad(\IDEXPipe|instructionROMOutIDEX~20_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|lhsigned_outIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|lhsigned_outIDEX~0 .lut_mask = 16'h4000;
defparam \IDEXPipe|lhsigned_outIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N3
cycloneii_lcell_ff \IDEXPipe|lhsigned_outIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|lhsigned_outIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|lhsigned_outIDEX~regout ));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \EXMEMPipe|lhsigned_outEXMEM~feeder (
// Equation(s):
// \EXMEMPipe|lhsigned_outEXMEM~feeder_combout  = \IDEXPipe|lhsigned_outIDEX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|lhsigned_outIDEX~regout ),
	.cin(gnd),
	.combout(\EXMEMPipe|lhsigned_outEXMEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|lhsigned_outEXMEM~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|lhsigned_outEXMEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N1
cycloneii_lcell_ff \EXMEMPipe|lhsigned_outEXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|lhsigned_outEXMEM~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|lhsigned_outEXMEM~regout ));

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \IDEXPipe|lhunsigned_outIDEX~0 (
// Equation(s):
// \IDEXPipe|lhunsigned_outIDEX~0_combout  = (\IFIDPipe|instructionROMOutIFID [28] & (\hds|Equal2~0_combout  & (\IFIDPipe|instructionROMOutIFID [26] & \IDEXPipe|instructionROMOutIDEX~20_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [28]),
	.datab(\hds|Equal2~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [26]),
	.datad(\IDEXPipe|instructionROMOutIDEX~20_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|lhunsigned_outIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|lhunsigned_outIDEX~0 .lut_mask = 16'h8000;
defparam \IDEXPipe|lhunsigned_outIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N29
cycloneii_lcell_ff \IDEXPipe|lhunsigned_outIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|lhunsigned_outIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|lhunsigned_outIDEX~regout ));

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \EXMEMPipe|lhunsigned_outEXMEM~feeder (
// Equation(s):
// \EXMEMPipe|lhunsigned_outEXMEM~feeder_combout  = \IDEXPipe|lhunsigned_outIDEX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|lhunsigned_outIDEX~regout ),
	.cin(gnd),
	.combout(\EXMEMPipe|lhunsigned_outEXMEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|lhunsigned_outEXMEM~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|lhunsigned_outEXMEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N13
cycloneii_lcell_ff \EXMEMPipe|lhunsigned_outEXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|lhunsigned_outEXMEM~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|lhunsigned_outEXMEM~regout ));

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \IDEXPipe|i_Write_EnableIDEX~1 (
// Equation(s):
// \IDEXPipe|i_Write_EnableIDEX~1_combout  = (\IFIDPipe|instructionROMOutIFID [26] & \IFIDPipe|instructionROMOutIFID [27])

	.dataa(\IFIDPipe|instructionROMOutIFID [26]),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [27]),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|i_Write_EnableIDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|i_Write_EnableIDEX~1 .lut_mask = 16'hA0A0;
defparam \IDEXPipe|i_Write_EnableIDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \IDEXPipe|upperIDEX~0 (
// Equation(s):
// \IDEXPipe|upperIDEX~0_combout  = (\IFIDPipe|instructionROMOutIFID [28] & (\IDEXPipe|i_Write_EnableIDEX~1_combout  & (!\IFIDPipe|instructionROMOutIFID [31] & \IDEXPipe|instructionROMOutIDEX~21_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [28]),
	.datab(\IDEXPipe|i_Write_EnableIDEX~1_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [31]),
	.datad(\IDEXPipe|instructionROMOutIDEX~21_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|upperIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|upperIDEX~0 .lut_mask = 16'h0800;
defparam \IDEXPipe|upperIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N21
cycloneii_lcell_ff \IDEXPipe|upperIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|upperIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|upperIDEX~regout ));

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~25 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~25_combout  = (\IFIDPipe|pcPlus4IFID [28] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [28]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~25_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~25 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \adder|output1[27]~50 (
// Equation(s):
// \adder|output1[27]~50_combout  = (\pc|output1 [27] & (!\adder|output1[26]~49 )) # (!\pc|output1 [27] & ((\adder|output1[26]~49 ) # (GND)))
// \adder|output1[27]~51  = CARRY((!\adder|output1[26]~49 ) # (!\pc|output1 [27]))

	.dataa(\pc|output1 [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[26]~49 ),
	.combout(\adder|output1[27]~50_combout ),
	.cout(\adder|output1[27]~51 ));
// synopsys translate_off
defparam \adder|output1[27]~50 .lut_mask = 16'h5A5F;
defparam \adder|output1[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~24 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~24_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & \adder|output1[27]~50_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datad(\adder|output1[27]~50_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~24_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~24 .lut_mask = 16'h0F00;
defparam \IFIDPipe|pcPlus4IFID~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N31
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [27]));

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~24 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~24_combout  = (\IFIDPipe|pcPlus4IFID [27] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [27]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~24_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~24 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneii_lcell_comb \myInstructionROM|rom~129 (
// Equation(s):
// \myInstructionROM|rom~129_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~6_combout  $ (\myInstructionROM|Add0~8_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~129_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~129 .lut_mask = 16'h810C;
defparam \myInstructionROM|rom~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N16
cycloneii_lcell_comb \myInstructionROM|rom~133 (
// Equation(s):
// \myInstructionROM|rom~133_combout  = (\myInstructionROM|Add0~0_combout ) # ((\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~133_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~133 .lut_mask = 16'hEAAA;
defparam \myInstructionROM|rom~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N24
cycloneii_lcell_comb \myInstructionROM|rom~131 (
// Equation(s):
// \myInstructionROM|rom~131_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~6_combout  $ (\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// ((\myInstructionROM|Add0~8_combout ) # (\myInstructionROM|Add0~6_combout  $ (\myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~131_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~131 .lut_mask = 16'h571C;
defparam \myInstructionROM|rom~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneii_lcell_comb \myInstructionROM|rom~130 (
// Equation(s):
// \myInstructionROM|rom~130_combout  = (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  $ (!\myInstructionROM|Add0~4_combout )))) # (!\myInstructionROM|Add0~8_combout  & 
// ((\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout )) # (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~6_combout )))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~130_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~130 .lut_mask = 16'h41AC;
defparam \myInstructionROM|rom~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneii_lcell_comb \myInstructionROM|rom~132 (
// Equation(s):
// \myInstructionROM|rom~132_combout  = (\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~2_combout )) # (!\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~2_combout  & ((!\myInstructionROM|rom~130_combout ))) # 
// (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|rom~131_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|rom~131_combout ),
	.datad(\myInstructionROM|rom~130_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~132_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~132 .lut_mask = 16'h89CD;
defparam \myInstructionROM|rom~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N14
cycloneii_lcell_comb \myInstructionROM|rom~134 (
// Equation(s):
// \myInstructionROM|rom~134_combout  = (\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~132_combout  & ((!\myInstructionROM|rom~133_combout ))) # (!\myInstructionROM|rom~132_combout  & (\myInstructionROM|rom~129_combout )))) # 
// (!\myInstructionROM|Add0~10_combout  & (((\myInstructionROM|rom~132_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|rom~129_combout ),
	.datac(\myInstructionROM|rom~133_combout ),
	.datad(\myInstructionROM|rom~132_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~134_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~134 .lut_mask = 16'h5F88;
defparam \myInstructionROM|rom~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneii_lcell_comb \myInstructionROM|rom~127 (
// Equation(s):
// \myInstructionROM|rom~127_combout  = (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~6_combout  & (!\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~127_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~127 .lut_mask = 16'h0400;
defparam \myInstructionROM|rom~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N4
cycloneii_lcell_comb \myInstructionROM|rom~125 (
// Equation(s):
// \myInstructionROM|rom~125_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~8_combout ) # ((!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~125_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~125 .lut_mask = 16'hEA02;
defparam \myInstructionROM|rom~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneii_lcell_comb \myInstructionROM|rom~124 (
// Equation(s):
// \myInstructionROM|rom~124_combout  = (!\myInstructionROM|Add0~6_combout  & (!\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~2_combout ) # (\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~124_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~124 .lut_mask = 16'h000E;
defparam \myInstructionROM|rom~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneii_lcell_comb \myInstructionROM|rom~126 (
// Equation(s):
// \myInstructionROM|rom~126_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~124_combout ))) # (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|rom~125_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~125_combout ),
	.datad(\myInstructionROM|rom~124_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~126_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~126 .lut_mask = 16'hC840;
defparam \myInstructionROM|rom~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N22
cycloneii_lcell_comb \myInstructionROM|rom~128 (
// Equation(s):
// \myInstructionROM|rom~128_combout  = (\myInstructionROM|rom~27_combout  & ((\myInstructionROM|rom~126_combout ) # ((!\myInstructionROM|Add0~0_combout  & \myInstructionROM|rom~127_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|rom~127_combout ),
	.datac(\myInstructionROM|rom~27_combout ),
	.datad(\myInstructionROM|rom~126_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~128_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~128 .lut_mask = 16'hF040;
defparam \myInstructionROM|rom~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N20
cycloneii_lcell_comb \myInstructionROM|rom~232 (
// Equation(s):
// \myInstructionROM|rom~232_combout  = (\myInstructionROM|rom~128_combout ) # ((!\myInstructionROM|Add0~12_combout  & (!\myInstructionROM|Add0~14_combout  & \myInstructionROM|rom~134_combout )))

	.dataa(\myInstructionROM|Add0~12_combout ),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|rom~134_combout ),
	.datad(\myInstructionROM|rom~128_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~232_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~232 .lut_mask = 16'hFF10;
defparam \myInstructionROM|rom~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N21
cycloneii_lcell_ff \myInstructionROM|out[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~232_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [16]));

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~12 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~12_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [16]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [16]))))

	.dataa(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datab(\myInstructionROM|out [16]),
	.datac(\IFIDPipe|instructionROMOutIFID [16]),
	.datad(\hds|stall~4_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~12_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~12 .lut_mask = 16'h5044;
defparam \IFIDPipe|instructionROMOutIFID~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y20_N13
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~12_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [16]));

// Location: LCCOMB_X22_Y24_N4
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~7 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~7_combout  = (\IFIDPipe|instructionROMOutIFID [16] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [16]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~7 .lut_mask = 16'h00F0;
defparam \IDEXPipe|instructionROMOutIDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y24_N31
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX~7_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [16]));

// Location: LCFF_X24_Y24_N27
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [16]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [16]));

// Location: LCFF_X24_Y23_N23
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [16]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [16]));

// Location: LCCOMB_X17_Y18_N14
cycloneii_lcell_comb \myInstructionROM|rom~216 (
// Equation(s):
// \myInstructionROM|rom~216_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~8_combout  & ((!\myInstructionROM|Add0~6_combout ) # (!\myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~216_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~216 .lut_mask = 16'h0222;
defparam \myInstructionROM|rom~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneii_lcell_comb \myInstructionROM|rom~217 (
// Equation(s):
// \myInstructionROM|rom~217_combout  = (\myInstructionROM|Add0~14_combout  & (\myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(vcc),
	.datad(\myInstructionROM|Add0~14_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~217_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~217 .lut_mask = 16'hAACC;
defparam \myInstructionROM|rom~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N26
cycloneii_lcell_comb \myInstructionROM|rom~218 (
// Equation(s):
// \myInstructionROM|rom~218_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~8_combout ) # 
// (!\myInstructionROM|Add0~6_combout ))))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~6_combout  $ (((\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~8_combout )))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~218_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~218 .lut_mask = 16'hB6D2;
defparam \myInstructionROM|rom~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneii_lcell_comb \myInstructionROM|rom~219 (
// Equation(s):
// \myInstructionROM|rom~219_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|rom~218_combout  & ((\myInstructionROM|rom~217_combout ) # (!\myInstructionROM|rom~216_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|rom~216_combout  & (!\myInstructionROM|rom~217_combout  & \myInstructionROM|rom~218_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|rom~216_combout ),
	.datac(\myInstructionROM|rom~217_combout ),
	.datad(\myInstructionROM|rom~218_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~219_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~219 .lut_mask = 16'h04A2;
defparam \myInstructionROM|rom~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneii_lcell_comb \myInstructionROM|rom~220 (
// Equation(s):
// \myInstructionROM|rom~220_combout  = (\myInstructionROM|rom~219_combout  & ((\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|rom~216_combout ))) # (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|rom~29_combout  & 
// !\myInstructionROM|rom~216_combout ))))

	.dataa(\myInstructionROM|rom~29_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~216_combout ),
	.datad(\myInstructionROM|rom~219_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~220_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~220 .lut_mask = 16'hC200;
defparam \myInstructionROM|rom~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y18_N7
cycloneii_lcell_ff \myInstructionROM|out[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~220_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [11]));

// Location: LCCOMB_X19_Y21_N0
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~24 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~24_combout  = (\myInstructionROM|out [11] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [11]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~24_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~24 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N1
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [11]));

// Location: LCCOMB_X19_Y21_N12
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~17 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~17_combout  = (\IFIDPipe|instructionROMOutIFID [11] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [11]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~17_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~17 .lut_mask = 16'h00CC;
defparam \IDEXPipe|instructionROMOutIDEX~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N13
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~17_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [11]));

// Location: LCFF_X23_Y24_N15
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [11]));

// Location: LCFF_X24_Y23_N17
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [11]));

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \mux6|output1[0]~1 (
// Equation(s):
// \mux6|output1[0]~1_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & ((\MEMWBPipe|instructionROMOutMEMWB [11]))) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (\MEMWBPipe|instructionROMOutMEMWB [16])))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [16]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [11]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux6|output1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux6|output1[0]~1 .lut_mask = 16'hFFE4;
defparam \mux6|output1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[17]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[17]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [17]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[17]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N27
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [17]));

// Location: LCFF_X24_Y23_N5
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [12]));

// Location: LCCOMB_X24_Y23_N4
cycloneii_lcell_comb \mux6|output1[1]~0 (
// Equation(s):
// \mux6|output1[1]~0_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & ((\MEMWBPipe|instructionROMOutMEMWB [12]))) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (\MEMWBPipe|instructionROMOutMEMWB [17])))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [17]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [12]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.cin(gnd),
	.combout(\mux6|output1[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux6|output1[1]~0 .lut_mask = 16'hFAEE;
defparam \mux6|output1[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N10
cycloneii_lcell_comb \myInstructionROM|rom~18 (
// Equation(s):
// \myInstructionROM|rom~18_combout  = (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout  & !\myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~18_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~18 .lut_mask = 16'h0040;
defparam \myInstructionROM|rom~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneii_lcell_comb \myInstructionROM|rom~15 (
// Equation(s):
// \myInstructionROM|rom~15_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~6_combout  & (!\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~10_combout )) # (!\myInstructionROM|Add0~6_combout  & 
// (\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~10_combout ))))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~15_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~15 .lut_mask = 16'h4008;
defparam \myInstructionROM|rom~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneii_lcell_comb \myInstructionROM|rom~16 (
// Equation(s):
// \myInstructionROM|rom~16_combout  = (\myInstructionROM|Add0~4_combout  & (((!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~10_combout )))) # (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~2_combout  & 
// ((\myInstructionROM|Add0~6_combout ) # (\myInstructionROM|Add0~10_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~16_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~16 .lut_mask = 16'h1D10;
defparam \myInstructionROM|rom~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneii_lcell_comb \myInstructionROM|rom~17 (
// Equation(s):
// \myInstructionROM|rom~17_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~8_combout ) # ((\myInstructionROM|rom~15_combout )))) # (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~8_combout  & 
// ((\myInstructionROM|rom~16_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|rom~15_combout ),
	.datad(\myInstructionROM|rom~16_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~17_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~17 .lut_mask = 16'hB9A8;
defparam \myInstructionROM|rom~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneii_lcell_comb \myInstructionROM|rom~14 (
// Equation(s):
// \myInstructionROM|rom~14_combout  = (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~14_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~14 .lut_mask = 16'h0080;
defparam \myInstructionROM|rom~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneii_lcell_comb \myInstructionROM|rom~19 (
// Equation(s):
// \myInstructionROM|rom~19_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|rom~17_combout  & (\myInstructionROM|rom~18_combout )) # (!\myInstructionROM|rom~17_combout  & ((\myInstructionROM|rom~14_combout ))))) # 
// (!\myInstructionROM|Add0~8_combout  & (((\myInstructionROM|rom~17_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|rom~18_combout ),
	.datac(\myInstructionROM|rom~17_combout ),
	.datad(\myInstructionROM|rom~14_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~19_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~19 .lut_mask = 16'hDAD0;
defparam \myInstructionROM|rom~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneii_lcell_comb \myInstructionROM|rom~20 (
// Equation(s):
// \myInstructionROM|rom~20_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~2_combout )) # (!\myInstructionROM|Add0~10_combout  & 
// (\myInstructionROM|Add0~4_combout  $ (\myInstructionROM|Add0~2_combout )))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~20_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~20 .lut_mask = 16'h9400;
defparam \myInstructionROM|rom~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneii_lcell_comb \myInstructionROM|rom~21 (
// Equation(s):
// \myInstructionROM|rom~21_combout  = (\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~2_combout )) # (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~8_combout  & 
// \myInstructionROM|Add0~10_combout )) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~8_combout  $ (\myInstructionROM|Add0~10_combout )))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~21_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~21 .lut_mask = 16'h6332;
defparam \myInstructionROM|rom~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneii_lcell_comb \myInstructionROM|rom~22 (
// Equation(s):
// \myInstructionROM|rom~22_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~8_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// ((\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~4_combout ) # (\myInstructionROM|Add0~8_combout )))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~22_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~22 .lut_mask = 16'h7116;
defparam \myInstructionROM|rom~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneii_lcell_comb \myInstructionROM|rom~23 (
// Equation(s):
// \myInstructionROM|rom~23_combout  = (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~0_combout )) # (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|rom~21_combout )) # 
// (!\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|rom~22_combout )))))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|rom~21_combout ),
	.datad(\myInstructionROM|rom~22_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~23_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~23 .lut_mask = 16'h9D8C;
defparam \myInstructionROM|rom~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N6
cycloneii_lcell_comb \myInstructionROM|rom~24 (
// Equation(s):
// \myInstructionROM|rom~24_combout  = (\myInstructionROM|Add0~8_combout  & (((!\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~2_combout )))) # (!\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~10_combout ) # 
// ((\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~2_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~24_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~24 .lut_mask = 16'h30AE;
defparam \myInstructionROM|rom~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneii_lcell_comb \myInstructionROM|rom~25 (
// Equation(s):
// \myInstructionROM|rom~25_combout  = (\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|rom~23_combout  & ((\myInstructionROM|rom~24_combout ))) # (!\myInstructionROM|rom~23_combout  & (\myInstructionROM|rom~20_combout )))) # 
// (!\myInstructionROM|Add0~6_combout  & (((\myInstructionROM|rom~23_combout ))))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|rom~20_combout ),
	.datac(\myInstructionROM|rom~23_combout ),
	.datad(\myInstructionROM|rom~24_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~25_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~25 .lut_mask = 16'hF858;
defparam \myInstructionROM|rom~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N0
cycloneii_lcell_comb \myInstructionROM|rom~28 (
// Equation(s):
// \myInstructionROM|rom~28_combout  = (\myInstructionROM|rom~27_combout  & ((\myInstructionROM|rom~19_combout ) # ((\myInstructionROM|rom~26_combout  & \myInstructionROM|rom~25_combout )))) # (!\myInstructionROM|rom~27_combout  & 
// (\myInstructionROM|rom~26_combout  & ((\myInstructionROM|rom~25_combout ))))

	.dataa(\myInstructionROM|rom~27_combout ),
	.datab(\myInstructionROM|rom~26_combout ),
	.datac(\myInstructionROM|rom~19_combout ),
	.datad(\myInstructionROM|rom~25_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~28_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~28 .lut_mask = 16'hECA0;
defparam \myInstructionROM|rom~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N1
cycloneii_lcell_ff \myInstructionROM|out[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [21]));

// Location: LCFF_X25_Y20_N17
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [21]));

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~2 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~2_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [21]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [21]))))

	.dataa(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datab(\myInstructionROM|out [21]),
	.datac(\IFIDPipe|instructionROMOutIFID [21]),
	.datad(\hds|stall~4_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~2_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~2 .lut_mask = 16'h5044;
defparam \IFIDPipe|instructionROMOutIFID~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneii_lcell_comb \myInstructionROM|out~8 (
// Equation(s):
// \myInstructionROM|out~8_combout  = (\myInstructionROM|Add0~12_combout  & (\myInstructionROM|rom~142_combout  & (!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~12_combout ),
	.datab(\myInstructionROM|rom~142_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~8_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~8 .lut_mask = 16'h0800;
defparam \myInstructionROM|out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \myInstructionROM|rom~149 (
// Equation(s):
// \myInstructionROM|rom~149_combout  = (\myInstructionROM|Add0~8_combout  & !\myInstructionROM|Add0~12_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~149_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~149 .lut_mask = 16'h00F0;
defparam \myInstructionROM|rom~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N12
cycloneii_lcell_comb \myInstructionROM|rom~230 (
// Equation(s):
// \myInstructionROM|rom~230_combout  = (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~4_combout )) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~230_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~230 .lut_mask = 16'h0042;
defparam \myInstructionROM|rom~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N10
cycloneii_lcell_comb \myInstructionROM|out~9 (
// Equation(s):
// \myInstructionROM|out~9_combout  = (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~10_combout  & (!\myInstructionROM|Add0~12_combout  & \myInstructionROM|rom~230_combout )))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|rom~230_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~9_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~9 .lut_mask = 16'h0100;
defparam \myInstructionROM|out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N6
cycloneii_lcell_comb \myInstructionROM|out~10 (
// Equation(s):
// \myInstructionROM|out~10_combout  = (\myInstructionROM|out~9_combout ) # ((\myInstructionROM|rom~231_combout  & (!\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~149_combout )))

	.dataa(\myInstructionROM|rom~231_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~149_combout ),
	.datad(\myInstructionROM|out~9_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~10_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~10 .lut_mask = 16'hFF20;
defparam \myInstructionROM|out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneii_lcell_comb \myInstructionROM|out~11 (
// Equation(s):
// \myInstructionROM|out~11_combout  = (!\reset~combout  & (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|out~8_combout ) # (\myInstructionROM|out~10_combout ))))

	.dataa(\reset~combout ),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|out~8_combout ),
	.datad(\myInstructionROM|out~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|out~11_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|out~11 .lut_mask = 16'h1110;
defparam \myInstructionROM|out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N19
cycloneii_lcell_ff \myInstructionROM|out[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|out~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [15]));

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~26 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~26_combout  = (\myInstructionROM|out [15] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [15]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~26_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~26 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N31
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~26_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [15]));

// Location: LCCOMB_X20_Y21_N0
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~6 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~6_combout  = (\adder|output1[12]~20_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[12]~20_combout ),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~6_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~6 .lut_mask = 16'h0A0A;
defparam \IFIDPipe|pcPlus4IFID~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N1
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [12]));

// Location: LCCOMB_X16_Y22_N18
cycloneii_lcell_comb \myInstructionROM|rom~136 (
// Equation(s):
// \myInstructionROM|rom~136_combout  = (!\myInstructionROM|Add0~14_combout  & (!\myInstructionROM|Add0~10_combout  & !\myInstructionROM|Add0~12_combout ))

	.dataa(vcc),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~136_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~136 .lut_mask = 16'h0003;
defparam \myInstructionROM|rom~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N18
cycloneii_lcell_comb \myInstructionROM|rom~215 (
// Equation(s):
// \myInstructionROM|rom~215_combout  = (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|rom~136_combout  & \myInstructionROM|rom~142_combout )))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|rom~136_combout ),
	.datad(\myInstructionROM|rom~142_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~215_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~215 .lut_mask = 16'h8000;
defparam \myInstructionROM|rom~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N19
cycloneii_lcell_ff \myInstructionROM|out[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~215_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [7]));

// Location: LCCOMB_X19_Y22_N26
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~23 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~23_combout  = (\myInstructionROM|out [7] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [7]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~23_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~23 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N27
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~23_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [7]));

// Location: LCCOMB_X18_Y22_N30
cycloneii_lcell_comb \myInstructionROM|rom~212 (
// Equation(s):
// \myInstructionROM|rom~212_combout  = (!\myInstructionROM|Add0~8_combout  & (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout  $ (\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~212_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~212 .lut_mask = 16'h0440;
defparam \myInstructionROM|rom~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N28
cycloneii_lcell_comb \myInstructionROM|rom~213 (
// Equation(s):
// \myInstructionROM|rom~213_combout  = (\myInstructionROM|Add0~6_combout  & (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~0_combout  & \myInstructionROM|rom~212_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|rom~212_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~213_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~213 .lut_mask = 16'h2000;
defparam \myInstructionROM|rom~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \myInstructionROM|rom~151 (
// Equation(s):
// \myInstructionROM|rom~151_combout  = (!\myInstructionROM|Add0~2_combout  & \myInstructionROM|Add0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~151_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~151 .lut_mask = 16'h0F00;
defparam \myInstructionROM|rom~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \myInstructionROM|rom~210 (
// Equation(s):
// \myInstructionROM|rom~210_combout  = (!\myInstructionROM|Add0~12_combout  & (\myInstructionROM|rom~151_combout  & (\myInstructionROM|Add0~0_combout  $ (!\myInstructionROM|Add0~10_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~151_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~210_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~210 .lut_mask = 16'h2010;
defparam \myInstructionROM|rom~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N2
cycloneii_lcell_comb \myInstructionROM|rom~156 (
// Equation(s):
// \myInstructionROM|rom~156_combout  = (\myInstructionROM|Add0~12_combout  & !\myInstructionROM|Add0~6_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~156_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~156 .lut_mask = 16'h00F0;
defparam \myInstructionROM|rom~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \myInstructionROM|rom~209 (
// Equation(s):
// \myInstructionROM|rom~209_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~156_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~156_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~209_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~209 .lut_mask = 16'h0800;
defparam \myInstructionROM|rom~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \myInstructionROM|rom~211 (
// Equation(s):
// \myInstructionROM|rom~211_combout  = (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~210_combout ) # (\myInstructionROM|rom~209_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~210_combout ),
	.datad(\myInstructionROM|rom~209_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~211_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~211 .lut_mask = 16'h2220;
defparam \myInstructionROM|rom~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \myInstructionROM|rom~214 (
// Equation(s):
// \myInstructionROM|rom~214_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|rom~213_combout ) # (\myInstructionROM|rom~211_combout )))

	.dataa(\myInstructionROM|Add0~14_combout ),
	.datab(vcc),
	.datac(\myInstructionROM|rom~213_combout ),
	.datad(\myInstructionROM|rom~211_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~214_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~214 .lut_mask = 16'h5550;
defparam \myInstructionROM|rom~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N3
cycloneii_lcell_ff \myInstructionROM|out[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~214_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [6]));

// Location: LCCOMB_X19_Y21_N30
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~22 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~22_combout  = (\myInstructionROM|out [6] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [6]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~22_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~22 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N31
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [6]));

// Location: LCCOMB_X21_Y20_N4
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[3]~34 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[3]~34_combout  = (\IFIDPipe|pcPlus4IFID [3] & ((\IFIDPipe|instructionROMOutIFID [1] & (\IDEXPipe|branchAddressIDEX[2]~33  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [1] & (!\IDEXPipe|branchAddressIDEX[2]~33 )))) # 
// (!\IFIDPipe|pcPlus4IFID [3] & ((\IFIDPipe|instructionROMOutIFID [1] & (!\IDEXPipe|branchAddressIDEX[2]~33 )) # (!\IFIDPipe|instructionROMOutIFID [1] & ((\IDEXPipe|branchAddressIDEX[2]~33 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[3]~35  = CARRY((\IFIDPipe|pcPlus4IFID [3] & (!\IFIDPipe|instructionROMOutIFID [1] & !\IDEXPipe|branchAddressIDEX[2]~33 )) # (!\IFIDPipe|pcPlus4IFID [3] & ((!\IDEXPipe|branchAddressIDEX[2]~33 ) # 
// (!\IFIDPipe|instructionROMOutIFID [1]))))

	.dataa(\IFIDPipe|pcPlus4IFID [3]),
	.datab(\IFIDPipe|instructionROMOutIFID [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[2]~33 ),
	.combout(\IDEXPipe|branchAddressIDEX[3]~34_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[3]~35 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[3]~34 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[3]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[4]~36 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[4]~36_combout  = ((\IFIDPipe|instructionROMOutIFID [2] $ (\IFIDPipe|pcPlus4IFID [4] $ (!\IDEXPipe|branchAddressIDEX[3]~35 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[4]~37  = CARRY((\IFIDPipe|instructionROMOutIFID [2] & ((\IFIDPipe|pcPlus4IFID [4]) # (!\IDEXPipe|branchAddressIDEX[3]~35 ))) # (!\IFIDPipe|instructionROMOutIFID [2] & (\IFIDPipe|pcPlus4IFID [4] & 
// !\IDEXPipe|branchAddressIDEX[3]~35 )))

	.dataa(\IFIDPipe|instructionROMOutIFID [2]),
	.datab(\IFIDPipe|pcPlus4IFID [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[3]~35 ),
	.combout(\IDEXPipe|branchAddressIDEX[4]~36_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[4]~37 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[4]~36 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[4]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[7]~42 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[7]~42_combout  = (\IFIDPipe|instructionROMOutIFID [5] & ((\IFIDPipe|pcPlus4IFID [7] & (\IDEXPipe|branchAddressIDEX[6]~41  & VCC)) # (!\IFIDPipe|pcPlus4IFID [7] & (!\IDEXPipe|branchAddressIDEX[6]~41 )))) # 
// (!\IFIDPipe|instructionROMOutIFID [5] & ((\IFIDPipe|pcPlus4IFID [7] & (!\IDEXPipe|branchAddressIDEX[6]~41 )) # (!\IFIDPipe|pcPlus4IFID [7] & ((\IDEXPipe|branchAddressIDEX[6]~41 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[7]~43  = CARRY((\IFIDPipe|instructionROMOutIFID [5] & (!\IFIDPipe|pcPlus4IFID [7] & !\IDEXPipe|branchAddressIDEX[6]~41 )) # (!\IFIDPipe|instructionROMOutIFID [5] & ((!\IDEXPipe|branchAddressIDEX[6]~41 ) # 
// (!\IFIDPipe|pcPlus4IFID [7]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [5]),
	.datab(\IFIDPipe|pcPlus4IFID [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[6]~41 ),
	.combout(\IDEXPipe|branchAddressIDEX[7]~42_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[7]~43 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[7]~42 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[7]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[8]~44 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[8]~44_combout  = ((\IFIDPipe|pcPlus4IFID [8] $ (\IFIDPipe|instructionROMOutIFID [6] $ (!\IDEXPipe|branchAddressIDEX[7]~43 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[8]~45  = CARRY((\IFIDPipe|pcPlus4IFID [8] & ((\IFIDPipe|instructionROMOutIFID [6]) # (!\IDEXPipe|branchAddressIDEX[7]~43 ))) # (!\IFIDPipe|pcPlus4IFID [8] & (\IFIDPipe|instructionROMOutIFID [6] & 
// !\IDEXPipe|branchAddressIDEX[7]~43 )))

	.dataa(\IFIDPipe|pcPlus4IFID [8]),
	.datab(\IFIDPipe|instructionROMOutIFID [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[7]~43 ),
	.combout(\IDEXPipe|branchAddressIDEX[8]~44_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[8]~45 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[8]~44 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[8]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[9]~46 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[9]~46_combout  = (\IFIDPipe|pcPlus4IFID [9] & ((\IFIDPipe|instructionROMOutIFID [7] & (\IDEXPipe|branchAddressIDEX[8]~45  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [7] & (!\IDEXPipe|branchAddressIDEX[8]~45 )))) # 
// (!\IFIDPipe|pcPlus4IFID [9] & ((\IFIDPipe|instructionROMOutIFID [7] & (!\IDEXPipe|branchAddressIDEX[8]~45 )) # (!\IFIDPipe|instructionROMOutIFID [7] & ((\IDEXPipe|branchAddressIDEX[8]~45 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[9]~47  = CARRY((\IFIDPipe|pcPlus4IFID [9] & (!\IFIDPipe|instructionROMOutIFID [7] & !\IDEXPipe|branchAddressIDEX[8]~45 )) # (!\IFIDPipe|pcPlus4IFID [9] & ((!\IDEXPipe|branchAddressIDEX[8]~45 ) # 
// (!\IFIDPipe|instructionROMOutIFID [7]))))

	.dataa(\IFIDPipe|pcPlus4IFID [9]),
	.datab(\IFIDPipe|instructionROMOutIFID [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[8]~45 ),
	.combout(\IDEXPipe|branchAddressIDEX[9]~46_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[9]~47 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[9]~46 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[9]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[11]~50 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[11]~50_combout  = (\IFIDPipe|pcPlus4IFID [11] & (!\IDEXPipe|branchAddressIDEX[10]~49 )) # (!\IFIDPipe|pcPlus4IFID [11] & ((\IDEXPipe|branchAddressIDEX[10]~49 ) # (GND)))
// \IDEXPipe|branchAddressIDEX[11]~51  = CARRY((!\IDEXPipe|branchAddressIDEX[10]~49 ) # (!\IFIDPipe|pcPlus4IFID [11]))

	.dataa(\IFIDPipe|pcPlus4IFID [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[10]~49 ),
	.combout(\IDEXPipe|branchAddressIDEX[11]~50_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[11]~51 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[11]~50 .lut_mask = 16'h5A5F;
defparam \IDEXPipe|branchAddressIDEX[11]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[12]~52 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[12]~52_combout  = (\IFIDPipe|pcPlus4IFID [12] & (\IDEXPipe|branchAddressIDEX[11]~51  $ (GND))) # (!\IFIDPipe|pcPlus4IFID [12] & (!\IDEXPipe|branchAddressIDEX[11]~51  & VCC))
// \IDEXPipe|branchAddressIDEX[12]~53  = CARRY((\IFIDPipe|pcPlus4IFID [12] & !\IDEXPipe|branchAddressIDEX[11]~51 ))

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[11]~51 ),
	.combout(\IDEXPipe|branchAddressIDEX[12]~52_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[12]~53 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[12]~52 .lut_mask = 16'hC30C;
defparam \IDEXPipe|branchAddressIDEX[12]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[13]~54 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[13]~54_combout  = (\IFIDPipe|pcPlus4IFID [13] & ((\IFIDPipe|instructionROMOutIFID [11] & (\IDEXPipe|branchAddressIDEX[12]~53  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [11] & (!\IDEXPipe|branchAddressIDEX[12]~53 )))) # 
// (!\IFIDPipe|pcPlus4IFID [13] & ((\IFIDPipe|instructionROMOutIFID [11] & (!\IDEXPipe|branchAddressIDEX[12]~53 )) # (!\IFIDPipe|instructionROMOutIFID [11] & ((\IDEXPipe|branchAddressIDEX[12]~53 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[13]~55  = CARRY((\IFIDPipe|pcPlus4IFID [13] & (!\IFIDPipe|instructionROMOutIFID [11] & !\IDEXPipe|branchAddressIDEX[12]~53 )) # (!\IFIDPipe|pcPlus4IFID [13] & ((!\IDEXPipe|branchAddressIDEX[12]~53 ) # 
// (!\IFIDPipe|instructionROMOutIFID [11]))))

	.dataa(\IFIDPipe|pcPlus4IFID [13]),
	.datab(\IFIDPipe|instructionROMOutIFID [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[12]~53 ),
	.combout(\IDEXPipe|branchAddressIDEX[13]~54_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[13]~55 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[13]~54 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[13]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[14]~56 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[14]~56_combout  = ((\IFIDPipe|pcPlus4IFID [14] $ (\IFIDPipe|instructionROMOutIFID [12] $ (!\IDEXPipe|branchAddressIDEX[13]~55 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[14]~57  = CARRY((\IFIDPipe|pcPlus4IFID [14] & ((\IFIDPipe|instructionROMOutIFID [12]) # (!\IDEXPipe|branchAddressIDEX[13]~55 ))) # (!\IFIDPipe|pcPlus4IFID [14] & (\IFIDPipe|instructionROMOutIFID [12] & 
// !\IDEXPipe|branchAddressIDEX[13]~55 )))

	.dataa(\IFIDPipe|pcPlus4IFID [14]),
	.datab(\IFIDPipe|instructionROMOutIFID [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[13]~55 ),
	.combout(\IDEXPipe|branchAddressIDEX[14]~56_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[14]~57 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[14]~56 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[14]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[15]~58 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[15]~58_combout  = (\IFIDPipe|pcPlus4IFID [15] & ((\IFIDPipe|instructionROMOutIFID [15] & (\IDEXPipe|branchAddressIDEX[14]~57  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[14]~57 )))) # 
// (!\IFIDPipe|pcPlus4IFID [15] & ((\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[14]~57 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((\IDEXPipe|branchAddressIDEX[14]~57 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[15]~59  = CARRY((\IFIDPipe|pcPlus4IFID [15] & (!\IFIDPipe|instructionROMOutIFID [15] & !\IDEXPipe|branchAddressIDEX[14]~57 )) # (!\IFIDPipe|pcPlus4IFID [15] & ((!\IDEXPipe|branchAddressIDEX[14]~57 ) # 
// (!\IFIDPipe|instructionROMOutIFID [15]))))

	.dataa(\IFIDPipe|pcPlus4IFID [15]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[14]~57 ),
	.combout(\IDEXPipe|branchAddressIDEX[15]~58_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[15]~59 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[15]~58 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[15]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[16]~60 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[16]~60_combout  = ((\IFIDPipe|pcPlus4IFID [16] $ (\IFIDPipe|instructionROMOutIFID [15] $ (!\IDEXPipe|branchAddressIDEX[15]~59 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[16]~61  = CARRY((\IFIDPipe|pcPlus4IFID [16] & ((\IFIDPipe|instructionROMOutIFID [15]) # (!\IDEXPipe|branchAddressIDEX[15]~59 ))) # (!\IFIDPipe|pcPlus4IFID [16] & (\IFIDPipe|instructionROMOutIFID [15] & 
// !\IDEXPipe|branchAddressIDEX[15]~59 )))

	.dataa(\IFIDPipe|pcPlus4IFID [16]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[15]~59 ),
	.combout(\IDEXPipe|branchAddressIDEX[16]~60_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[16]~61 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[16]~60 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[16]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[17]~62 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[17]~62_combout  = (\IFIDPipe|pcPlus4IFID [17] & ((\IFIDPipe|instructionROMOutIFID [15] & (\IDEXPipe|branchAddressIDEX[16]~61  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[16]~61 )))) # 
// (!\IFIDPipe|pcPlus4IFID [17] & ((\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[16]~61 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((\IDEXPipe|branchAddressIDEX[16]~61 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[17]~63  = CARRY((\IFIDPipe|pcPlus4IFID [17] & (!\IFIDPipe|instructionROMOutIFID [15] & !\IDEXPipe|branchAddressIDEX[16]~61 )) # (!\IFIDPipe|pcPlus4IFID [17] & ((!\IDEXPipe|branchAddressIDEX[16]~61 ) # 
// (!\IFIDPipe|instructionROMOutIFID [15]))))

	.dataa(\IFIDPipe|pcPlus4IFID [17]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[16]~61 ),
	.combout(\IDEXPipe|branchAddressIDEX[17]~62_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[17]~63 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[17]~62 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[17]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[19]~66 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[19]~66_combout  = (\IFIDPipe|pcPlus4IFID [19] & ((\IFIDPipe|instructionROMOutIFID [15] & (\IDEXPipe|branchAddressIDEX[18]~65  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[18]~65 )))) # 
// (!\IFIDPipe|pcPlus4IFID [19] & ((\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[18]~65 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((\IDEXPipe|branchAddressIDEX[18]~65 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[19]~67  = CARRY((\IFIDPipe|pcPlus4IFID [19] & (!\IFIDPipe|instructionROMOutIFID [15] & !\IDEXPipe|branchAddressIDEX[18]~65 )) # (!\IFIDPipe|pcPlus4IFID [19] & ((!\IDEXPipe|branchAddressIDEX[18]~65 ) # 
// (!\IFIDPipe|instructionROMOutIFID [15]))))

	.dataa(\IFIDPipe|pcPlus4IFID [19]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[18]~65 ),
	.combout(\IDEXPipe|branchAddressIDEX[19]~66_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[19]~67 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[19]~66 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[19]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[20]~68 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[20]~68_combout  = ((\IFIDPipe|pcPlus4IFID [20] $ (\IFIDPipe|instructionROMOutIFID [15] $ (!\IDEXPipe|branchAddressIDEX[19]~67 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[20]~69  = CARRY((\IFIDPipe|pcPlus4IFID [20] & ((\IFIDPipe|instructionROMOutIFID [15]) # (!\IDEXPipe|branchAddressIDEX[19]~67 ))) # (!\IFIDPipe|pcPlus4IFID [20] & (\IFIDPipe|instructionROMOutIFID [15] & 
// !\IDEXPipe|branchAddressIDEX[19]~67 )))

	.dataa(\IFIDPipe|pcPlus4IFID [20]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[19]~67 ),
	.combout(\IDEXPipe|branchAddressIDEX[20]~68_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[20]~69 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[20]~68 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[20]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[22]~72 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[22]~72_combout  = ((\IFIDPipe|pcPlus4IFID [22] $ (\IFIDPipe|instructionROMOutIFID [15] $ (!\IDEXPipe|branchAddressIDEX[21]~71 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[22]~73  = CARRY((\IFIDPipe|pcPlus4IFID [22] & ((\IFIDPipe|instructionROMOutIFID [15]) # (!\IDEXPipe|branchAddressIDEX[21]~71 ))) # (!\IFIDPipe|pcPlus4IFID [22] & (\IFIDPipe|instructionROMOutIFID [15] & 
// !\IDEXPipe|branchAddressIDEX[21]~71 )))

	.dataa(\IFIDPipe|pcPlus4IFID [22]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[21]~71 ),
	.combout(\IDEXPipe|branchAddressIDEX[22]~72_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[22]~73 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[22]~72 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[22]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[23]~74 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[23]~74_combout  = (\IFIDPipe|pcPlus4IFID [23] & ((\IFIDPipe|instructionROMOutIFID [15] & (\IDEXPipe|branchAddressIDEX[22]~73  & VCC)) # (!\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[22]~73 )))) # 
// (!\IFIDPipe|pcPlus4IFID [23] & ((\IFIDPipe|instructionROMOutIFID [15] & (!\IDEXPipe|branchAddressIDEX[22]~73 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((\IDEXPipe|branchAddressIDEX[22]~73 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[23]~75  = CARRY((\IFIDPipe|pcPlus4IFID [23] & (!\IFIDPipe|instructionROMOutIFID [15] & !\IDEXPipe|branchAddressIDEX[22]~73 )) # (!\IFIDPipe|pcPlus4IFID [23] & ((!\IDEXPipe|branchAddressIDEX[22]~73 ) # 
// (!\IFIDPipe|instructionROMOutIFID [15]))))

	.dataa(\IFIDPipe|pcPlus4IFID [23]),
	.datab(\IFIDPipe|instructionROMOutIFID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[22]~73 ),
	.combout(\IDEXPipe|branchAddressIDEX[23]~74_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[23]~75 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[23]~74 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[23]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N13
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[23]~74_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [23]));

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \mux5|output1[23]~48 (
// Equation(s):
// \mux5|output1[23]~48_combout  = (\alu|Jump_out~0_combout  & ((\adder|output1[23]~42_combout ) # ((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (((\IDEXPipe|instructionROMOutIDEX [21] & !\mux5|output1[18]~5_combout ))))

	.dataa(\adder|output1[23]~42_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [21]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[23]~48 .lut_mask = 16'hF0AC;
defparam \mux5|output1[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N6
cycloneii_lcell_comb \mux5|output1[23]~49 (
// Equation(s):
// \mux5|output1[23]~49_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[23]~48_combout  & ((\IDEXPipe|branchAddressIDEX [23]))) # (!\mux5|output1[23]~48_combout  & (\IDEXPipe|o_RS_DataIDEX [23])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[23]~48_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [23]),
	.datab(\mux5|output1[18]~5_combout ),
	.datac(\IDEXPipe|branchAddressIDEX [23]),
	.datad(\mux5|output1[23]~48_combout ),
	.cin(gnd),
	.combout(\mux5|output1[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[23]~49 .lut_mask = 16'hF388;
defparam \mux5|output1[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N7
cycloneii_lcell_ff \pc|output1[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[23]~49_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [23]));

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~21 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~21_combout  = (\adder|output1[24]~44_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[24]~44_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~21_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~21 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N15
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~21_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [24]));

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~21 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~21_combout  = (\IFIDPipe|pcPlus4IFID [24] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [24]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~21_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~21 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~20 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~20_combout  = (\IFIDPipe|pcPlus4IFID [23] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|pcPlus4IFID [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~20_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~20 .lut_mask = 16'h00AA;
defparam \IDEXPipe|pcPlus4IDEX~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~19 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~19_combout  = (\adder|output1[22]~40_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[22]~40_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~19_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~19 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N3
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~19_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [22]));

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~19 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~19_combout  = (\IFIDPipe|pcPlus4IFID [22] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [22]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~19_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~19 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N7
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[20]~68_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [20]));

// Location: LCFF_X21_Y19_N5
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[19]~66_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [19]));

// Location: LCFF_X21_Y19_N1
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[17]~62_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [17]));

// Location: LCFF_X21_Y20_N27
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[14]~56_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [14]));

// Location: LCFF_X21_Y20_N25
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[13]~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [13]));

// Location: LCCOMB_X20_Y22_N16
cycloneii_lcell_comb \pc|output1[9]~7 (
// Equation(s):
// \pc|output1[9]~7_combout  = !\mux5|output1[9]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux5|output1[9]~21_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|output1[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[9]~7 .lut_mask = 16'h0F0F;
defparam \pc|output1[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N17
cycloneii_lcell_ff \pc|output1[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[9]~7_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [9]));

// Location: LCCOMB_X20_Y22_N26
cycloneii_lcell_comb \pc|output1[8]~6 (
// Equation(s):
// \pc|output1[8]~6_combout  = !\mux5|output1[8]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[8]~19_combout ),
	.cin(gnd),
	.combout(\pc|output1[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[8]~6 .lut_mask = 16'h00FF;
defparam \pc|output1[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N27
cycloneii_lcell_ff \pc|output1[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[8]~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [8]));

// Location: LCCOMB_X19_Y20_N12
cycloneii_lcell_comb \adder|output1[7]~10 (
// Equation(s):
// \adder|output1[7]~10_combout  = (\pc|output1 [7] & ((\adder|output1[6]~9 ) # (GND))) # (!\pc|output1 [7] & (!\adder|output1[6]~9 ))
// \adder|output1[7]~11  = CARRY((\pc|output1 [7]) # (!\adder|output1[6]~9 ))

	.dataa(\pc|output1 [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[6]~9 ),
	.combout(\adder|output1[7]~10_combout ),
	.cout(\adder|output1[7]~11 ));
// synopsys translate_off
defparam \adder|output1[7]~10 .lut_mask = 16'hA5AF;
defparam \adder|output1[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneii_lcell_comb \adder|output1[8]~12 (
// Equation(s):
// \adder|output1[8]~12_combout  = (\pc|output1 [8] & (!\adder|output1[7]~11  & VCC)) # (!\pc|output1 [8] & (\adder|output1[7]~11  $ (GND)))
// \adder|output1[8]~13  = CARRY((!\pc|output1 [8] & !\adder|output1[7]~11 ))

	.dataa(vcc),
	.datab(\pc|output1 [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[7]~11 ),
	.combout(\adder|output1[8]~12_combout ),
	.cout(\adder|output1[8]~13 ));
// synopsys translate_off
defparam \adder|output1[8]~12 .lut_mask = 16'h3C03;
defparam \adder|output1[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneii_lcell_comb \adder|output1[9]~14 (
// Equation(s):
// \adder|output1[9]~14_combout  = (\pc|output1 [9] & ((\adder|output1[8]~13 ) # (GND))) # (!\pc|output1 [9] & (!\adder|output1[8]~13 ))
// \adder|output1[9]~15  = CARRY((\pc|output1 [9]) # (!\adder|output1[8]~13 ))

	.dataa(vcc),
	.datab(\pc|output1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[8]~13 ),
	.combout(\adder|output1[9]~14_combout ),
	.cout(\adder|output1[9]~15 ));
// synopsys translate_off
defparam \adder|output1[9]~14 .lut_mask = 16'hC3CF;
defparam \adder|output1[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N18
cycloneii_lcell_comb \adder|output1[10]~16 (
// Equation(s):
// \adder|output1[10]~16_combout  = (\pc|output1 [10] & (!\adder|output1[9]~15  & VCC)) # (!\pc|output1 [10] & (\adder|output1[9]~15  $ (GND)))
// \adder|output1[10]~17  = CARRY((!\pc|output1 [10] & !\adder|output1[9]~15 ))

	.dataa(\pc|output1 [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[9]~15 ),
	.combout(\adder|output1[10]~16_combout ),
	.cout(\adder|output1[10]~17 ));
// synopsys translate_off
defparam \adder|output1[10]~16 .lut_mask = 16'h5A05;
defparam \adder|output1[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \adder|output1[11]~18 (
// Equation(s):
// \adder|output1[11]~18_combout  = (\pc|output1 [11] & ((\adder|output1[10]~17 ) # (GND))) # (!\pc|output1 [11] & (!\adder|output1[10]~17 ))
// \adder|output1[11]~19  = CARRY((\pc|output1 [11]) # (!\adder|output1[10]~17 ))

	.dataa(\pc|output1 [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[10]~17 ),
	.combout(\adder|output1[11]~18_combout ),
	.cout(\adder|output1[11]~19 ));
// synopsys translate_off
defparam \adder|output1[11]~18 .lut_mask = 16'hA5AF;
defparam \adder|output1[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N24
cycloneii_lcell_comb \adder|output1[13]~22 (
// Equation(s):
// \adder|output1[13]~22_combout  = (\pc|output1 [13] & ((\adder|output1[12]~21 ) # (GND))) # (!\pc|output1 [13] & (!\adder|output1[12]~21 ))
// \adder|output1[13]~23  = CARRY((\pc|output1 [13]) # (!\adder|output1[12]~21 ))

	.dataa(vcc),
	.datab(\pc|output1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[12]~21 ),
	.combout(\adder|output1[13]~22_combout ),
	.cout(\adder|output1[13]~23 ));
// synopsys translate_off
defparam \adder|output1[13]~22 .lut_mask = 16'hC3CF;
defparam \adder|output1[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneii_lcell_comb \mux5|output1[13]~28 (
// Equation(s):
// \mux5|output1[13]~28_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[13]~22_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [11] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [11]),
	.datac(\adder|output1[13]~22_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[13]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[13]~28 .lut_mask = 16'hAAE4;
defparam \mux5|output1[13]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneii_lcell_comb \mux5|output1[13]~29 (
// Equation(s):
// \mux5|output1[13]~29_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[13]~28_combout  & ((\IDEXPipe|branchAddressIDEX [13]))) # (!\mux5|output1[13]~28_combout  & (\IDEXPipe|o_RS_DataIDEX [13])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[13]~28_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [13]),
	.datab(\IDEXPipe|branchAddressIDEX [13]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[13]~28_combout ),
	.cin(gnd),
	.combout(\mux5|output1[13]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[13]~29 .lut_mask = 16'hCFA0;
defparam \mux5|output1[13]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneii_lcell_comb \pc|output1[13]~11 (
// Equation(s):
// \pc|output1[13]~11_combout  = !\mux5|output1[13]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[13]~29_combout ),
	.cin(gnd),
	.combout(\pc|output1[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[13]~11 .lut_mask = 16'h00FF;
defparam \pc|output1[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N7
cycloneii_lcell_ff \pc|output1[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[13]~11_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [13]));

// Location: LCCOMB_X19_Y20_N26
cycloneii_lcell_comb \adder|output1[14]~24 (
// Equation(s):
// \adder|output1[14]~24_combout  = (\pc|output1 [14] & (!\adder|output1[13]~23  & VCC)) # (!\pc|output1 [14] & (\adder|output1[13]~23  $ (GND)))
// \adder|output1[14]~25  = CARRY((!\pc|output1 [14] & !\adder|output1[13]~23 ))

	.dataa(vcc),
	.datab(\pc|output1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[13]~23 ),
	.combout(\adder|output1[14]~24_combout ),
	.cout(\adder|output1[14]~25 ));
// synopsys translate_off
defparam \adder|output1[14]~24 .lut_mask = 16'h3C03;
defparam \adder|output1[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
cycloneii_lcell_comb \mux5|output1[14]~30 (
// Equation(s):
// \mux5|output1[14]~30_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout ) # ((\adder|output1[14]~24_combout )))) # (!\alu|Jump_out~0_combout  & (!\mux5|output1[18]~5_combout  & (\IDEXPipe|instructionROMOutIDEX [12])))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\mux5|output1[18]~5_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [12]),
	.datad(\adder|output1[14]~24_combout ),
	.cin(gnd),
	.combout(\mux5|output1[14]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[14]~30 .lut_mask = 16'hBA98;
defparam \mux5|output1[14]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneii_lcell_comb \mux5|output1[14]~31 (
// Equation(s):
// \mux5|output1[14]~31_combout  = (\mux5|output1[14]~30_combout  & (((\IDEXPipe|branchAddressIDEX [14]) # (!\mux5|output1[18]~5_combout )))) # (!\mux5|output1[14]~30_combout  & (\IDEXPipe|o_RS_DataIDEX [14] & ((\mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [14]),
	.datab(\IDEXPipe|branchAddressIDEX [14]),
	.datac(\mux5|output1[14]~30_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[14]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[14]~31 .lut_mask = 16'hCAF0;
defparam \mux5|output1[14]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneii_lcell_comb \pc|output1[14]~12 (
// Equation(s):
// \pc|output1[14]~12_combout  = !\mux5|output1[14]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[14]~31_combout ),
	.cin(gnd),
	.combout(\pc|output1[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[14]~12 .lut_mask = 16'h00FF;
defparam \pc|output1[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N21
cycloneii_lcell_ff \pc|output1[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[14]~12_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [14]));

// Location: LCCOMB_X19_Y20_N28
cycloneii_lcell_comb \adder|output1[15]~26 (
// Equation(s):
// \adder|output1[15]~26_combout  = (\pc|output1 [15] & ((\adder|output1[14]~25 ) # (GND))) # (!\pc|output1 [15] & (!\adder|output1[14]~25 ))
// \adder|output1[15]~27  = CARRY((\pc|output1 [15]) # (!\adder|output1[14]~25 ))

	.dataa(\pc|output1 [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[14]~25 ),
	.combout(\adder|output1[15]~26_combout ),
	.cout(\adder|output1[15]~27 ));
// synopsys translate_off
defparam \adder|output1[15]~26 .lut_mask = 16'hA5AF;
defparam \adder|output1[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \adder|output1[17]~30 (
// Equation(s):
// \adder|output1[17]~30_combout  = (\pc|output1 [17] & ((\adder|output1[16]~29 ) # (GND))) # (!\pc|output1 [17] & (!\adder|output1[16]~29 ))
// \adder|output1[17]~31  = CARRY((\pc|output1 [17]) # (!\adder|output1[16]~29 ))

	.dataa(vcc),
	.datab(\pc|output1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[16]~29 ),
	.combout(\adder|output1[17]~30_combout ),
	.cout(\adder|output1[17]~31 ));
// synopsys translate_off
defparam \adder|output1[17]~30 .lut_mask = 16'hC3CF;
defparam \adder|output1[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N20
cycloneii_lcell_comb \mux5|output1[17]~36 (
// Equation(s):
// \mux5|output1[17]~36_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout ) # (\adder|output1[17]~30_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [15] & (!\mux5|output1[18]~5_combout )))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\adder|output1[17]~30_combout ),
	.cin(gnd),
	.combout(\mux5|output1[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[17]~36 .lut_mask = 16'hCEC2;
defparam \mux5|output1[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~17 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~17_combout  = (\adder|output1[20]~36_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[20]~36_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~17_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~17 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N21
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~17_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [20]));

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~17 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~17_combout  = (\IFIDPipe|pcPlus4IFID [20] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [20]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~17_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~17 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~16 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~16_combout  = (\adder|output1[19]~34_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[19]~34_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~16_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~16 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N19
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [19]));

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~16 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~16_combout  = (\IFIDPipe|pcPlus4IFID [19] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [19]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~16_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~16 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~15 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~15_combout  = (\adder|output1[18]~32_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[18]~32_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~15_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~15 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N23
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~15_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [18]));

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~15 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~15_combout  = (\IFIDPipe|pcPlus4IFID [18] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [18]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~15 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N14
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~14 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~14_combout  = (\adder|output1[17]~30_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[17]~30_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~14_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~14 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N15
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [17]));

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~14 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~14_combout  = (\IFIDPipe|pcPlus4IFID [17] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [17]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~14 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~13 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~13_combout  = (\IFIDPipe|pcPlus4IFID [16] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|pcPlus4IFID [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~13 .lut_mask = 16'h00AA;
defparam \IDEXPipe|pcPlus4IDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N14
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~12 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~12_combout  = (\adder|output1[15]~26_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[15]~26_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~12_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~12 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N15
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~12_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [15]));

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~12 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~12_combout  = (\IFIDPipe|pcPlus4IFID [15] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [15]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~12 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N24
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~11 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~11_combout  = (\IFIDPipe|pcPlus4IFID [14] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|pcPlus4IFID [14]),
	.datab(vcc),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~11 .lut_mask = 16'h0A0A;
defparam \IDEXPipe|pcPlus4IDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~10 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~10_combout  = (\IFIDPipe|pcPlus4IFID [13] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|pcPlus4IFID [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~10 .lut_mask = 16'h00AA;
defparam \IDEXPipe|pcPlus4IDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N10
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~6 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~6_combout  = (!\IDEXPipe|pcPlus4IDEX~0_combout  & \IFIDPipe|pcPlus4IFID [12])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(\IFIDPipe|pcPlus4IFID [12]),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~6 .lut_mask = 16'h0F00;
defparam \IDEXPipe|pcPlus4IDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~4 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~4_combout  = (\IFIDPipe|pcPlus4IFID [11] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|pcPlus4IFID [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~4 .lut_mask = 16'h00AA;
defparam \IDEXPipe|pcPlus4IDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N14
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~5 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~5_combout  = (\adder|output1[10]~16_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[10]~16_combout ),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~5_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~5 .lut_mask = 16'h0A0A;
defparam \IFIDPipe|pcPlus4IFID~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N15
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [10]));

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~5 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~5_combout  = (\IFIDPipe|pcPlus4IFID [10] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [10]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~5 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N16
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~3 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~3_combout  = (\adder|output1[9]~14_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[9]~14_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~3_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~3 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N17
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [9]));

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~3 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~3_combout  = (\IFIDPipe|pcPlus4IFID [9] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [9]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~3 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N26
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~2 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~2_combout  = (\adder|output1[8]~12_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[8]~12_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~2_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~2 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N27
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [8]));

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~2 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~2_combout  = (\IFIDPipe|pcPlus4IFID [8] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [8]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~2 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~9 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~9_combout  = (\IFIDPipe|pcPlus4IFID [7] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [7]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~9 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N10
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~8 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~8_combout  = (\adder|output1[6]~8_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[6]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~8_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~8 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N11
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [6]));

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~8 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~8_combout  = (\IFIDPipe|pcPlus4IFID [6] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [6]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~8 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~7 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~7_combout  = (\adder|output1[5]~6_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[5]~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~7_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~7 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N1
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~7_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [5]));

// Location: LCCOMB_X19_Y22_N22
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~7 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~7_combout  = (\IFIDPipe|pcPlus4IFID [5] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [5]),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~7 .lut_mask = 16'h0C0C;
defparam \IDEXPipe|pcPlus4IDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~28 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~28_combout  = (!\IDEXPipe|pcPlus4IDEX~0_combout  & \IFIDPipe|pcPlus4IFID [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(\IFIDPipe|pcPlus4IFID [4]),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~28_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~28 .lut_mask = 16'h0F00;
defparam \IDEXPipe|pcPlus4IDEX~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~30 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~30_combout  = (\adder|output1[3]~2_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(\adder|output1[3]~2_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~30_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~30 .lut_mask = 16'h00AA;
defparam \IFIDPipe|pcPlus4IFID~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N31
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~30_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [3]));

// Location: LCCOMB_X19_Y22_N8
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~30 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~30_combout  = (\IFIDPipe|pcPlus4IFID [3] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [3]),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~30_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~30 .lut_mask = 16'h0C0C;
defparam \IDEXPipe|pcPlus4IDEX~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N16
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~29 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~29_combout  = (\IFIDPipe|pcPlus4IFID [2] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|pcPlus4IFID [2]),
	.datab(vcc),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~29_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~29 .lut_mask = 16'h0A0A;
defparam \IDEXPipe|pcPlus4IDEX~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \controlunit|WideOr0~0 (
// Equation(s):
// \controlunit|WideOr0~0_combout  = (!\IFIDPipe|instructionROMOutIFID [2] & ((\IFIDPipe|instructionROMOutIFID [5] & ((\IFIDPipe|instructionROMOutIFID [1]))) # (!\IFIDPipe|instructionROMOutIFID [5] & (\IFIDPipe|instructionROMOutIFID [0] & 
// !\IFIDPipe|instructionROMOutIFID [1]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [0]),
	.datab(\IFIDPipe|instructionROMOutIFID [5]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [2]),
	.cin(gnd),
	.combout(\controlunit|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr0~0 .lut_mask = 16'h00C2;
defparam \controlunit|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \IDEXPipe|i_Write_EnableIDEX~3 (
// Equation(s):
// \IDEXPipe|i_Write_EnableIDEX~3_combout  = (\controlunit|WideOr0~0_combout  & \IFIDPipe|instructionROMOutIFID [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\controlunit|WideOr0~0_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID [3]),
	.cin(gnd),
	.combout(\IDEXPipe|i_Write_EnableIDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|i_Write_EnableIDEX~3 .lut_mask = 16'hF000;
defparam \IDEXPipe|i_Write_EnableIDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \IDEXPipe|i_Write_EnableIDEX~0 (
// Equation(s):
// \IDEXPipe|i_Write_EnableIDEX~0_combout  = (!\IFIDPipe|instructionROMOutIFID [2] & (\IFIDPipe|instructionROMOutIFID [3] & !\IFIDPipe|instructionROMOutIFID [5]))

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [2]),
	.datac(\IFIDPipe|instructionROMOutIFID [3]),
	.datad(\IFIDPipe|instructionROMOutIFID [5]),
	.cin(gnd),
	.combout(\IDEXPipe|i_Write_EnableIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|i_Write_EnableIDEX~0 .lut_mask = 16'h0030;
defparam \IDEXPipe|i_Write_EnableIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \IDEXPipe|i_Write_EnableIDEX~4 (
// Equation(s):
// \IDEXPipe|i_Write_EnableIDEX~4_combout  = (\IFIDPipe|instructionROMOutIFID [4] & (((\IDEXPipe|i_Write_EnableIDEX~0_combout )))) # (!\IFIDPipe|instructionROMOutIFID [4] & ((\IDEXPipe|mux1SelectIDEX~1_combout ) # ((\IDEXPipe|i_Write_EnableIDEX~3_combout 
// ))))

	.dataa(\IDEXPipe|mux1SelectIDEX~1_combout ),
	.datab(\IDEXPipe|i_Write_EnableIDEX~3_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [4]),
	.datad(\IDEXPipe|i_Write_EnableIDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|i_Write_EnableIDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|i_Write_EnableIDEX~4 .lut_mask = 16'hFE0E;
defparam \IDEXPipe|i_Write_EnableIDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~2 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~2_combout  = (!\hds|stall~4_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\hds|stall~4_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~2 .lut_mask = 16'h000F;
defparam \IDEXPipe|Func_inIDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \IDEXPipe|i_Write_EnableIDEX~5 (
// Equation(s):
// \IDEXPipe|i_Write_EnableIDEX~5_combout  = (\IDEXPipe|linkRegIDEX~0_combout  & (\IDEXPipe|i_Write_EnableIDEX~2_combout  & ((\IDEXPipe|Func_inIDEX~2_combout )))) # (!\IDEXPipe|linkRegIDEX~0_combout  & (((\IDEXPipe|i_Write_EnableIDEX~4_combout ))))

	.dataa(\IDEXPipe|i_Write_EnableIDEX~2_combout ),
	.datab(\IDEXPipe|i_Write_EnableIDEX~4_combout ),
	.datac(\IDEXPipe|linkRegIDEX~0_combout ),
	.datad(\IDEXPipe|Func_inIDEX~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|i_Write_EnableIDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|i_Write_EnableIDEX~5 .lut_mask = 16'hAC0C;
defparam \IDEXPipe|i_Write_EnableIDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N2
cycloneii_lcell_comb \mux5|output1[1]~2 (
// Equation(s):
// \mux5|output1[1]~2_combout  = (\alu|Branch_out~2_combout  & ((\alu|Mux32~5_combout  & (\IDEXPipe|branchAddressIDEX [1])) # (!\alu|Mux32~5_combout  & ((\pc|output1 [1]))))) # (!\alu|Branch_out~2_combout  & (((\pc|output1 [1]))))

	.dataa(\alu|Branch_out~2_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [1]),
	.datac(\pc|output1 [1]),
	.datad(\alu|Mux32~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[1]~2 .lut_mask = 16'hD8F0;
defparam \mux5|output1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N20
cycloneii_lcell_comb \mux5|output1[1]~3 (
// Equation(s):
// \mux5|output1[1]~3_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[1]~2_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|o_RS_DataIDEX [1] & (\IDEXPipe|jumpRegIDEX~regout )))

	.dataa(\IDEXPipe|o_RS_DataIDEX [1]),
	.datab(\IDEXPipe|jumpRegIDEX~regout ),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[1]~2_combout ),
	.cin(gnd),
	.combout(\mux5|output1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[1]~3 .lut_mask = 16'hF808;
defparam \mux5|output1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y21_N21
cycloneii_lcell_ff \pc|output1[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[1]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [1]));

// Location: LCCOMB_X19_Y21_N22
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~31 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~31_combout  = (\pc|output1 [1] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\pc|output1 [1]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~31_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~31 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N23
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~31_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [1]));

// Location: LCCOMB_X19_Y21_N18
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX~31 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX~31_combout  = (\IFIDPipe|pcPlus4IFID [1] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [1]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|branchAddressIDEX~31_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX~31 .lut_mask = 16'h00CC;
defparam \IDEXPipe|branchAddressIDEX~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N19
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX~31_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [1]));

// Location: LCCOMB_X19_Y21_N20
cycloneii_lcell_comb \EXMEMPipe|pcPlus4EXMEM[1]~feeder (
// Equation(s):
// \EXMEMPipe|pcPlus4EXMEM[1]~feeder_combout  = \IDEXPipe|branchAddressIDEX [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|branchAddressIDEX [1]),
	.cin(gnd),
	.combout(\EXMEMPipe|pcPlus4EXMEM[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|pcPlus4EXMEM[1]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|pcPlus4EXMEM[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N21
cycloneii_lcell_ff \EXMEMPipe|pcPlus4EXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|pcPlus4EXMEM[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|pcPlus4EXMEM [1]));

// Location: LCFF_X23_Y26_N1
cycloneii_lcell_ff \MEMWBPipe|pcPlus4MEMWB[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|pcPlus4EXMEM [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|pcPlus4MEMWB [1]));

// Location: LCCOMB_X25_Y27_N14
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[27]~7 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[27]~7_combout  = (\IDEXPipe|upperIDEX~regout ) # ((\IDEXPipe|Func_inIDEX [2] & (!\IDEXPipe|Func_inIDEX [4] & !\IDEXPipe|Func_inIDEX [3])))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(\IDEXPipe|Func_inIDEX [4]),
	.datad(\IDEXPipe|Func_inIDEX [3]),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[27]~7 .lut_mask = 16'hCCCE;
defparam \EXMEMPipe|O_outEXMEM[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \IDEXPipe|mux2SelectIDEX~0 (
// Equation(s):
// \IDEXPipe|mux2SelectIDEX~0_combout  = (!\IDEXPipe|pcPlus4IDEX~0_combout  & ((\IFIDPipe|instructionROMOutIFID [29] & (!\controlunit|WideOr21~0_combout )) # (!\IFIDPipe|instructionROMOutIFID [29] & ((\controlunit|WideOr22~0_combout )))))

	.dataa(\controlunit|WideOr21~0_combout ),
	.datab(\controlunit|WideOr22~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [29]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|mux2SelectIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux2SelectIDEX~0 .lut_mask = 16'h005C;
defparam \IDEXPipe|mux2SelectIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N5
cycloneii_lcell_ff \IDEXPipe|mux2SelectIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|mux2SelectIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|mux2SelectIDEX~regout ));

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \hdns|hazardReg2~0 (
// Equation(s):
// \hdns|hazardReg2~0_combout  = (\mux6|output1[1]~0_combout  & (\IFIDPipe|instructionROMOutIFID [17] & (\mux6|output1[0]~1_combout  $ (!\IFIDPipe|instructionROMOutIFID [16])))) # (!\mux6|output1[1]~0_combout  & (!\IFIDPipe|instructionROMOutIFID [17] & 
// (\mux6|output1[0]~1_combout  $ (!\IFIDPipe|instructionROMOutIFID [16]))))

	.dataa(\mux6|output1[1]~0_combout ),
	.datab(\mux6|output1[0]~1_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [16]),
	.datad(\IFIDPipe|instructionROMOutIFID [17]),
	.cin(gnd),
	.combout(\hdns|hazardReg2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg2~0 .lut_mask = 16'h8241;
defparam \hdns|hazardReg2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \hdns|Equal7~0 (
// Equation(s):
// \hdns|Equal7~0_combout  = \IFIDPipe|instructionROMOutIFID [20] $ (\mux6|output1[4]~4_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [20]),
	.datab(vcc),
	.datac(\mux6|output1[4]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\hdns|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|Equal7~0 .lut_mask = 16'h5A5A;
defparam \hdns|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~24 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~24_combout  = (\IFIDPipe|instructionROMOutIFID [26] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [26]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~24_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~24 .lut_mask = 16'h00CC;
defparam \IDEXPipe|instructionROMOutIDEX~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N25
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [26]));

// Location: LCFF_X24_Y24_N11
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [26]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [26]));

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[26]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[26]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [26]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[26]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N5
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [26]));

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~23 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~23_combout  = (\IFIDPipe|instructionROMOutIFID [27] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~23_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~23 .lut_mask = 16'h00AA;
defparam \IDEXPipe|instructionROMOutIDEX~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N27
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~23_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [27]));

// Location: LCFF_X24_Y24_N21
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [27]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [27]));

// Location: LCFF_X23_Y22_N27
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [27]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [27]));

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \instructioncounter2|Equal0~1 (
// Equation(s):
// \instructioncounter2|Equal0~1_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [31] & (!\MEMWBPipe|instructionROMOutMEMWB [26] & !\MEMWBPipe|instructionROMOutMEMWB [27]))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [31]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [26]),
	.datac(vcc),
	.datad(\MEMWBPipe|instructionROMOutMEMWB [27]),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~1 .lut_mask = 16'h0011;
defparam \instructioncounter2|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N19
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [28]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [28]));

// Location: LCFF_X23_Y22_N25
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [28]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [28]));

// Location: LCCOMB_X19_Y22_N4
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~12 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~12_combout  = (\IFIDPipe|instructionROMOutIFID [1] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [1]),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~12 .lut_mask = 16'h0C0C;
defparam \IDEXPipe|instructionROMOutIDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N5
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~12_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [1]));

// Location: LCFF_X24_Y24_N13
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [1]));

// Location: LCFF_X23_Y22_N31
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [1]));

// Location: LCFF_X25_Y20_N25
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~20_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [31]));

// Location: LCFF_X24_Y24_N3
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [31]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [31]));

// Location: LCFF_X23_Y22_N29
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [31]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [31]));

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~13 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~13_combout  = (!\IDEXPipe|pcPlus4IDEX~0_combout  & \IFIDPipe|instructionROMOutIFID [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID [2]),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~13 .lut_mask = 16'h0F00;
defparam \IDEXPipe|instructionROMOutIDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N19
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~13_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [2]));

// Location: LCFF_X24_Y24_N1
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [2]));

// Location: LCFF_X23_Y22_N1
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [2]));

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[29]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[29]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [29]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[29]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N15
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [29]));

// Location: LCCOMB_X19_Y22_N2
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~15 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~15_combout  = (\IFIDPipe|instructionROMOutIFID [4] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [4]),
	.datab(vcc),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~15 .lut_mask = 16'h0A0A;
defparam \IDEXPipe|instructionROMOutIDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N3
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~15_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [4]));

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \EXMEMPipe|instructionROMOutEXMEM[4]~feeder (
// Equation(s):
// \EXMEMPipe|instructionROMOutEXMEM[4]~feeder_combout  = \IDEXPipe|instructionROMOutIDEX [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|instructionROMOutIDEX [4]),
	.cin(gnd),
	.combout(\EXMEMPipe|instructionROMOutEXMEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|instructionROMOutEXMEM[4]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|instructionROMOutEXMEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N1
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|instructionROMOutEXMEM[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [4]));

// Location: LCFF_X23_Y22_N7
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [4]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [4]));

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \instructioncounter2|Equal0~0 (
// Equation(s):
// \instructioncounter2|Equal0~0_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [5] & (!\MEMWBPipe|instructionROMOutMEMWB [2] & (!\MEMWBPipe|instructionROMOutMEMWB [29] & !\MEMWBPipe|instructionROMOutMEMWB [4])))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [5]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [2]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [29]),
	.datad(\MEMWBPipe|instructionROMOutMEMWB [4]),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~0 .lut_mask = 16'h0001;
defparam \instructioncounter2|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \hdns|hazardReg1~0 (
// Equation(s):
// \hdns|hazardReg1~0_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [31] & ((\MEMWBPipe|instructionROMOutMEMWB [0]) # ((\MEMWBPipe|instructionROMOutMEMWB [1]) # (!\instructioncounter2|Equal0~0_combout ))))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [0]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [1]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [31]),
	.datad(\instructioncounter2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hdns|hazardReg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg1~0 .lut_mask = 16'h0E0F;
defparam \hdns|hazardReg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \hdns|hazardReg1~1 (
// Equation(s):
// \hdns|hazardReg1~1_combout  = (\MEMWBPipe|instructionROMOutMEMWB [28]) # ((\hdns|hazardReg1~0_combout ) # ((!\MEMWBPipe|instructionROMOutMEMWB [29] & !\instructioncounter2|Equal0~1_combout )))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [29]),
	.datab(\instructioncounter2|Equal0~1_combout ),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [28]),
	.datad(\hdns|hazardReg1~0_combout ),
	.cin(gnd),
	.combout(\hdns|hazardReg1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg1~1 .lut_mask = 16'hFFF1;
defparam \hdns|hazardReg1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \hdns|hazardReg2~2 (
// Equation(s):
// \hdns|hazardReg2~2_combout  = (\hdns|hazardReg2~1_combout  & (\hdns|hazardReg2~0_combout  & (!\hdns|Equal7~0_combout  & \hdns|hazardReg1~1_combout )))

	.dataa(\hdns|hazardReg2~1_combout ),
	.datab(\hdns|hazardReg2~0_combout ),
	.datac(\hdns|Equal7~0_combout ),
	.datad(\hdns|hazardReg1~1_combout ),
	.cin(gnd),
	.combout(\hdns|hazardReg2~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg2~2 .lut_mask = 16'h0800;
defparam \hdns|hazardReg2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[3]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[3]~feeder_combout  = \mux6|output1[1]~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux6|output1[1]~0_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N21
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [3]));

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[1]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[1]~feeder_combout  = \mux6|output1[0]~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux6|output1[0]~1_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y20_N27
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [1]));

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \regfile|Mux32~33 (
// Equation(s):
// \regfile|Mux32~33_combout  = (\IFIDPipe|instructionROMOutIFID [17] & ((\IFIDPipe|instructionROMOutIFID [16] $ (\regfile|Register_rtl_0_bypass [1])) # (!\regfile|Register_rtl_0_bypass [3]))) # (!\IFIDPipe|instructionROMOutIFID [17] & 
// ((\regfile|Register_rtl_0_bypass [3]) # (\IFIDPipe|instructionROMOutIFID [16] $ (\regfile|Register_rtl_0_bypass [1]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [17]),
	.datab(\IFIDPipe|instructionROMOutIFID [16]),
	.datac(\regfile|Register_rtl_0_bypass [3]),
	.datad(\regfile|Register_rtl_0_bypass [1]),
	.cin(gnd),
	.combout(\regfile|Mux32~33_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux32~33 .lut_mask = 16'h7BDE;
defparam \regfile|Mux32~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[7]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[7]~feeder_combout  = \mux6|output1[3]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux6|output1[3]~3_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N29
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [7]));

// Location: LCFF_X28_Y20_N7
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux6|output1[2]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [5]));

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \regfile|Mux32~34 (
// Equation(s):
// \regfile|Mux32~34_combout  = (\IFIDPipe|instructionROMOutIFID [19] & ((\IFIDPipe|instructionROMOutIFID [18] $ (\regfile|Register_rtl_0_bypass [5])) # (!\regfile|Register_rtl_0_bypass [7]))) # (!\IFIDPipe|instructionROMOutIFID [19] & 
// ((\regfile|Register_rtl_0_bypass [7]) # (\IFIDPipe|instructionROMOutIFID [18] $ (\regfile|Register_rtl_0_bypass [5]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [19]),
	.datab(\regfile|Register_rtl_0_bypass [7]),
	.datac(\IFIDPipe|instructionROMOutIFID [18]),
	.datad(\regfile|Register_rtl_0_bypass [5]),
	.cin(gnd),
	.combout(\regfile|Mux32~34_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux32~34 .lut_mask = 16'h6FF6;
defparam \regfile|Mux32~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \myInstructionROM|rom~135 (
// Equation(s):
// \myInstructionROM|rom~135_combout  = (!\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~2_combout )) # (!\myInstructionROM|Add0~4_combout  & 
// (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~2_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~135_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~135 .lut_mask = 16'h0042;
defparam \myInstructionROM|rom~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneii_lcell_comb \myInstructionROM|rom~148 (
// Equation(s):
// \myInstructionROM|rom~148_combout  = (\myInstructionROM|Add0~12_combout  & (\myInstructionROM|rom~135_combout  & !\myInstructionROM|Add0~8_combout ))

	.dataa(vcc),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~135_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~148_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~148 .lut_mask = 16'h00C0;
defparam \myInstructionROM|rom~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \myInstructionROM|rom~152 (
// Equation(s):
// \myInstructionROM|rom~152_combout  = (\myInstructionROM|rom~148_combout ) # ((\myInstructionROM|rom~150_combout  & (\myInstructionROM|rom~149_combout  & \myInstructionROM|rom~151_combout )))

	.dataa(\myInstructionROM|rom~150_combout ),
	.datab(\myInstructionROM|rom~149_combout ),
	.datac(\myInstructionROM|rom~151_combout ),
	.datad(\myInstructionROM|rom~148_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~152_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~152 .lut_mask = 16'hFF80;
defparam \myInstructionROM|rom~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \myInstructionROM|rom~154 (
// Equation(s):
// \myInstructionROM|rom~154_combout  = (\myInstructionROM|Add0~2_combout ) # ((\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~8_combout ) # (!\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~154_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~154 .lut_mask = 16'hFBF0;
defparam \myInstructionROM|rom~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \myInstructionROM|rom~153 (
// Equation(s):
// \myInstructionROM|rom~153_combout  = (\myInstructionROM|Add0~8_combout  & (((\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~2_combout )) # (!\myInstructionROM|Add0~12_combout ))) # (!\myInstructionROM|Add0~8_combout  & 
// (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~2_combout  $ (\myInstructionROM|Add0~12_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~153_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~153 .lut_mask = 16'h82F8;
defparam \myInstructionROM|rom~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \myInstructionROM|rom~234 (
// Equation(s):
// \myInstructionROM|rom~234_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  $ (\myInstructionROM|Add0~6_combout  $ (\myInstructionROM|rom~153_combout )))) # (!\myInstructionROM|Add0~0_combout  & 
// ((\myInstructionROM|rom~153_combout ) # ((\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|rom~153_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~234_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~234 .lut_mask = 16'hB74A;
defparam \myInstructionROM|rom~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \myInstructionROM|rom~235 (
// Equation(s):
// \myInstructionROM|rom~235_combout  = (\myInstructionROM|rom~234_combout  & (\myInstructionROM|rom~154_combout  $ (((\myInstructionROM|Add0~4_combout ) # (\myInstructionROM|Add0~6_combout )))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|rom~154_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|rom~234_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~235_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~235 .lut_mask = 16'h3600;
defparam \myInstructionROM|rom~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \myInstructionROM|rom~155 (
// Equation(s):
// \myInstructionROM|rom~155_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|Add0~10_combout  & (\myInstructionROM|rom~152_combout )) # (!\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~235_combout )))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|rom~152_combout ),
	.datad(\myInstructionROM|rom~235_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~155_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~155 .lut_mask = 16'h3120;
defparam \myInstructionROM|rom~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N25
cycloneii_lcell_ff \myInstructionROM|out[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~155_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [20]));

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~15 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~15_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [20]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [20]))))

	.dataa(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datab(\myInstructionROM|out [20]),
	.datac(\IFIDPipe|instructionROMOutIFID [20]),
	.datad(\hds|stall~4_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~15_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~15 .lut_mask = 16'h5044;
defparam \IFIDPipe|instructionROMOutIFID~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N15
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~15_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [20]));

// Location: LCCOMB_X28_Y20_N30
cycloneii_lcell_comb \regfile|Mux32~35 (
// Equation(s):
// \regfile|Mux32~35_combout  = ((\regfile|Mux32~34_combout ) # (\regfile|Register_rtl_0_bypass [9] $ (\IFIDPipe|instructionROMOutIFID [20]))) # (!\regfile|Register_rtl_0_bypass [0])

	.dataa(\regfile|Register_rtl_0_bypass [0]),
	.datab(\regfile|Mux32~34_combout ),
	.datac(\regfile|Register_rtl_0_bypass [9]),
	.datad(\IFIDPipe|instructionROMOutIFID [20]),
	.cin(gnd),
	.combout(\regfile|Mux32~35_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux32~35 .lut_mask = 16'hDFFD;
defparam \regfile|Mux32~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX[4]~2 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX[4]~2_combout  = (!\regfile|Equal1~1_combout  & (!\hdns|hazardReg2~2_combout  & ((\regfile|Mux32~33_combout ) # (\regfile|Mux32~35_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\hdns|hazardReg2~2_combout ),
	.datac(\regfile|Mux32~33_combout ),
	.datad(\regfile|Mux32~35_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX[4]~2 .lut_mask = 16'h1110;
defparam \IDEXPipe|o_RT_DataIDEX[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N10
cycloneii_lcell_comb \alu|AdderInputB[0]~32 (
// Equation(s):
// \alu|AdderInputB[0]~32_combout  = \IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [0])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[0]~116_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [0]),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\mux101|output1[0]~116_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[0]~32 .lut_mask = 16'h636C;
defparam \alu|AdderInputB[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N16
cycloneii_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_cout  = CARRY(\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|Add0~1_cout ));
// synopsys translate_off
defparam \alu|Add0~1 .lut_mask = 16'h00CC;
defparam \alu|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N18
cycloneii_lcell_comb \alu|Add0~2 (
// Equation(s):
// \alu|Add0~2_combout  = (\muxShift1|output1[0]~68_combout  & ((\alu|AdderInputB[0]~32_combout  & (\alu|Add0~1_cout  & VCC)) # (!\alu|AdderInputB[0]~32_combout  & (!\alu|Add0~1_cout )))) # (!\muxShift1|output1[0]~68_combout  & 
// ((\alu|AdderInputB[0]~32_combout  & (!\alu|Add0~1_cout )) # (!\alu|AdderInputB[0]~32_combout  & ((\alu|Add0~1_cout ) # (GND)))))
// \alu|Add0~3  = CARRY((\muxShift1|output1[0]~68_combout  & (!\alu|AdderInputB[0]~32_combout  & !\alu|Add0~1_cout )) # (!\muxShift1|output1[0]~68_combout  & ((!\alu|Add0~1_cout ) # (!\alu|AdderInputB[0]~32_combout ))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\alu|AdderInputB[0]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~1_cout ),
	.combout(\alu|Add0~2_combout ),
	.cout(\alu|Add0~3 ));
// synopsys translate_off
defparam \alu|Add0~2 .lut_mask = 16'h9617;
defparam \alu|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~16 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~16_combout  = (\IFIDPipe|instructionROMOutIFID [5] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [5]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~16_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~16 .lut_mask = 16'h00F0;
defparam \IDEXPipe|instructionROMOutIDEX~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N15
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [5]));

// Location: LCFF_X24_Y24_N29
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [5]));

// Location: LCCOMB_X24_Y24_N28
cycloneii_lcell_comb \hdnsMEM|hazardReg1~8 (
// Equation(s):
// \hdnsMEM|hazardReg1~8_combout  = (\EXMEMPipe|instructionROMOutEXMEM [2]) # ((\EXMEMPipe|instructionROMOutEXMEM [1]) # ((\EXMEMPipe|instructionROMOutEXMEM [5]) # (\EXMEMPipe|instructionROMOutEXMEM [4])))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [2]),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [1]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [5]),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [4]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~8_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~8 .lut_mask = 16'hFFFE;
defparam \hdnsMEM|hazardReg1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N7
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [0]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [0]));

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \hdnsMEM|Equal0~1 (
// Equation(s):
// \hdnsMEM|Equal0~1_combout  = (!\EXMEMPipe|instructionROMOutEXMEM [26] & \hdnsMEM|Equal0~0_combout )

	.dataa(vcc),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [26]),
	.datac(vcc),
	.datad(\hdnsMEM|Equal0~0_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|Equal0~1 .lut_mask = 16'h3300;
defparam \hdnsMEM|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cycloneii_lcell_comb \hdnsMEM|hazardReg1~9 (
// Equation(s):
// \hdnsMEM|hazardReg1~9_combout  = (\hdnsMEM|Equal0~1_combout  & (((\hdnsMEM|hazardReg1~8_combout ) # (\EXMEMPipe|instructionROMOutEXMEM [0])))) # (!\hdnsMEM|Equal0~1_combout  & (\hdnsMEM|hazardReg1~7_combout ))

	.dataa(\hdnsMEM|hazardReg1~7_combout ),
	.datab(\hdnsMEM|hazardReg1~8_combout ),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [0]),
	.datad(\hdnsMEM|Equal0~1_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg1~9_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg1~9 .lut_mask = 16'hFCAA;
defparam \hdnsMEM|hazardReg1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \hdnsMEM|hazardReg2~4 (
// Equation(s):
// \hdnsMEM|hazardReg2~4_combout  = (\EXMEMPipe|instructionROMOutEXMEM [19] & (\IDEXPipe|instructionROMOutIDEX [19] & (\EXMEMPipe|instructionROMOutEXMEM [18] $ (!\IDEXPipe|instructionROMOutIDEX [18])))) # (!\EXMEMPipe|instructionROMOutEXMEM [19] & 
// (!\IDEXPipe|instructionROMOutIDEX [19] & (\EXMEMPipe|instructionROMOutEXMEM [18] $ (!\IDEXPipe|instructionROMOutIDEX [18]))))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [19]),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [18]),
	.datac(\IDEXPipe|instructionROMOutIDEX [18]),
	.datad(\IDEXPipe|instructionROMOutIDEX [19]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~4 .lut_mask = 16'h8241;
defparam \hdnsMEM|hazardReg2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cycloneii_lcell_comb \hdnsMEM|hazardReg2~3 (
// Equation(s):
// \hdnsMEM|hazardReg2~3_combout  = (\IDEXPipe|instructionROMOutIDEX [16] & (\EXMEMPipe|instructionROMOutEXMEM [16] & (\IDEXPipe|instructionROMOutIDEX [17] $ (!\EXMEMPipe|instructionROMOutEXMEM [17])))) # (!\IDEXPipe|instructionROMOutIDEX [16] & 
// (!\EXMEMPipe|instructionROMOutEXMEM [16] & (\IDEXPipe|instructionROMOutIDEX [17] $ (!\EXMEMPipe|instructionROMOutEXMEM [17]))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [16]),
	.datab(\IDEXPipe|instructionROMOutIDEX [17]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [16]),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [17]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~3 .lut_mask = 16'h8421;
defparam \hdnsMEM|hazardReg2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N8
cycloneii_lcell_comb \hdnsMEM|hazardReg2~5 (
// Equation(s):
// \hdnsMEM|hazardReg2~5_combout  = (\hdnsMEM|hazardReg2~4_combout  & (\hdnsMEM|hazardReg2~3_combout  & ((\EXMEMPipe|instructionROMOutEXMEM [26]) # (!\hdnsMEM|Equal0~0_combout ))))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [26]),
	.datab(\hdnsMEM|Equal0~0_combout ),
	.datac(\hdnsMEM|hazardReg2~4_combout ),
	.datad(\hdnsMEM|hazardReg2~3_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~5_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~5 .lut_mask = 16'hB000;
defparam \hdnsMEM|hazardReg2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cycloneii_lcell_comb \hdnsMEM|hazardReg2~7 (
// Equation(s):
// \hdnsMEM|hazardReg2~7_combout  = (\hdnsMEM|hazardReg2~2_combout ) # ((\hdnsMEM|hazardReg2~5_combout  & (\EXMEMPipe|instructionROMOutEXMEM [20] $ (!\IDEXPipe|instructionROMOutIDEX [20]))))

	.dataa(\hdnsMEM|hazardReg2~2_combout ),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [20]),
	.datac(\IDEXPipe|instructionROMOutIDEX [20]),
	.datad(\hdnsMEM|hazardReg2~5_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~7_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~7 .lut_mask = 16'hEBAA;
defparam \hdnsMEM|hazardReg2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneii_lcell_comb \mux101|output1[16]~80 (
// Equation(s):
// \mux101|output1[16]~80_combout  = (\EXMEMPipe|O_outEXMEM [16] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [16]),
	.datab(vcc),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[16]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[16]~80 .lut_mask = 16'hA000;
defparam \mux101|output1[16]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \mux2|output1[16]~57 (
// Equation(s):
// \mux2|output1[16]~57_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (((\IDEXPipe|instructionROMOutIDEX [15])))) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[16]~81_combout ) # ((\mux101|output1[16]~80_combout ))))

	.dataa(\mux101|output1[16]~81_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\mux101|output1[16]~80_combout ),
	.cin(gnd),
	.combout(\mux2|output1[16]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[16]~57 .lut_mask = 16'hCFCA;
defparam \mux2|output1[16]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N4
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[27]~6 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[27]~6_combout  = (\IDEXPipe|upperIDEX~regout ) # (\IDEXPipe|Func_inIDEX [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|upperIDEX~regout ),
	.datad(\IDEXPipe|Func_inIDEX [3]),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[27]~6 .lut_mask = 16'hFFF0;
defparam \EXMEMPipe|O_outEXMEM[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N20
cycloneii_lcell_comb \alu|O_out[4]~73 (
// Equation(s):
// \alu|O_out[4]~73_combout  = (\IDEXPipe|Func_inIDEX [0]) # (!\IDEXPipe|Func_inIDEX [4])

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [4]),
	.cin(gnd),
	.combout(\alu|O_out[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~73 .lut_mask = 16'hCCFF;
defparam \alu|O_out[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneii_lcell_comb \muxShift1|output1[4]~78 (
// Equation(s):
// \muxShift1|output1[4]~78_combout  = (\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[4]~58_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [4]))

	.dataa(\EXMEMPipe|O_outEXMEM [4]),
	.datab(\muxShift1|output1[4]~58_combout ),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[4]~78_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[4]~78 .lut_mask = 16'hCCAA;
defparam \muxShift1|output1[4]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N8
cycloneii_lcell_comb \alu|O_out[4]~243 (
// Equation(s):
// \alu|O_out[4]~243_combout  = (\mux2|output1[4]~45_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (!\muxShift1|output1[4]~59_combout ))))) # (!\mux2|output1[4]~45_combout  & ((\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] 
// $ (!\muxShift1|output1[4]~59_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] & !\muxShift1|output1[4]~59_combout ))))

	.dataa(\mux2|output1[4]~45_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\muxShift1|output1[4]~59_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~243_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~243 .lut_mask = 16'h681E;
defparam \alu|O_out[4]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N6
cycloneii_lcell_comb \alu|O_out[4]~285 (
// Equation(s):
// \alu|O_out[4]~285_combout  = (\IDEXPipe|Func_inIDEX [4] & (!\IDEXPipe|Func_inIDEX [0] & ((\alu|O_out[2]~21_combout ) # (\IDEXPipe|Func_inIDEX [1]))))

	.dataa(\alu|O_out[2]~21_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[4]~285_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~285 .lut_mask = 16'h00C8;
defparam \alu|O_out[4]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N14
cycloneii_lcell_comb \mux101|output1[2]~59 (
// Equation(s):
// \mux101|output1[2]~59_combout  = (\EXMEMPipe|O_outEXMEM [2] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [2]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[2]~59 .lut_mask = 16'hC000;
defparam \mux101|output1[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N4
cycloneii_lcell_comb \mux101|output1[2]~137 (
// Equation(s):
// \mux101|output1[2]~137_combout  = (\mux101|output1[2]~60_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\hdnsMEM|hazardReg2~7_combout  & \EXMEMPipe|O_outEXMEM [2])))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\mux101|output1[2]~60_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [2]),
	.cin(gnd),
	.combout(\mux101|output1[2]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[2]~137 .lut_mask = 16'hECCC;
defparam \mux101|output1[2]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N5
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[2]~137_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [2]));

// Location: LCCOMB_X28_Y28_N14
cycloneii_lcell_comb \dmem|heap_seg|mem0~11 (
// Equation(s):
// \dmem|heap_seg|mem0~11_combout  = !\EXMEMPipe|o_RT_DataEXMEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0~11 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \hdnsWB|Equal6~0 (
// Equation(s):
// \hdnsWB|Equal6~0_combout  = \IDEXPipe|instructionROMOutIDEX [25] $ (\mux6|output1[4]~4_combout )

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [25]),
	.datac(vcc),
	.datad(\mux6|output1[4]~4_combout ),
	.cin(gnd),
	.combout(\hdnsWB|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|Equal6~0 .lut_mask = 16'h33CC;
defparam \hdnsWB|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N23
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [11]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [11]));

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \mux7|output1[11]~6 (
// Equation(s):
// \mux7|output1[11]~6_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [11])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [11])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [11]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [11]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[11]~6 .lut_mask = 16'h2230;
defparam \mux7|output1[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \mux7|output1[11]~7 (
// Equation(s):
// \mux7|output1[11]~7_combout  = (\mux7|output1[11]~6_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a23 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a23 ),
	.datad(\mux7|output1[11]~6_combout ),
	.cin(gnd),
	.combout(\mux7|output1[11]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[11]~7 .lut_mask = 16'hFFC0;
defparam \mux7|output1[11]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \muxShift1|output1[11]~8 (
// Equation(s):
// \muxShift1|output1[11]~8_combout  = (\hdnsWB|hazardReg1~1_combout  & ((\hdnsWB|Equal6~0_combout  & (\IDEXPipe|o_RS_DataIDEX [11])) # (!\hdnsWB|Equal6~0_combout  & ((\mux7|output1[11]~7_combout ))))) # (!\hdnsWB|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [11]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [11]),
	.datab(\hdnsWB|hazardReg1~1_combout ),
	.datac(\hdnsWB|Equal6~0_combout ),
	.datad(\mux7|output1[11]~7_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[11]~8 .lut_mask = 16'hAEA2;
defparam \muxShift1|output1[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneii_lcell_comb \hdnsWB|hazardReg1~0 (
// Equation(s):
// \hdnsWB|hazardReg1~0_combout  = (\mux6|output1[0]~1_combout  & (\IDEXPipe|instructionROMOutIDEX [21] & (\mux6|output1[1]~0_combout  $ (!\IDEXPipe|instructionROMOutIDEX [22])))) # (!\mux6|output1[0]~1_combout  & (!\IDEXPipe|instructionROMOutIDEX [21] & 
// (\mux6|output1[1]~0_combout  $ (!\IDEXPipe|instructionROMOutIDEX [22]))))

	.dataa(\mux6|output1[0]~1_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [21]),
	.datac(\mux6|output1[1]~0_combout ),
	.datad(\IDEXPipe|instructionROMOutIDEX [22]),
	.cin(gnd),
	.combout(\hdnsWB|hazardReg1~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|hazardReg1~0 .lut_mask = 16'h9009;
defparam \hdnsWB|hazardReg1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cycloneii_lcell_comb \muxShift1|output1[11]~9 (
// Equation(s):
// \muxShift1|output1[11]~9_combout  = (\hdnsWB|hazardReg1~0_combout  & ((\hdns|hazardReg1~1_combout  & ((\muxShift1|output1[11]~8_combout ))) # (!\hdns|hazardReg1~1_combout  & (\IDEXPipe|o_RS_DataIDEX [11])))) # (!\hdnsWB|hazardReg1~0_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [11]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [11]),
	.datab(\muxShift1|output1[11]~8_combout ),
	.datac(\hdnsWB|hazardReg1~0_combout ),
	.datad(\hdns|hazardReg1~1_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[11]~9_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[11]~9 .lut_mask = 16'hCAAA;
defparam \muxShift1|output1[11]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cycloneii_lcell_comb \alu|O_out[11]~48 (
// Equation(s):
// \alu|O_out[11]~48_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\hdnsMEM|hazardReg1~10_combout  & (\muxShift1|output1[11]~9_combout )) # (!\hdnsMEM|hazardReg1~10_combout  & ((\EXMEMPipe|O_outEXMEM [11])))))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(\muxShift1|output1[11]~9_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [11]),
	.datad(\IDEXPipe|Func_inIDEX [3]),
	.cin(gnd),
	.combout(\alu|O_out[11]~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~48 .lut_mask = 16'hD800;
defparam \alu|O_out[11]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N0
cycloneii_lcell_comb \alu|O_out[8]~30 (
// Equation(s):
// \alu|O_out[8]~30_combout  = (\IDEXPipe|Func_inIDEX [4] & (\IDEXPipe|Func_inIDEX [1] & (!\IDEXPipe|Func_inIDEX [0]))) # (!\IDEXPipe|Func_inIDEX [4] & (((\IDEXPipe|Func_inIDEX [2]))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [4]),
	.datad(\IDEXPipe|Func_inIDEX [2]),
	.cin(gnd),
	.combout(\alu|O_out[8]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~30 .lut_mask = 16'h2F20;
defparam \alu|O_out[8]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N24
cycloneii_lcell_comb \mux101|output1[11]~68 (
// Equation(s):
// \mux101|output1[11]~68_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [11] & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [11]),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[11]~68 .lut_mask = 16'hA000;
defparam \mux101|output1[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[31]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[31]~feeder_combout  = \mux7|output1[11]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[11]~7_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[31]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N15
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [31]));

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~69 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~69_combout  = (!\hdns|hazardReg2~2_combout  & ((\regfile|Equal1~1_combout ) # ((!\regfile|Mux32~33_combout  & !\regfile|Mux32~35_combout ))))

	.dataa(\regfile|Equal1~1_combout ),
	.datab(\hdns|hazardReg2~2_combout ),
	.datac(\regfile|Mux32~33_combout ),
	.datad(\regfile|Mux32~35_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~69 .lut_mask = 16'h2223;
defparam \IDEXPipe|o_RT_DataIDEX~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y22_N26
cycloneii_lcell_comb \myInstructionROM|rom~138 (
// Equation(s):
// \myInstructionROM|rom~138_combout  = (\myInstructionROM|rom~136_combout  & ((\myInstructionROM|rom~137_combout  & (\myInstructionROM|Add0~2_combout  & !\myInstructionROM|Add0~4_combout )) # (!\myInstructionROM|rom~137_combout  & 
// (!\myInstructionROM|Add0~2_combout  & \myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|rom~137_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|rom~136_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~138_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~138 .lut_mask = 16'h1800;
defparam \myInstructionROM|rom~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneii_lcell_comb \myInstructionROM|rom~139 (
// Equation(s):
// \myInstructionROM|rom~139_combout  = (\myInstructionROM|rom~138_combout ) # ((\myInstructionROM|rom~27_combout  & (\myInstructionROM|rom~102_combout  & \myInstructionROM|rom~135_combout )))

	.dataa(\myInstructionROM|rom~27_combout ),
	.datab(\myInstructionROM|rom~102_combout ),
	.datac(\myInstructionROM|rom~135_combout ),
	.datad(\myInstructionROM|rom~138_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~139_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~139 .lut_mask = 16'hFF80;
defparam \myInstructionROM|rom~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N23
cycloneii_lcell_ff \myInstructionROM|out[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~139_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [19]));

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~13 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~13_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [19]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [19]))))

	.dataa(\hds|stall~4_combout ),
	.datab(\myInstructionROM|out [19]),
	.datac(\IFIDPipe|instructionROMOutIFID [19]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~13_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~13 .lut_mask = 16'h00E4;
defparam \IFIDPipe|instructionROMOutIFID~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N9
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~13_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [19]));

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \regfile|Equal1~0 (
// Equation(s):
// \regfile|Equal1~0_combout  = (!\IFIDPipe|instructionROMOutIFID [18] & (!\IFIDPipe|instructionROMOutIFID [17] & !\IFIDPipe|instructionROMOutIFID [19]))

	.dataa(\IFIDPipe|instructionROMOutIFID [18]),
	.datab(\IFIDPipe|instructionROMOutIFID [17]),
	.datac(\IFIDPipe|instructionROMOutIFID [19]),
	.datad(vcc),
	.cin(gnd),
	.combout(\regfile|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Equal1~0 .lut_mask = 16'h0101;
defparam \regfile|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \regfile|Equal1~1 (
// Equation(s):
// \regfile|Equal1~1_combout  = (\regfile|Equal1~0_combout  & (!\IFIDPipe|instructionROMOutIFID [16] & !\IFIDPipe|instructionROMOutIFID [20]))

	.dataa(vcc),
	.datab(\regfile|Equal1~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [16]),
	.datad(\IFIDPipe|instructionROMOutIFID [20]),
	.cin(gnd),
	.combout(\regfile|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Equal1~1 .lut_mask = 16'h000C;
defparam \regfile|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX[4]~5 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX[4]~5_combout  = (\IDEXPipe|pcPlus4IDEX~0_combout ) # ((!\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & \regfile|Equal1~1_combout ))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datab(vcc),
	.datac(\regfile|Equal1~1_combout ),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX[4]~5 .lut_mask = 16'hFF50;
defparam \IDEXPipe|o_RT_DataIDEX[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N2
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~24 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~24_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~23_combout ) # ((\regfile|Register_rtl_0_bypass [31] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~23_combout ),
	.datab(\regfile|Register_rtl_0_bypass [31]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~24_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~24 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y24_N3
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [11]));

// Location: LCCOMB_X23_Y24_N4
cycloneii_lcell_comb \hdnsWB|hazardReg2~0 (
// Equation(s):
// \hdnsWB|hazardReg2~0_combout  = (\IDEXPipe|instructionROMOutIDEX [17] & (\mux6|output1[1]~0_combout  & (\IDEXPipe|instructionROMOutIDEX [16] $ (!\mux6|output1[0]~1_combout )))) # (!\IDEXPipe|instructionROMOutIDEX [17] & (!\mux6|output1[1]~0_combout  & 
// (\IDEXPipe|instructionROMOutIDEX [16] $ (!\mux6|output1[0]~1_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [17]),
	.datab(\IDEXPipe|instructionROMOutIDEX [16]),
	.datac(\mux6|output1[1]~0_combout ),
	.datad(\mux6|output1[0]~1_combout ),
	.cin(gnd),
	.combout(\hdnsWB|hazardReg2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|hazardReg2~0 .lut_mask = 16'h8421;
defparam \hdnsWB|hazardReg2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N20
cycloneii_lcell_comb \hdnsWB|Equal7~0 (
// Equation(s):
// \hdnsWB|Equal7~0_combout  = \IDEXPipe|instructionROMOutIDEX [20] $ (\mux6|output1[4]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|instructionROMOutIDEX [20]),
	.datad(\mux6|output1[4]~4_combout ),
	.cin(gnd),
	.combout(\hdnsWB|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|Equal7~0 .lut_mask = 16'h0FF0;
defparam \hdnsWB|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N22
cycloneii_lcell_comb \hdnsWB|hazardReg2~1 (
// Equation(s):
// \hdnsWB|hazardReg2~1_combout  = (\IDEXPipe|instructionROMOutIDEX [18] & (\mux6|output1[2]~2_combout  & (\IDEXPipe|instructionROMOutIDEX [19] $ (!\mux6|output1[3]~3_combout )))) # (!\IDEXPipe|instructionROMOutIDEX [18] & (!\mux6|output1[2]~2_combout  & 
// (\IDEXPipe|instructionROMOutIDEX [19] $ (!\mux6|output1[3]~3_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [18]),
	.datab(\mux6|output1[2]~2_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [19]),
	.datad(\mux6|output1[3]~3_combout ),
	.cin(gnd),
	.combout(\hdnsWB|hazardReg2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|hazardReg2~1 .lut_mask = 16'h9009;
defparam \hdnsWB|hazardReg2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cycloneii_lcell_comb \hdnsWB|hazardReg2~2 (
// Equation(s):
// \hdnsWB|hazardReg2~2_combout  = (\hdns|hazardReg1~1_combout  & (\hdnsWB|hazardReg2~0_combout  & (!\hdnsWB|Equal7~0_combout  & \hdnsWB|hazardReg2~1_combout )))

	.dataa(\hdns|hazardReg1~1_combout ),
	.datab(\hdnsWB|hazardReg2~0_combout ),
	.datac(\hdnsWB|Equal7~0_combout ),
	.datad(\hdnsWB|hazardReg2~1_combout ),
	.cin(gnd),
	.combout(\hdnsWB|hazardReg2~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|hazardReg2~2 .lut_mask = 16'h0800;
defparam \hdnsWB|hazardReg2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N28
cycloneii_lcell_comb \mux101|output1[11]~69 (
// Equation(s):
// \mux101|output1[11]~69_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[11]~7_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [11])))))

	.dataa(\mux7|output1[11]~7_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [11]),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[11]~69 .lut_mask = 16'h00AC;
defparam \mux101|output1[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N26
cycloneii_lcell_comb \mux2|output1[11]~49 (
// Equation(s):
// \mux2|output1[11]~49_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [11])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[11]~68_combout ) # (\mux101|output1[11]~69_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [11]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[11]~68_combout ),
	.datad(\mux101|output1[11]~69_combout ),
	.cin(gnd),
	.combout(\mux2|output1[11]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[11]~49 .lut_mask = 16'hBBB8;
defparam \mux2|output1[11]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \muxShift1|output1[11]~10 (
// Equation(s):
// \muxShift1|output1[11]~10_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[11]~9_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [11]))))

	.dataa(\EXMEMPipe|O_outEXMEM [11]),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[11]~9_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[11]~10 .lut_mask = 16'h3202;
defparam \muxShift1|output1[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N24
cycloneii_lcell_comb \alu|O_out[11]~49 (
// Equation(s):
// \alu|O_out[11]~49_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[11]~49_combout ) # (\muxShift1|output1[11]~10_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[11]~49_combout 
//  $ (\muxShift1|output1[11]~10_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[11]~49_combout  & \muxShift1|output1[11]~10_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\mux2|output1[11]~49_combout ),
	.datad(\muxShift1|output1[11]~10_combout ),
	.cin(gnd),
	.combout(\alu|O_out[11]~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~49 .lut_mask = 16'h3668;
defparam \alu|O_out[11]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N12
cycloneii_lcell_comb \alu|AdderInputB[11]~21 (
// Equation(s):
// \alu|AdderInputB[11]~21_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[11]~49_combout )

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(vcc),
	.datac(\mux2|output1[11]~49_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|AdderInputB[11]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[11]~21 .lut_mask = 16'h5A5A;
defparam \alu|AdderInputB[11]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \controlunit|WideOr1~0 (
// Equation(s):
// \controlunit|WideOr1~0_combout  = (\IFIDPipe|instructionROMOutIFID [3] & ((\IFIDPipe|instructionROMOutIFID [2]) # (\IFIDPipe|instructionROMOutIFID [1] $ (\IFIDPipe|instructionROMOutIFID [5]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [3]),
	.datab(\IFIDPipe|instructionROMOutIFID [2]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [5]),
	.cin(gnd),
	.combout(\controlunit|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr1~0 .lut_mask = 16'h8AA8;
defparam \controlunit|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~4 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~4_combout  = (\IFIDPipe|instructionROMOutIFID [27] & (((!\IFIDPipe|instructionROMOutIFID [28] & \IFIDPipe|instructionROMOutIFID [26])))) # (!\IFIDPipe|instructionROMOutIFID [27] & (!\IFIDPipe|instructionROMOutIFID [29]))

	.dataa(\IFIDPipe|instructionROMOutIFID [29]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IFIDPipe|instructionROMOutIFID [26]),
	.datad(\IFIDPipe|instructionROMOutIFID [27]),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~4 .lut_mask = 16'h3055;
defparam \IDEXPipe|Func_inIDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~5 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~5_combout  = (\IDEXPipe|linkRegIDEX~0_combout  & (\IDEXPipe|Func_inIDEX~2_combout  & ((\IDEXPipe|Func_inIDEX~4_combout ) # (!\IFIDPipe|instructionROMOutIFID [31]))))

	.dataa(\IDEXPipe|linkRegIDEX~0_combout ),
	.datab(\IDEXPipe|Func_inIDEX~4_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [31]),
	.datad(\IDEXPipe|Func_inIDEX~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~5 .lut_mask = 16'h8A00;
defparam \IDEXPipe|Func_inIDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~8 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~8_combout  = (\IDEXPipe|Func_inIDEX~5_combout ) # ((\IDEXPipe|Func_inIDEX~7_combout  & (!\controlunit|WideOr1~0_combout  & \IDEXPipe|Func_inIDEX~6_combout )))

	.dataa(\IDEXPipe|Func_inIDEX~7_combout ),
	.datab(\controlunit|WideOr1~0_combout ),
	.datac(\IDEXPipe|Func_inIDEX~5_combout ),
	.datad(\IDEXPipe|Func_inIDEX~6_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~8 .lut_mask = 16'hF2F0;
defparam \IDEXPipe|Func_inIDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N5
cycloneii_lcell_ff \IDEXPipe|Func_inIDEX[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|Func_inIDEX~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|Func_inIDEX [5]));

// Location: LCCOMB_X25_Y27_N28
cycloneii_lcell_comb \alu|O_out[4]~26 (
// Equation(s):
// \alu|O_out[4]~26_combout  = (\IDEXPipe|Func_inIDEX [5] & (((!\IDEXPipe|muxShiftSelectIDEX~regout  & \IDEXPipe|Func_inIDEX [4])) # (!\IDEXPipe|Func_inIDEX [3])))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [5]),
	.datad(\IDEXPipe|Func_inIDEX [3]),
	.cin(gnd),
	.combout(\alu|O_out[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~26 .lut_mask = 16'h40F0;
defparam \alu|O_out[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cycloneii_lcell_comb \alu|O_out[4]~27 (
// Equation(s):
// \alu|O_out[4]~27_combout  = (!\IDEXPipe|upperIDEX~regout  & \alu|O_out[4]~26_combout )

	.dataa(vcc),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(vcc),
	.datad(\alu|O_out[4]~26_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~27 .lut_mask = 16'h3300;
defparam \alu|O_out[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N9
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [10]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [10]));

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \mux7|output1[10]~8 (
// Equation(s):
// \mux7|output1[10]~8_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [10])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [10])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [10]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [10]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[10]~8 .lut_mask = 16'h2230;
defparam \mux7|output1[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N16
cycloneii_lcell_comb \mux7|output1[10]~9 (
// Equation(s):
// \mux7|output1[10]~9_combout  = (\mux7|output1[10]~8_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a24  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a24 ),
	.datab(vcc),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datad(\mux7|output1[10]~8_combout ),
	.cin(gnd),
	.combout(\mux7|output1[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[10]~9 .lut_mask = 16'hFFA0;
defparam \mux7|output1[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N21
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[32] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[10]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [32]));

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~14 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~14_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~13_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [32]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~13_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\regfile|Register_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~14 .lut_mask = 16'h3222;
defparam \IDEXPipe|o_RS_DataIDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N17
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [10]));

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \muxShift1|output1[10]~11 (
// Equation(s):
// \muxShift1|output1[10]~11_combout  = (\hdnsWB|Equal6~0_combout  & (((\IDEXPipe|o_RS_DataIDEX [10])))) # (!\hdnsWB|Equal6~0_combout  & ((\hdnsWB|hazardReg1~1_combout  & (\mux7|output1[10]~9_combout )) # (!\hdnsWB|hazardReg1~1_combout  & 
// ((\IDEXPipe|o_RS_DataIDEX [10])))))

	.dataa(\hdnsWB|Equal6~0_combout ),
	.datab(\hdnsWB|hazardReg1~1_combout ),
	.datac(\mux7|output1[10]~9_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX [10]),
	.cin(gnd),
	.combout(\muxShift1|output1[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[10]~11 .lut_mask = 16'hFB40;
defparam \muxShift1|output1[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \muxShift1|output1[10]~12 (
// Equation(s):
// \muxShift1|output1[10]~12_combout  = (\hdns|hazardReg1~1_combout  & ((\hdnsWB|hazardReg1~0_combout  & ((\muxShift1|output1[10]~11_combout ))) # (!\hdnsWB|hazardReg1~0_combout  & (\IDEXPipe|o_RS_DataIDEX [10])))) # (!\hdns|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [10]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [10]),
	.datab(\hdns|hazardReg1~1_combout ),
	.datac(\hdnsWB|hazardReg1~0_combout ),
	.datad(\muxShift1|output1[10]~11_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[10]~12_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[10]~12 .lut_mask = 16'hEA2A;
defparam \muxShift1|output1[10]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \muxShift1|output1[10]~13 (
// Equation(s):
// \muxShift1|output1[10]~13_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[10]~12_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [10]))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [10]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[10]~12_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[10]~13 .lut_mask = 16'h5404;
defparam \muxShift1|output1[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N14
cycloneii_lcell_comb \alu|O_out[10]~57 (
// Equation(s):
// \alu|O_out[10]~57_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[10]~53_combout ) # (\muxShift1|output1[10]~13_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[10]~53_combout 
//  $ (\muxShift1|output1[10]~13_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[10]~53_combout  & \muxShift1|output1[10]~13_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\mux2|output1[10]~53_combout ),
	.datad(\muxShift1|output1[10]~13_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~57 .lut_mask = 16'h5668;
defparam \alu|O_out[10]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \muxShift1|output1[9]~5 (
// Equation(s):
// \muxShift1|output1[9]~5_combout  = (\hdnsWB|Equal6~0_combout  & (\IDEXPipe|o_RS_DataIDEX [9])) # (!\hdnsWB|Equal6~0_combout  & ((\hdnsWB|hazardReg1~1_combout  & ((\mux7|output1[9]~5_combout ))) # (!\hdnsWB|hazardReg1~1_combout  & (\IDEXPipe|o_RS_DataIDEX 
// [9]))))

	.dataa(\hdnsWB|Equal6~0_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [9]),
	.datac(\mux7|output1[9]~5_combout ),
	.datad(\hdnsWB|hazardReg1~1_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[9]~5 .lut_mask = 16'hD8CC;
defparam \muxShift1|output1[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneii_lcell_comb \muxShift1|output1[9]~6 (
// Equation(s):
// \muxShift1|output1[9]~6_combout  = (\hdnsWB|hazardReg1~0_combout  & ((\hdns|hazardReg1~1_combout  & ((\muxShift1|output1[9]~5_combout ))) # (!\hdns|hazardReg1~1_combout  & (\IDEXPipe|o_RS_DataIDEX [9])))) # (!\hdnsWB|hazardReg1~0_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [9]))

	.dataa(\hdnsWB|hazardReg1~0_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [9]),
	.datac(\hdns|hazardReg1~1_combout ),
	.datad(\muxShift1|output1[9]~5_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[9]~6 .lut_mask = 16'hEC4C;
defparam \muxShift1|output1[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \alu|O_out[9]~40 (
// Equation(s):
// \alu|O_out[9]~40_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[9]~6_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [9]))))

	.dataa(\IDEXPipe|Func_inIDEX [3]),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [9]),
	.datad(\muxShift1|output1[9]~6_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~40 .lut_mask = 16'hA820;
defparam \alu|O_out[9]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneii_lcell_comb \muxShift1|output1[9]~7 (
// Equation(s):
// \muxShift1|output1[9]~7_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[9]~6_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [9]))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [9]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[9]~6_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[9]~7 .lut_mask = 16'h5404;
defparam \muxShift1|output1[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N2
cycloneii_lcell_comb \alu|O_out[9]~41 (
// Equation(s):
// \alu|O_out[9]~41_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[9]~38_combout ) # (\muxShift1|output1[9]~7_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\mux2|output1[9]~38_combout  & (\IDEXPipe|Func_inIDEX [1] $ 
// (\muxShift1|output1[9]~7_combout ))) # (!\mux2|output1[9]~38_combout  & (\IDEXPipe|Func_inIDEX [1] & \muxShift1|output1[9]~7_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\mux2|output1[9]~38_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\muxShift1|output1[9]~7_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~41 .lut_mask = 16'h1E68;
defparam \alu|O_out[9]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \muxShift1|output1[8]~2 (
// Equation(s):
// \muxShift1|output1[8]~2_combout  = (\hdnsWB|hazardReg1~1_combout  & ((\hdnsWB|Equal6~0_combout  & (\IDEXPipe|o_RS_DataIDEX [8])) # (!\hdnsWB|Equal6~0_combout  & ((\mux7|output1[8]~3_combout ))))) # (!\hdnsWB|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [8]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [8]),
	.datab(\mux7|output1[8]~3_combout ),
	.datac(\hdnsWB|hazardReg1~1_combout ),
	.datad(\hdnsWB|Equal6~0_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[8]~2 .lut_mask = 16'hAACA;
defparam \muxShift1|output1[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \muxShift1|output1[8]~3 (
// Equation(s):
// \muxShift1|output1[8]~3_combout  = (\hdns|hazardReg1~1_combout  & ((\hdnsWB|hazardReg1~0_combout  & ((\muxShift1|output1[8]~2_combout ))) # (!\hdnsWB|hazardReg1~0_combout  & (\IDEXPipe|o_RS_DataIDEX [8])))) # (!\hdns|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [8]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [8]),
	.datab(\hdns|hazardReg1~1_combout ),
	.datac(\hdnsWB|hazardReg1~0_combout ),
	.datad(\muxShift1|output1[8]~2_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[8]~3 .lut_mask = 16'hEA2A;
defparam \muxShift1|output1[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N24
cycloneii_lcell_comb \alu|O_out[8]~28 (
// Equation(s):
// \alu|O_out[8]~28_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[8]~3_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [8]))))

	.dataa(\IDEXPipe|Func_inIDEX [3]),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [8]),
	.datad(\muxShift1|output1[8]~3_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~28_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~28 .lut_mask = 16'hA820;
defparam \alu|O_out[8]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[18]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[18]~feeder_combout  = \mux7|output1[24]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[24]~41_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[18]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N15
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [18]));

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~52 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~52_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~51_combout ) # ((\regfile|Register_rtl_0_bypass [18] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~51_combout ),
	.datab(\regfile|Register_rtl_0_bypass [18]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~52_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~52 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N29
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [24]));

// Location: LCCOMB_X24_Y27_N18
cycloneii_lcell_comb \mux101|output1[24]~97 (
// Equation(s):
// \mux101|output1[24]~97_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[24]~41_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [24])))))

	.dataa(\mux7|output1[24]~41_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [24]),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[24]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[24]~97 .lut_mask = 16'h00AC;
defparam \mux101|output1[24]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N0
cycloneii_lcell_comb \mux101|output1[24]~124 (
// Equation(s):
// \mux101|output1[24]~124_combout  = (\mux101|output1[24]~97_combout ) # ((\EXMEMPipe|O_outEXMEM [24] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [24]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[24]~97_combout ),
	.cin(gnd),
	.combout(\mux101|output1[24]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[24]~124 .lut_mask = 16'hFF80;
defparam \mux101|output1[24]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y27_N11
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[24]~124_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [24]));

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~14 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~14_combout  = (\IFIDPipe|instructionROMOutIFID [3] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [3]),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~14 .lut_mask = 16'h0C0C;
defparam \IDEXPipe|instructionROMOutIDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N21
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [3]));

// Location: LCCOMB_X23_Y26_N8
cycloneii_lcell_comb \mux101|output1[3]~61 (
// Equation(s):
// \mux101|output1[3]~61_combout  = (\EXMEMPipe|O_outEXMEM [3] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [3]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[3]~61 .lut_mask = 16'hC000;
defparam \mux101|output1[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX[4]~3 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX[4]~3_combout  = (\hdns|hazardReg2~2_combout ) # ((\regfile|Mux0~0_regout  & \IDEXPipe|o_RT_DataIDEX[4]~2_combout ))

	.dataa(vcc),
	.datab(\regfile|Mux0~0_regout ),
	.datac(\hdns|hazardReg2~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX[4]~3 .lut_mask = 16'hFCF0;
defparam \IDEXPipe|o_RT_DataIDEX[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N14
cycloneii_lcell_comb \alu|AdderInputB[3]~29 (
// Equation(s):
// \alu|AdderInputB[3]~29_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[3]~44_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[3]~44_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[3]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[3]~29 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N20
cycloneii_lcell_comb \alu|Add0~4 (
// Equation(s):
// \alu|Add0~4_combout  = ((\alu|AdderInputB[1]~31_combout  $ (\muxShift1|output1[1]~71_combout  $ (!\alu|Add0~3 )))) # (GND)
// \alu|Add0~5  = CARRY((\alu|AdderInputB[1]~31_combout  & ((\muxShift1|output1[1]~71_combout ) # (!\alu|Add0~3 ))) # (!\alu|AdderInputB[1]~31_combout  & (\muxShift1|output1[1]~71_combout  & !\alu|Add0~3 )))

	.dataa(\alu|AdderInputB[1]~31_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~3 ),
	.combout(\alu|Add0~4_combout ),
	.cout(\alu|Add0~5 ));
// synopsys translate_off
defparam \alu|Add0~4 .lut_mask = 16'h698E;
defparam \alu|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N22
cycloneii_lcell_comb \alu|Add0~6 (
// Equation(s):
// \alu|Add0~6_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|AdderInputB[2]~30_combout  & (!\alu|Add0~5 )) # (!\alu|AdderInputB[2]~30_combout  & ((\alu|Add0~5 ) # (GND))))) # (!\muxShift1|output1[2]~62_combout  & ((\alu|AdderInputB[2]~30_combout  & 
// (\alu|Add0~5  & VCC)) # (!\alu|AdderInputB[2]~30_combout  & (!\alu|Add0~5 ))))
// \alu|Add0~7  = CARRY((\muxShift1|output1[2]~62_combout  & ((!\alu|Add0~5 ) # (!\alu|AdderInputB[2]~30_combout ))) # (!\muxShift1|output1[2]~62_combout  & (!\alu|AdderInputB[2]~30_combout  & !\alu|Add0~5 )))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\alu|AdderInputB[2]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~5 ),
	.combout(\alu|Add0~6_combout ),
	.cout(\alu|Add0~7 ));
// synopsys translate_off
defparam \alu|Add0~6 .lut_mask = 16'h692B;
defparam \alu|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N24
cycloneii_lcell_comb \alu|Add0~8 (
// Equation(s):
// \alu|Add0~8_combout  = ((\muxShift1|output1[3]~65_combout  $ (\alu|AdderInputB[3]~29_combout  $ (!\alu|Add0~7 )))) # (GND)
// \alu|Add0~9  = CARRY((\muxShift1|output1[3]~65_combout  & ((\alu|AdderInputB[3]~29_combout ) # (!\alu|Add0~7 ))) # (!\muxShift1|output1[3]~65_combout  & (\alu|AdderInputB[3]~29_combout  & !\alu|Add0~7 )))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|AdderInputB[3]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~7 ),
	.combout(\alu|Add0~8_combout ),
	.cout(\alu|Add0~9 ));
// synopsys translate_off
defparam \alu|Add0~8 .lut_mask = 16'h698E;
defparam \alu|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N26
cycloneii_lcell_comb \alu|Add0~10 (
// Equation(s):
// \alu|Add0~10_combout  = (\alu|AdderInputB[4]~28_combout  & ((\muxShift1|output1[4]~59_combout  & (!\alu|Add0~9 )) # (!\muxShift1|output1[4]~59_combout  & (\alu|Add0~9  & VCC)))) # (!\alu|AdderInputB[4]~28_combout  & ((\muxShift1|output1[4]~59_combout  & 
// ((\alu|Add0~9 ) # (GND))) # (!\muxShift1|output1[4]~59_combout  & (!\alu|Add0~9 ))))
// \alu|Add0~11  = CARRY((\alu|AdderInputB[4]~28_combout  & (\muxShift1|output1[4]~59_combout  & !\alu|Add0~9 )) # (!\alu|AdderInputB[4]~28_combout  & ((\muxShift1|output1[4]~59_combout ) # (!\alu|Add0~9 ))))

	.dataa(\alu|AdderInputB[4]~28_combout ),
	.datab(\muxShift1|output1[4]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~9 ),
	.combout(\alu|Add0~10_combout ),
	.cout(\alu|Add0~11 ));
// synopsys translate_off
defparam \alu|Add0~10 .lut_mask = 16'h694D;
defparam \alu|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N22
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[16]~3 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[16]~3_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\IDEXPipe|Func_inIDEX [0]))) # (!\IDEXPipe|Func_inIDEX [4] & (\IDEXPipe|Func_inIDEX [2]))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [4]),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[16]~3 .lut_mask = 16'hCCAA;
defparam \EXMEMPipe|O_outEXMEM[16]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cycloneii_lcell_comb \alu|O_out[6]~83 (
// Equation(s):
// \alu|O_out[6]~83_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\hdnsMEM|hazardReg1~10_combout  & (\muxShift1|output1[6]~19_combout )) # (!\hdnsMEM|hazardReg1~10_combout  & ((\EXMEMPipe|O_outEXMEM [6])))))

	.dataa(\muxShift1|output1[6]~19_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [6]),
	.cin(gnd),
	.combout(\alu|O_out[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~83 .lut_mask = 16'h8C80;
defparam \alu|O_out[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N26
cycloneii_lcell_comb \mux2|output1[0]~40 (
// Equation(s):
// \mux2|output1[0]~40_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & ((\IDEXPipe|instructionROMOutIDEX [0]))) # (!\IDEXPipe|mux2SelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [0]))

	.dataa(\EXMEMPipe|O_outEXMEM [0]),
	.datab(vcc),
	.datac(\IDEXPipe|instructionROMOutIDEX [0]),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\mux2|output1[0]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[0]~40 .lut_mask = 16'hF0AA;
defparam \mux2|output1[0]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N8
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX~30 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX~30_combout  = (\IFIDPipe|pcPlus4IFID [0] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|pcPlus4IFID [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|branchAddressIDEX~30_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX~30 .lut_mask = 16'h00AA;
defparam \IDEXPipe|branchAddressIDEX~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N9
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX~30_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [0]));

// Location: LCCOMB_X28_Y24_N20
cycloneii_lcell_comb \EXMEMPipe|pcPlus4EXMEM[0]~feeder (
// Equation(s):
// \EXMEMPipe|pcPlus4EXMEM[0]~feeder_combout  = \IDEXPipe|branchAddressIDEX [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|branchAddressIDEX [0]),
	.cin(gnd),
	.combout(\EXMEMPipe|pcPlus4EXMEM[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|pcPlus4EXMEM[0]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|pcPlus4EXMEM[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N21
cycloneii_lcell_ff \EXMEMPipe|pcPlus4EXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|pcPlus4EXMEM[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|pcPlus4EXMEM [0]));

// Location: LCFF_X28_Y24_N9
cycloneii_lcell_ff \MEMWBPipe|pcPlus4MEMWB[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|pcPlus4EXMEM [0]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|pcPlus4MEMWB [0]));

// Location: LCCOMB_X19_Y25_N28
cycloneii_lcell_comb \alu|Mux32~7 (
// Equation(s):
// \alu|Mux32~7_combout  = (!\IDEXPipe|Func_inIDEX [0] & \IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~7 .lut_mask = 16'h3030;
defparam \alu|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N28
cycloneii_lcell_comb \mux101|output1[21]~91 (
// Equation(s):
// \mux101|output1[21]~91_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[21]~35_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [21]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [21]),
	.datab(\mux7|output1[21]~35_combout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[21]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[21]~91 .lut_mask = 16'h0C0A;
defparam \mux101|output1[21]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N10
cycloneii_lcell_comb \mux101|output1[21]~129 (
// Equation(s):
// \mux101|output1[21]~129_combout  = (\mux101|output1[21]~91_combout ) # ((\EXMEMPipe|O_outEXMEM [21] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [21]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[21]~91_combout ),
	.cin(gnd),
	.combout(\mux101|output1[21]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[21]~129 .lut_mask = 16'hFF80;
defparam \mux101|output1[21]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N11
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[21]~129_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [21]));

// Location: LCCOMB_X31_Y25_N2
cycloneii_lcell_comb \dmem|data_seg|mem2~12 (
// Equation(s):
// \dmem|data_seg|mem2~12_combout  = !\EXMEMPipe|o_RT_DataEXMEM [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [21]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem2~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem2~12 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N26
cycloneii_lcell_comb \dmem|Equal0~5 (
// Equation(s):
// \dmem|Equal0~5_combout  = (\dmem|Equal0~4_combout  & (!\EXMEMPipe|O_outEXMEM [18] & \EXMEMPipe|O_outEXMEM [16]))

	.dataa(\dmem|Equal0~4_combout ),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [18]),
	.datad(\EXMEMPipe|O_outEXMEM [16]),
	.cin(gnd),
	.combout(\dmem|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal0~5 .lut_mask = 16'h0A00;
defparam \dmem|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N6
cycloneii_lcell_comb \dmem|data_seg|mem3~12 (
// Equation(s):
// \dmem|data_seg|mem3~12_combout  = (\dmem|heap_seg|mem3~9_combout  & (\dmem|Equal0~5_combout  & \dmem|data_seg|mem3~11_combout ))

	.dataa(\dmem|heap_seg|mem3~9_combout ),
	.datab(\dmem|Equal0~5_combout ),
	.datac(\dmem|data_seg|mem3~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~12 .lut_mask = 16'h8080;
defparam \dmem|data_seg|mem3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N3
cycloneii_lcell_ff \dmem|data_seg|mem2~6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem2~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~6_regout ));

// Location: LCCOMB_X23_Y29_N16
cycloneii_lcell_comb \alu|O_out~278 (
// Equation(s):
// \alu|O_out~278_combout  = (\alu|O_out[2]~21_combout  & (!\muxShift1|output1[3]~65_combout  & (!\muxShift1|output1[1]~71_combout  & \muxShift1|output1[2]~62_combout )))

	.dataa(\alu|O_out[2]~21_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\muxShift1|output1[2]~62_combout ),
	.cin(gnd),
	.combout(\alu|O_out~278_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~278 .lut_mask = 16'h0200;
defparam \alu|O_out~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N20
cycloneii_lcell_comb \alu|O_out~273 (
// Equation(s):
// \alu|O_out~273_combout  = (\IDEXPipe|Func_inIDEX [1] & (((\mux2|output1[1]~42_combout )))) # (!\IDEXPipe|Func_inIDEX [1] & (\alu|ShiftLeft0~34_combout  & (\alu|O_out~278_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\alu|ShiftLeft0~34_combout ),
	.datac(\alu|O_out~278_combout ),
	.datad(\mux2|output1[1]~42_combout ),
	.cin(gnd),
	.combout(\alu|O_out~273_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~273 .lut_mask = 16'hEA40;
defparam \alu|O_out~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \mux101|output1[4]~64 (
// Equation(s):
// \mux101|output1[4]~64_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[4]~55_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [4]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [4]),
	.datab(\mux7|output1[4]~55_combout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[4]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[4]~64 .lut_mask = 16'h0C0A;
defparam \mux101|output1[4]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneii_lcell_comb \mux101|output1[4]~63 (
// Equation(s):
// \mux101|output1[4]~63_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [4] & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [4]),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[4]~63 .lut_mask = 16'h8800;
defparam \mux101|output1[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \mux2|output1[4]~45 (
// Equation(s):
// \mux2|output1[4]~45_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [4])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[4]~64_combout ) # (\mux101|output1[4]~63_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [4]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[4]~64_combout ),
	.datad(\mux101|output1[4]~63_combout ),
	.cin(gnd),
	.combout(\mux2|output1[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[4]~45 .lut_mask = 16'hBBB8;
defparam \mux2|output1[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cycloneii_lcell_comb \alu|ShiftRight0~138 (
// Equation(s):
// \alu|ShiftRight0~138_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[4]~45_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[3]~44_combout )))

	.dataa(vcc),
	.datab(\mux2|output1[4]~45_combout ),
	.datac(\mux2|output1[3]~44_combout ),
	.datad(\muxShift1|output1[0]~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~138 .lut_mask = 16'hCCF0;
defparam \alu|ShiftRight0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N18
cycloneii_lcell_comb \alu|ShiftRight0~139 (
// Equation(s):
// \alu|ShiftRight0~139_combout  = (!\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & ((\mux2|output1[2]~43_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[1]~42_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux2|output1[1]~42_combout ),
	.datad(\mux2|output1[2]~43_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~139 .lut_mask = 16'h5410;
defparam \alu|ShiftRight0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cycloneii_lcell_comb \alu|ShiftRight0~140 (
// Equation(s):
// \alu|ShiftRight0~140_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~139_combout ) # ((\muxShift1|output1[1]~71_combout  & \alu|ShiftRight0~138_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~138_combout ),
	.datad(\alu|ShiftRight0~139_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~140 .lut_mask = 16'hAA80;
defparam \alu|ShiftRight0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~5 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~5_combout  = (\IFIDPipe|instructionROMOutIFID [7] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [7]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~5_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~5 .lut_mask = 16'h00F0;
defparam \IDEXPipe|instructionROMOutIDEX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N1
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [7]));

// Location: LCCOMB_X25_Y25_N2
cycloneii_lcell_comb \alu|O_out[7]~96 (
// Equation(s):
// \alu|O_out[7]~96_combout  = (\muxShift1|output1[7]~74_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\mux2|output1[7]~50_combout ))))) # (!\muxShift1|output1[7]~74_combout  & ((\IDEXPipe|Func_inIDEX [0] & 
// (\mux2|output1[7]~50_combout  $ (\IDEXPipe|Func_inIDEX [1]))) # (!\IDEXPipe|Func_inIDEX [0] & (\mux2|output1[7]~50_combout  & \IDEXPipe|Func_inIDEX [1]))))

	.dataa(\muxShift1|output1[7]~74_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\mux2|output1[7]~50_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|O_out[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~96 .lut_mask = 16'h16E8;
defparam \alu|O_out[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N24
cycloneii_lcell_comb \mux101|output1[5]~67 (
// Equation(s):
// \mux101|output1[5]~67_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[5]~13_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [5]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [5]),
	.datab(\mux7|output1[5]~13_combout ),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[5]~67 .lut_mask = 16'h00CA;
defparam \mux101|output1[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N6
cycloneii_lcell_comb \mux101|output1[5]~66 (
// Equation(s):
// \mux101|output1[5]~66_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [5] & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [5]),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[5]~66 .lut_mask = 16'hC000;
defparam \mux101|output1[5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N2
cycloneii_lcell_comb \mux2|output1[5]~48 (
// Equation(s):
// \mux2|output1[5]~48_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [5])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[5]~67_combout ) # (\mux101|output1[5]~66_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [5]),
	.datac(\mux101|output1[5]~67_combout ),
	.datad(\mux101|output1[5]~66_combout ),
	.cin(gnd),
	.combout(\mux2|output1[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[5]~48 .lut_mask = 16'hDDD8;
defparam \mux2|output1[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N24
cycloneii_lcell_comb \alu|ShiftLeft0~31 (
// Equation(s):
// \alu|ShiftLeft0~31_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[4]~45_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[5]~48_combout )))

	.dataa(\mux2|output1[4]~45_combout ),
	.datab(\mux2|output1[5]~48_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~31 .lut_mask = 16'hACAC;
defparam \alu|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N30
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~4 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~4_combout  = (\IFIDPipe|instructionROMOutIFID [6] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [6]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~4 .lut_mask = 16'h00F0;
defparam \IDEXPipe|instructionROMOutIDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y24_N31
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [6]));

// Location: LCCOMB_X24_Y25_N30
cycloneii_lcell_comb \mux2|output1[6]~46 (
// Equation(s):
// \mux2|output1[6]~46_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & ((\IDEXPipe|instructionROMOutIDEX [6]))) # (!\IDEXPipe|mux2SelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [6]))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [6]),
	.datac(vcc),
	.datad(\IDEXPipe|instructionROMOutIDEX [6]),
	.cin(gnd),
	.combout(\mux2|output1[6]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[6]~46 .lut_mask = 16'hEE44;
defparam \mux2|output1[6]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~20 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~20_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~19_combout ) # ((\regfile|Register_rtl_0_bypass [36] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~19_combout ),
	.datab(\regfile|Register_rtl_0_bypass [36]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~20_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~20 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N31
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~20_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [6]));

// Location: LCCOMB_X24_Y25_N28
cycloneii_lcell_comb \mux101|output1[6]~65 (
// Equation(s):
// \mux101|output1[6]~65_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[6]~15_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [6])))))

	.dataa(\mux7|output1[6]~15_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [6]),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[6]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[6]~65 .lut_mask = 16'h00AC;
defparam \mux101|output1[6]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N12
cycloneii_lcell_comb \mux2|output1[6]~47 (
// Equation(s):
// \mux2|output1[6]~47_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\mux2|output1[6]~46_combout )) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[6]~65_combout ) # ((\mux2|output1[6]~46_combout  & \hdnsMEM|hazardReg2~6_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\mux2|output1[6]~46_combout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[6]~65_combout ),
	.cin(gnd),
	.combout(\mux2|output1[6]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[6]~47 .lut_mask = 16'hDDC8;
defparam \mux2|output1[6]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N30
cycloneii_lcell_comb \alu|ShiftLeft0~32 (
// Equation(s):
// \alu|ShiftLeft0~32_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[6]~47_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[7]~50_combout ))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux2|output1[7]~50_combout ),
	.datad(\mux2|output1[6]~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~32 .lut_mask = 16'hFA50;
defparam \alu|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N16
cycloneii_lcell_comb \alu|ShiftLeft0~33 (
// Equation(s):
// \alu|ShiftLeft0~33_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~31_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~32_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~31_combout ),
	.datad(\alu|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~33 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N2
cycloneii_lcell_comb \alu|ShiftLeft0~35 (
// Equation(s):
// \alu|ShiftLeft0~35_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[2]~43_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[3]~44_combout ))

	.dataa(vcc),
	.datab(\mux2|output1[3]~44_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux2|output1[2]~43_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~35 .lut_mask = 16'hFC0C;
defparam \alu|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N28
cycloneii_lcell_comb \alu|ShiftLeft0~36 (
// Equation(s):
// \alu|ShiftLeft0~36_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~34_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~35_combout ))

	.dataa(vcc),
	.datab(\alu|ShiftLeft0~35_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~36 .lut_mask = 16'hFC0C;
defparam \alu|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N8
cycloneii_lcell_comb \alu|ShiftLeft0~92 (
// Equation(s):
// \alu|ShiftLeft0~92_combout  = (!\muxShift1|output1[3]~65_combout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~33_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~36_combout )))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~33_combout ),
	.datad(\alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~92 .lut_mask = 16'h5140;
defparam \alu|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N4
cycloneii_lcell_comb \alu|O_out[4]~72 (
// Equation(s):
// \alu|O_out[4]~72_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\IDEXPipe|Func_inIDEX [1]) # (\IDEXPipe|Func_inIDEX [0])))

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~72 .lut_mask = 16'hCCC0;
defparam \alu|O_out[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N9
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[7]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [35]));

// Location: LCCOMB_X25_Y25_N4
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~26 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~26_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~25_combout ) # ((\regfile|Register_rtl_0_bypass [35] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~25_combout ),
	.datab(\regfile|Register_rtl_0_bypass [35]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~26_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~26 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N5
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~26_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [7]));

// Location: LCCOMB_X25_Y25_N30
cycloneii_lcell_comb \mux101|output1[7]~71 (
// Equation(s):
// \mux101|output1[7]~71_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[7]~17_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [7])))))

	.dataa(\mux7|output1[7]~17_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [7]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[7]~71 .lut_mask = 16'h0A0C;
defparam \mux101|output1[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N22
cycloneii_lcell_comb \mux101|output1[7]~141 (
// Equation(s):
// \mux101|output1[7]~141_combout  = (\mux101|output1[7]~71_combout ) # ((\hdnsMEM|hazardReg2~7_combout  & (\EXMEMPipe|O_outEXMEM [7] & \hdnsMEM|hazardReg1~9_combout )))

	.dataa(\hdnsMEM|hazardReg2~7_combout ),
	.datab(\mux101|output1[7]~71_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [7]),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\mux101|output1[7]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[7]~141 .lut_mask = 16'hECCC;
defparam \mux101|output1[7]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N23
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[7]~141_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [7]));

// Location: LCCOMB_X25_Y28_N0
cycloneii_lcell_comb \mux101|output1[8]~113 (
// Equation(s):
// \mux101|output1[8]~113_combout  = (\hdnsMEM|hazardReg2~6_combout  & (\EXMEMPipe|O_outEXMEM [8])) # (!\hdnsMEM|hazardReg2~6_combout  & ((\mux101|output1[8]~55_combout )))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [8]),
	.datac(\mux101|output1[8]~55_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[8]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[8]~113 .lut_mask = 16'hCCF0;
defparam \mux101|output1[8]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y28_N31
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[8]~113_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [8]));

// Location: LCCOMB_X22_Y25_N28
cycloneii_lcell_comb \muxShift1|output1[12]~75 (
// Equation(s):
// \muxShift1|output1[12]~75_combout  = (\muxShift1|output1[12]~15_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [12] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [12]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[12]~15_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[12]~75 .lut_mask = 16'hFF04;
defparam \muxShift1|output1[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~28 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~28_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~27_combout ) # ((\regfile|Register_rtl_0_bypass [30] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~27_combout ),
	.datab(\regfile|Register_rtl_0_bypass [30]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~28_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~28 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N5
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~28_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [12]));

// Location: LCCOMB_X22_Y22_N14
cycloneii_lcell_comb \mux101|output1[12]~73 (
// Equation(s):
// \mux101|output1[12]~73_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[12]~11_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [12])))))

	.dataa(\mux7|output1[12]~11_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [12]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[12]~73 .lut_mask = 16'h0A0C;
defparam \mux101|output1[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N2
cycloneii_lcell_comb \mux101|output1[12]~72 (
// Equation(s):
// \mux101|output1[12]~72_combout  = (\EXMEMPipe|O_outEXMEM [12] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [12]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[12]~72 .lut_mask = 16'h8800;
defparam \mux101|output1[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \mux2|output1[12]~51 (
// Equation(s):
// \mux2|output1[12]~51_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [12])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[12]~73_combout ) # (\mux101|output1[12]~72_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [12]),
	.datac(\mux101|output1[12]~73_combout ),
	.datad(\mux101|output1[12]~72_combout ),
	.cin(gnd),
	.combout(\mux2|output1[12]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[12]~51 .lut_mask = 16'hDDD8;
defparam \mux2|output1[12]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N14
cycloneii_lcell_comb \alu|O_out[12]~64 (
// Equation(s):
// \alu|O_out[12]~64_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[12]~51_combout ) # (\muxShift1|output1[12]~75_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[12]~51_combout 
//  $ (\muxShift1|output1[12]~75_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[12]~51_combout  & \muxShift1|output1[12]~75_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\mux2|output1[12]~51_combout ),
	.datad(\muxShift1|output1[12]~75_combout ),
	.cin(gnd),
	.combout(\alu|O_out[12]~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[12]~64 .lut_mask = 16'h3668;
defparam \alu|O_out[12]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N8
cycloneii_lcell_comb \alu|Add0~24 (
// Equation(s):
// \alu|Add0~24_combout  = ((\muxShift1|output1[11]~10_combout  $ (\alu|AdderInputB[11]~21_combout  $ (!\alu|Add0~23 )))) # (GND)
// \alu|Add0~25  = CARRY((\muxShift1|output1[11]~10_combout  & ((\alu|AdderInputB[11]~21_combout ) # (!\alu|Add0~23 ))) # (!\muxShift1|output1[11]~10_combout  & (\alu|AdderInputB[11]~21_combout  & !\alu|Add0~23 )))

	.dataa(\muxShift1|output1[11]~10_combout ),
	.datab(\alu|AdderInputB[11]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~23 ),
	.combout(\alu|Add0~24_combout ),
	.cout(\alu|Add0~25 ));
// synopsys translate_off
defparam \alu|Add0~24 .lut_mask = 16'h698E;
defparam \alu|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N10
cycloneii_lcell_comb \alu|Add0~26 (
// Equation(s):
// \alu|Add0~26_combout  = (\alu|AdderInputB[12]~20_combout  & ((\muxShift1|output1[12]~75_combout  & (\alu|Add0~25  & VCC)) # (!\muxShift1|output1[12]~75_combout  & (!\alu|Add0~25 )))) # (!\alu|AdderInputB[12]~20_combout  & 
// ((\muxShift1|output1[12]~75_combout  & (!\alu|Add0~25 )) # (!\muxShift1|output1[12]~75_combout  & ((\alu|Add0~25 ) # (GND)))))
// \alu|Add0~27  = CARRY((\alu|AdderInputB[12]~20_combout  & (!\muxShift1|output1[12]~75_combout  & !\alu|Add0~25 )) # (!\alu|AdderInputB[12]~20_combout  & ((!\alu|Add0~25 ) # (!\muxShift1|output1[12]~75_combout ))))

	.dataa(\alu|AdderInputB[12]~20_combout ),
	.datab(\muxShift1|output1[12]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~25 ),
	.combout(\alu|Add0~26_combout ),
	.cout(\alu|Add0~27 ));
// synopsys translate_off
defparam \alu|Add0~26 .lut_mask = 16'h9617;
defparam \alu|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N8
cycloneii_lcell_comb \mux101|output1[25]~125 (
// Equation(s):
// \mux101|output1[25]~125_combout  = (\mux101|output1[25]~99_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [25] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [25]),
	.datac(\mux101|output1[25]~99_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[25]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[25]~125 .lut_mask = 16'hF8F0;
defparam \mux101|output1[25]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N16
cycloneii_lcell_comb \alu|ShiftRight0~61 (
// Equation(s):
// \alu|ShiftRight0~61_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[25]~125_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[24]~124_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[25]~125_combout ),
	.datad(\mux101|output1[24]~124_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~61 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N12
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~56 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~56_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~55_combout ) # ((\regfile|Register_rtl_0_bypass [16] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~55_combout ),
	.datab(\regfile|Register_rtl_0_bypass [16]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~56_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~56 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N13
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~56_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [26]));

// Location: LCCOMB_X22_Y23_N24
cycloneii_lcell_comb \mux101|output1[26]~101 (
// Equation(s):
// \mux101|output1[26]~101_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[26]~45_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [26])))))

	.dataa(\mux7|output1[26]~45_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [26]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[26]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[26]~101 .lut_mask = 16'h0A0C;
defparam \mux101|output1[26]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N22
cycloneii_lcell_comb \mux101|output1[26]~126 (
// Equation(s):
// \mux101|output1[26]~126_combout  = (\mux101|output1[26]~101_combout ) # ((\EXMEMPipe|O_outEXMEM [26] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [26]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[26]~101_combout ),
	.cin(gnd),
	.combout(\mux101|output1[26]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[26]~126 .lut_mask = 16'hFF80;
defparam \mux101|output1[26]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneii_lcell_comb \mux2|output1[13]~52 (
// Equation(s):
// \mux2|output1[13]~52_combout  = (\IDEXPipe|instructionROMOutIDEX [15] & \IDEXPipe|mux2SelectIDEX~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\mux2|output1[13]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[13]~52 .lut_mask = 16'hF000;
defparam \mux2|output1[13]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N30
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[20]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[20]~feeder_combout  = \mux7|output1[22]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[22]~37_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N31
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [20]));

// Location: LCFF_X27_Y25_N5
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[16]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [26]));

// Location: LCCOMB_X23_Y25_N2
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[28]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[28]~feeder_combout  = \mux7|output1[14]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[14]~21_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[28]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N3
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [28]));

// Location: LCCOMB_X23_Y25_N6
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~26 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~26_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~25_combout ) # ((\regfile|Register_rtl_0_bypass [28] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~25_combout ),
	.datab(\regfile|Register_rtl_0_bypass [28]),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~26_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~26 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N7
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~26_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [14]));

// Location: LCCOMB_X24_Y24_N30
cycloneii_lcell_comb \muxShift1|output1[1]~14 (
// Equation(s):
// \muxShift1|output1[1]~14_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & (((!\hdnsMEM|hazardReg1~6_combout  & !\hdnsMEM|hazardReg1~3_combout )) # (!\hdnsMEM|hazardReg1~9_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\hdnsMEM|hazardReg1~6_combout ),
	.datad(\hdnsMEM|hazardReg1~3_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[1]~14 .lut_mask = 16'h1113;
defparam \muxShift1|output1[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N0
cycloneii_lcell_comb \muxShift1|output1[14]~24 (
// Equation(s):
// \muxShift1|output1[14]~24_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[14]~21_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [14])))))

	.dataa(\mux7|output1[14]~21_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [14]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[14]~24 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N14
cycloneii_lcell_comb \muxShift1|output1[14]~25 (
// Equation(s):
// \muxShift1|output1[14]~25_combout  = (\muxShift1|output1[14]~24_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [14] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [14]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[14]~24_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[14]~25 .lut_mask = 16'hFF04;
defparam \muxShift1|output1[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N28
cycloneii_lcell_comb \alu|O_out[14]~105 (
// Equation(s):
// \alu|O_out[14]~105_combout  = (\mux2|output1[14]~55_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[14]~25_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\mux2|output1[14]~55_combout  & ((\muxShift1|output1[14]~25_combout  & 
// (\IDEXPipe|Func_inIDEX [1] $ (\IDEXPipe|Func_inIDEX [0]))) # (!\muxShift1|output1[14]~25_combout  & (\IDEXPipe|Func_inIDEX [1] & \IDEXPipe|Func_inIDEX [0]))))

	.dataa(\mux2|output1[14]~55_combout ),
	.datab(\muxShift1|output1[14]~25_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[14]~105 .lut_mask = 16'h1E68;
defparam \alu|O_out[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N20
cycloneii_lcell_comb \mux101|output1[14]~76 (
// Equation(s):
// \mux101|output1[14]~76_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [14] & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [14]),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[14]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[14]~76 .lut_mask = 16'hA000;
defparam \mux101|output1[14]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneii_lcell_comb \mux101|output1[13]~75 (
// Equation(s):
// \mux101|output1[13]~75_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[13]~19_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [13]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [13]),
	.datab(\mux7|output1[13]~19_combout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[13]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[13]~75 .lut_mask = 16'h0C0A;
defparam \mux101|output1[13]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneii_lcell_comb \mux101|output1[13]~74 (
// Equation(s):
// \mux101|output1[13]~74_combout  = (\EXMEMPipe|O_outEXMEM [13] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [13]),
	.datab(vcc),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[13]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[13]~74 .lut_mask = 16'hA000;
defparam \mux101|output1[13]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N22
cycloneii_lcell_comb \mux2|output1[13]~54 (
// Equation(s):
// \mux2|output1[13]~54_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[13]~75_combout ) # (\mux101|output1[13]~74_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[13]~75_combout ),
	.datad(\mux101|output1[13]~74_combout ),
	.cin(gnd),
	.combout(\mux2|output1[13]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[13]~54 .lut_mask = 16'hBBB8;
defparam \mux2|output1[13]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[3]));
// synopsys translate_off
defparam \serial_in[3]~I .input_async_reset = "none";
defparam \serial_in[3]~I .input_power_up = "low";
defparam \serial_in[3]~I .input_register_mode = "none";
defparam \serial_in[3]~I .input_sync_reset = "none";
defparam \serial_in[3]~I .oe_async_reset = "none";
defparam \serial_in[3]~I .oe_power_up = "low";
defparam \serial_in[3]~I .oe_register_mode = "none";
defparam \serial_in[3]~I .oe_sync_reset = "none";
defparam \serial_in[3]~I .operation_mode = "input";
defparam \serial_in[3]~I .output_async_reset = "none";
defparam \serial_in[3]~I .output_power_up = "low";
defparam \serial_in[3]~I .output_register_mode = "none";
defparam \serial_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~12 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~12_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~11_combout ) # ((\regfile|Register_rtl_0_bypass [41] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~11_combout ),
	.datab(\regfile|Register_rtl_0_bypass [41]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~12 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N13
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~12_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [1]));

// Location: LCCOMB_X23_Y26_N2
cycloneii_lcell_comb \mux101|output1[1]~58 (
// Equation(s):
// \mux101|output1[1]~58_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[1]~63_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [1])))))

	.dataa(\hdnsMEM|hazardReg2~6_combout ),
	.datab(\mux7|output1[1]~63_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX [1]),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[1]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[1]~58 .lut_mask = 16'h4450;
defparam \mux101|output1[1]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N8
cycloneii_lcell_comb \mux101|output1[1]~136 (
// Equation(s):
// \mux101|output1[1]~136_combout  = (\mux101|output1[1]~58_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [1] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\mux101|output1[1]~58_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [1]),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[1]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[1]~136 .lut_mask = 16'hECCC;
defparam \mux101|output1[1]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y27_N9
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[1]~136_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [1]));

// Location: LCCOMB_X23_Y26_N22
cycloneii_lcell_comb \mux101|output1[3]~138 (
// Equation(s):
// \mux101|output1[3]~138_combout  = (\mux101|output1[3]~62_combout ) # ((\EXMEMPipe|O_outEXMEM [3] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\mux101|output1[3]~62_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [3]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[3]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[3]~138 .lut_mask = 16'hEAAA;
defparam \mux101|output1[3]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N23
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[3]~138_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [3]));

// Location: LCCOMB_X28_Y27_N16
cycloneii_lcell_comb \dmem|stack_seg|rd[3]~6 (
// Equation(s):
// \dmem|stack_seg|rd[3]~6_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem0~4_regout ))

	.dataa(\dmem|stack_seg|mem0~4_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[3]~6 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y28_N12
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[27]~2 (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[27]~2_combout  = !\EXMEMPipe|o_RT_DataEXMEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [3]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[27]~2 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y28_N13
cycloneii_lcell_ff \dmem|stack_seg|mem0_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0_rtl_0_bypass[27]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0_rtl_0_bypass [27]));

// Location: LCCOMB_X27_Y28_N22
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell_combout  = !\dmem|stack_seg|mem0_rtl_0_bypass [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0_bypass [27]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N12
cycloneii_lcell_comb \mux101|output1[17]~83 (
// Equation(s):
// \mux101|output1[17]~83_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[17]~27_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [17]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [17]),
	.datab(\mux7|output1[17]~27_combout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[17]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[17]~83 .lut_mask = 16'h0C0A;
defparam \mux101|output1[17]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N26
cycloneii_lcell_comb \mux101|output1[17]~121 (
// Equation(s):
// \mux101|output1[17]~121_combout  = (\mux101|output1[17]~83_combout ) # ((\EXMEMPipe|O_outEXMEM [17] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [17]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[17]~83_combout ),
	.cin(gnd),
	.combout(\mux101|output1[17]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[17]~121 .lut_mask = 16'hFF80;
defparam \mux101|output1[17]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N14
cycloneii_lcell_comb \alu|ShiftLeft0~46 (
// Equation(s):
// \alu|ShiftLeft0~46_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[16]~120_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[17]~121_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[16]~120_combout ),
	.datad(\mux101|output1[17]~121_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~46 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~41 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~41_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a12 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[19]~31_combout 
// )))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a12 ),
	.datac(\mux7|output1[19]~31_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~41_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~41 .lut_mask = 16'hD800;
defparam \IDEXPipe|o_RT_DataIDEX~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~42 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~42_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~41_combout ) # ((\regfile|Register_rtl_0_bypass [23] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [23]),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX~41_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~42_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~42 .lut_mask = 16'h0F08;
defparam \IDEXPipe|o_RT_DataIDEX~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N27
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [19]));

// Location: LCCOMB_X20_Y25_N0
cycloneii_lcell_comb \mux101|output1[19]~87 (
// Equation(s):
// \mux101|output1[19]~87_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[19]~31_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [19])))))

	.dataa(\mux7|output1[19]~31_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [19]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[19]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[19]~87 .lut_mask = 16'h0A0C;
defparam \mux101|output1[19]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N24
cycloneii_lcell_comb \mux101|output1[19]~123 (
// Equation(s):
// \mux101|output1[19]~123_combout  = (\mux101|output1[19]~87_combout ) # ((\hdnsMEM|hazardReg2~7_combout  & (\EXMEMPipe|O_outEXMEM [19] & \hdnsMEM|hazardReg1~9_combout )))

	.dataa(\hdnsMEM|hazardReg2~7_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [19]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\mux101|output1[19]~87_combout ),
	.cin(gnd),
	.combout(\mux101|output1[19]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[19]~123 .lut_mask = 16'hFF80;
defparam \mux101|output1[19]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N6
cycloneii_lcell_comb \mux101|output1[18]~122 (
// Equation(s):
// \mux101|output1[18]~122_combout  = (\mux101|output1[18]~85_combout ) # ((\hdnsMEM|hazardReg2~7_combout  & (\EXMEMPipe|O_outEXMEM [18] & \hdnsMEM|hazardReg1~9_combout )))

	.dataa(\hdnsMEM|hazardReg2~7_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [18]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\mux101|output1[18]~85_combout ),
	.cin(gnd),
	.combout(\mux101|output1[18]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[18]~122 .lut_mask = 16'hFF80;
defparam \mux101|output1[18]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N20
cycloneii_lcell_comb \alu|ShiftLeft0~47 (
// Equation(s):
// \alu|ShiftLeft0~47_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[18]~122_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[19]~123_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[19]~123_combout ),
	.datad(\mux101|output1[18]~122_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~47 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N12
cycloneii_lcell_comb \alu|ShiftLeft0~48 (
// Equation(s):
// \alu|ShiftLeft0~48_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~46_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~47_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~46_combout ),
	.datad(\alu|ShiftLeft0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~48 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N4
cycloneii_lcell_comb \alu|ShiftLeft0~49 (
// Equation(s):
// \alu|ShiftLeft0~49_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[24]~124_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[25]~125_combout ))

	.dataa(vcc),
	.datab(\mux101|output1[25]~125_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[24]~124_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~49 .lut_mask = 16'hFC0C;
defparam \alu|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N30
cycloneii_lcell_comb \alu|ShiftLeft0~50 (
// Equation(s):
// \alu|ShiftLeft0~50_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[26]~126_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[27]~127_combout ))

	.dataa(\mux101|output1[27]~127_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[26]~126_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~50 .lut_mask = 16'hFA0A;
defparam \alu|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N28
cycloneii_lcell_comb \alu|ShiftLeft0~51 (
// Equation(s):
// \alu|ShiftLeft0~51_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~49_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~50_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~49_combout ),
	.datad(\alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~51 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N16
cycloneii_lcell_comb \alu|ShiftLeft0~52 (
// Equation(s):
// \alu|ShiftLeft0~52_combout  = (!\muxShift1|output1[2]~62_combout  & ((\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~48_combout )) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~51_combout )))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~48_combout ),
	.datad(\alu|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~52 .lut_mask = 16'h3120;
defparam \alu|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~53 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~53_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a3 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[28]~49_combout 
// ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datab(\mux7|output1[28]~49_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~53_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~53 .lut_mask = 16'hA808;
defparam \IDEXPipe|o_RS_DataIDEX~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~54 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~54_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~53_combout ) # ((\regfile|Register_rtl_0_bypass [14] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [14]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~53_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~54_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~54 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N31
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [28]));

// Location: LCCOMB_X21_Y23_N4
cycloneii_lcell_comb \muxShift1|output1[28]~52 (
// Equation(s):
// \muxShift1|output1[28]~52_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[28]~49_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [28]))))

	.dataa(\hdnsWB|hazardReg1~2_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [28]),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\mux7|output1[28]~49_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[28]~52_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[28]~52 .lut_mask = 16'hE040;
defparam \muxShift1|output1[28]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N2
cycloneii_lcell_comb \muxShift1|output1[28]~53 (
// Equation(s):
// \muxShift1|output1[28]~53_combout  = (\muxShift1|output1[28]~52_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [28] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [28]),
	.datac(\muxShift1|output1[28]~52_combout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[28]~53_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[28]~53 .lut_mask = 16'hF0F4;
defparam \muxShift1|output1[28]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N7
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[28]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [14]));

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~60 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~60_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~59_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [14]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~59_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\regfile|Register_rtl_0_bypass [14]),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~60_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~60 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N3
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~60_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [28]));

// Location: LCCOMB_X21_Y24_N14
cycloneii_lcell_comb \mux101|output1[28]~105 (
// Equation(s):
// \mux101|output1[28]~105_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[28]~49_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [28]))))

	.dataa(\hdnsMEM|hazardReg2~6_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [28]),
	.datac(\mux7|output1[28]~49_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[28]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[28]~105 .lut_mask = 16'h5044;
defparam \mux101|output1[28]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N0
cycloneii_lcell_comb \mux101|output1[28]~104 (
// Equation(s):
// \mux101|output1[28]~104_combout  = (\hdnsMEM|hazardReg2~7_combout  & (\EXMEMPipe|O_outEXMEM [28] & \hdnsMEM|hazardReg1~9_combout ))

	.dataa(vcc),
	.datab(\hdnsMEM|hazardReg2~7_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [28]),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\mux101|output1[28]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[28]~104 .lut_mask = 16'hC000;
defparam \mux101|output1[28]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N4
cycloneii_lcell_comb \mux2|output1[28]~69 (
// Equation(s):
// \mux2|output1[28]~69_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[28]~105_combout ) # (\mux101|output1[28]~104_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[28]~105_combout ),
	.datad(\mux101|output1[28]~104_combout ),
	.cin(gnd),
	.combout(\mux2|output1[28]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[28]~69 .lut_mask = 16'hBBB8;
defparam \mux2|output1[28]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N8
cycloneii_lcell_comb \alu|O_out[28]~209 (
// Equation(s):
// \alu|O_out[28]~209_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[28]~53_combout ) # (\mux2|output1[28]~69_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & 
// (\muxShift1|output1[28]~53_combout  $ (\mux2|output1[28]~69_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\muxShift1|output1[28]~53_combout  & \mux2|output1[28]~69_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\muxShift1|output1[28]~53_combout ),
	.datad(\mux2|output1[28]~69_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~209_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~209 .lut_mask = 16'h5668;
defparam \alu|O_out[28]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N14
cycloneii_lcell_comb \alu|O_out[2]~218 (
// Equation(s):
// \alu|O_out[2]~218_combout  = (\IDEXPipe|Func_inIDEX [5] & (\IDEXPipe|Func_inIDEX [4])) # (!\IDEXPipe|Func_inIDEX [5] & ((!\IDEXPipe|Func_inIDEX [3])))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [3]),
	.cin(gnd),
	.combout(\alu|O_out[2]~218_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~218 .lut_mask = 16'h88DD;
defparam \alu|O_out[2]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N24
cycloneii_lcell_comb \alu|Mux32~6 (
// Equation(s):
// \alu|Mux32~6_combout  = (!\IDEXPipe|Func_inIDEX [0] & !\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~6 .lut_mask = 16'h0033;
defparam \alu|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cycloneii_lcell_comb \alu|ShiftLeft0~62 (
// Equation(s):
// \alu|ShiftLeft0~62_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[5]~48_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[6]~47_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux2|output1[6]~47_combout ),
	.datad(\mux2|output1[5]~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~62 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N26
cycloneii_lcell_comb \alu|ShiftLeft0~63 (
// Equation(s):
// \alu|ShiftLeft0~63_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[7]~50_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[8]~39_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux2|output1[7]~50_combout ),
	.datad(\mux2|output1[8]~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~63 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N12
cycloneii_lcell_comb \alu|ShiftLeft0~64 (
// Equation(s):
// \alu|ShiftLeft0~64_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~62_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~63_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~62_combout ),
	.datad(\alu|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~64 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N2
cycloneii_lcell_comb \mux101|output1[9]~114 (
// Equation(s):
// \mux101|output1[9]~114_combout  = (\hdnsMEM|hazardReg2~6_combout  & (\EXMEMPipe|O_outEXMEM [9])) # (!\hdnsMEM|hazardReg2~6_combout  & ((\mux101|output1[9]~53_combout )))

	.dataa(vcc),
	.datab(\hdnsMEM|hazardReg2~6_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [9]),
	.datad(\mux101|output1[9]~53_combout ),
	.cin(gnd),
	.combout(\mux101|output1[9]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[9]~114 .lut_mask = 16'hF3C0;
defparam \mux101|output1[9]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~66 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~66_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~65_combout ) # ((\regfile|Register_rtl_0_bypass [32] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~65_combout ),
	.datab(\regfile|Register_rtl_0_bypass [32]),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~66_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~66 .lut_mask = 16'h0E0A;
defparam \IDEXPipe|o_RT_DataIDEX~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N5
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~66_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [10]));

// Location: LCCOMB_X25_Y26_N2
cycloneii_lcell_comb \mux101|output1[10]~110 (
// Equation(s):
// \mux101|output1[10]~110_combout  = (\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[10]~9_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [10]))

	.dataa(vcc),
	.datab(\IDEXPipe|o_RT_DataIDEX [10]),
	.datac(\mux7|output1[10]~9_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[10]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[10]~110 .lut_mask = 16'hF0CC;
defparam \mux101|output1[10]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N26
cycloneii_lcell_comb \mux101|output1[10]~117 (
// Equation(s):
// \mux101|output1[10]~117_combout  = (\hdnsMEM|hazardReg2~6_combout  & (\EXMEMPipe|O_outEXMEM [10])) # (!\hdnsMEM|hazardReg2~6_combout  & ((\mux101|output1[10]~110_combout )))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [10]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[10]~110_combout ),
	.cin(gnd),
	.combout(\mux101|output1[10]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[10]~117 .lut_mask = 16'hCFC0;
defparam \mux101|output1[10]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N14
cycloneii_lcell_comb \alu|ShiftLeft0~79 (
// Equation(s):
// \alu|ShiftLeft0~79_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[9]~114_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[10]~117_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[9]~114_combout ),
	.datad(\mux101|output1[10]~117_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~79 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N12
cycloneii_lcell_comb \alu|ShiftLeft0~85 (
// Equation(s):
// \alu|ShiftLeft0~85_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[11]~49_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[12]~51_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux2|output1[11]~49_combout ),
	.datad(\mux2|output1[12]~51_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~85 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N10
cycloneii_lcell_comb \alu|ShiftLeft0~86 (
// Equation(s):
// \alu|ShiftLeft0~86_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~79_combout  & (!\IDEXPipe|mux2SelectIDEX~regout ))) # (!\muxShift1|output1[1]~71_combout  & (((\alu|ShiftLeft0~85_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\alu|ShiftLeft0~79_combout ),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~86 .lut_mask = 16'h5D08;
defparam \alu|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N10
cycloneii_lcell_comb \alu|ShiftLeft0~87 (
// Equation(s):
// \alu|ShiftLeft0~87_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~86_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~64_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~64_combout ),
	.datad(\alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~87 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N30
cycloneii_lcell_comb \alu|ShiftLeft0~88 (
// Equation(s):
// \alu|ShiftLeft0~88_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~84_combout )) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~87_combout )))

	.dataa(\alu|ShiftLeft0~84_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftLeft0~87_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~88 .lut_mask = 16'hAFA0;
defparam \alu|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N14
cycloneii_lcell_comb \alu|O_out[2]~21 (
// Equation(s):
// \alu|O_out[2]~21_combout  = (\alu|Equal0~10_combout  & (!\muxShift1|output1[31]~1_combout  & (\alu|Equal0~7_combout  & \muxShift1|output1[4]~59_combout )))

	.dataa(\alu|Equal0~10_combout ),
	.datab(\muxShift1|output1[31]~1_combout ),
	.datac(\alu|Equal0~7_combout ),
	.datad(\muxShift1|output1[4]~59_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~21 .lut_mask = 16'h2000;
defparam \alu|O_out[2]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N0
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[29]~11 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[29]~11_combout  = (\IDEXPipe|Func_inIDEX [0] & ((\alu|O_out[2]~21_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1]))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[29]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[29]~11 .lut_mask = 16'hFA0A;
defparam \EXMEMPipe|O_outEXMEM[29]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N2
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[29]~12 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[29]~12_combout  = (\IDEXPipe|Func_inIDEX [0]) # ((!\IDEXPipe|Func_inIDEX [1] & !\muxShift1|output1[4]~59_combout ))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\muxShift1|output1[4]~59_combout ),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[29]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[29]~12 .lut_mask = 16'hFF11;
defparam \EXMEMPipe|O_outEXMEM[29]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N4
cycloneii_lcell_comb \alu|O_out[28]~215 (
// Equation(s):
// \alu|O_out[28]~215_combout  = (\EXMEMPipe|O_outEXMEM[29]~11_combout  & ((\EXMEMPipe|O_outEXMEM[29]~12_combout  & (\alu|ShiftRight0~156_combout )) # (!\EXMEMPipe|O_outEXMEM[29]~12_combout  & ((\mux2|output1[28]~69_combout ))))) # 
// (!\EXMEMPipe|O_outEXMEM[29]~11_combout  & (((!\EXMEMPipe|O_outEXMEM[29]~12_combout ))))

	.dataa(\alu|ShiftRight0~156_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[29]~11_combout ),
	.datac(\mux2|output1[28]~69_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[29]~12_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~215_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~215 .lut_mask = 16'h88F3;
defparam \alu|O_out[28]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N10
cycloneii_lcell_comb \muxShift1|output1[3]~77 (
// Equation(s):
// \muxShift1|output1[3]~77_combout  = (\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[3]~64_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [3]))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [3]),
	.datad(\muxShift1|output1[3]~64_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[3]~77 .lut_mask = 16'hFA50;
defparam \muxShift1|output1[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N30
cycloneii_lcell_comb \alu|O_out[2]~65 (
// Equation(s):
// \alu|O_out[2]~65_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\muxShift1|output1[2]~76_combout ) # (\muxShift1|output1[3]~77_combout )))

	.dataa(\muxShift1|output1[2]~76_combout ),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(vcc),
	.datad(\muxShift1|output1[3]~77_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~65 .lut_mask = 16'h3322;
defparam \alu|O_out[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N24
cycloneii_lcell_comb \alu|O_out[2]~211 (
// Equation(s):
// \alu|O_out[2]~211_combout  = (\IDEXPipe|muxShiftSelectIDEX~regout  & (((\muxShift1|output1[1]~71_combout )))) # (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\muxShift1|output1[3]~77_combout ) # ((!\muxShift1|output1[2]~76_combout  & 
// \muxShift1|output1[1]~71_combout ))))

	.dataa(\muxShift1|output1[2]~76_combout ),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\muxShift1|output1[3]~77_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~211_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~211 .lut_mask = 16'hF3D0;
defparam \alu|O_out[2]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N14
cycloneii_lcell_comb \alu|ShiftLeft0~114 (
// Equation(s):
// \alu|ShiftLeft0~114_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[19]~123_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[20]~128_combout )))

	.dataa(vcc),
	.datab(\mux101|output1[19]~123_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[20]~128_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~114 .lut_mask = 16'hCFC0;
defparam \alu|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N16
cycloneii_lcell_comb \alu|ShiftLeft0~109 (
// Equation(s):
// \alu|ShiftLeft0~109_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[17]~121_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[18]~122_combout ))

	.dataa(\mux101|output1[18]~122_combout ),
	.datab(\mux101|output1[17]~121_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~109 .lut_mask = 16'hCACA;
defparam \alu|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N16
cycloneii_lcell_comb \alu|ShiftLeft0~115 (
// Equation(s):
// \alu|ShiftLeft0~115_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~109_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~114_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~114_combout ),
	.datad(\alu|ShiftLeft0~109_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~115 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N10
cycloneii_lcell_comb \mux101|output1[14]~118 (
// Equation(s):
// \mux101|output1[14]~118_combout  = (\mux101|output1[14]~77_combout ) # ((\hdnsMEM|hazardReg2~7_combout  & (\hdnsMEM|hazardReg1~9_combout  & \EXMEMPipe|O_outEXMEM [14])))

	.dataa(\hdnsMEM|hazardReg2~7_combout ),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [14]),
	.datad(\mux101|output1[14]~77_combout ),
	.cin(gnd),
	.combout(\mux101|output1[14]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[14]~118 .lut_mask = 16'hFF80;
defparam \mux101|output1[14]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \mux101|output1[13]~135 (
// Equation(s):
// \mux101|output1[13]~135_combout  = (\mux101|output1[13]~75_combout ) # ((\EXMEMPipe|O_outEXMEM [13] & (\hdnsMEM|hazardReg2~7_combout  & \hdnsMEM|hazardReg1~9_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [13]),
	.datab(\hdnsMEM|hazardReg2~7_combout ),
	.datac(\mux101|output1[13]~75_combout ),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\mux101|output1[13]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[13]~135 .lut_mask = 16'hF8F0;
defparam \mux101|output1[13]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N26
cycloneii_lcell_comb \alu|ShiftLeft0~101 (
// Equation(s):
// \alu|ShiftLeft0~101_combout  = (\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & ((\mux101|output1[13]~135_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[14]~118_combout ))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux101|output1[14]~118_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\mux101|output1[13]~135_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~101 .lut_mask = 16'hE040;
defparam \alu|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cycloneii_lcell_comb \alu|ShiftLeft0~102 (
// Equation(s):
// \alu|ShiftLeft0~102_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[15]~119_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[16]~120_combout )))

	.dataa(\mux101|output1[15]~119_combout ),
	.datab(\mux101|output1[16]~120_combout ),
	.datac(vcc),
	.datad(\muxShift1|output1[0]~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~102 .lut_mask = 16'hAACC;
defparam \alu|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N22
cycloneii_lcell_comb \alu|ShiftLeft0~103 (
// Equation(s):
// \alu|ShiftLeft0~103_combout  = (\alu|ShiftLeft0~101_combout ) # ((!\muxShift1|output1[1]~71_combout  & \alu|ShiftLeft0~102_combout ))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\alu|ShiftLeft0~101_combout ),
	.datac(\alu|ShiftLeft0~102_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~103 .lut_mask = 16'hDCDC;
defparam \alu|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N6
cycloneii_lcell_comb \alu|ShiftLeft0~116 (
// Equation(s):
// \alu|ShiftLeft0~116_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~115_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~103_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~115_combout ),
	.datad(\alu|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~116 .lut_mask = 16'h5140;
defparam \alu|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
cycloneii_lcell_comb \alu|ShiftLeft0~140 (
// Equation(s):
// \alu|ShiftLeft0~140_combout  = (\alu|ShiftLeft0~116_combout ) # ((\IDEXPipe|instructionROMOutIDEX [15] & \IDEXPipe|mux2SelectIDEX~regout ))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(vcc),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~140 .lut_mask = 16'hFFA0;
defparam \alu|ShiftLeft0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N18
cycloneii_lcell_comb \alu|O_out[28]~213 (
// Equation(s):
// \alu|O_out[28]~213_combout  = (\alu|O_out[2]~211_combout  & ((\alu|ShiftLeft0~140_combout ))) # (!\alu|O_out[2]~211_combout  & (\alu|ShiftLeft0~145_combout ))

	.dataa(\alu|ShiftLeft0~145_combout ),
	.datab(vcc),
	.datac(\alu|O_out[2]~211_combout ),
	.datad(\alu|ShiftLeft0~140_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~213_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~213 .lut_mask = 16'hFA0A;
defparam \alu|O_out[28]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N26
cycloneii_lcell_comb \alu|O_out[28]~214 (
// Equation(s):
// \alu|O_out[28]~214_combout  = (\alu|O_out[2]~65_combout  & (((\alu|O_out[28]~213_combout )))) # (!\alu|O_out[2]~65_combout  & ((\alu|O_out[28]~212_combout ) # ((\mux2|output1[13]~52_combout ))))

	.dataa(\alu|O_out[28]~212_combout ),
	.datab(\alu|O_out[2]~65_combout ),
	.datac(\mux2|output1[13]~52_combout ),
	.datad(\alu|O_out[28]~213_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~214_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~214 .lut_mask = 16'hFE32;
defparam \alu|O_out[28]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N14
cycloneii_lcell_comb \alu|O_out[28]~216 (
// Equation(s):
// \alu|O_out[28]~216_combout  = (\alu|Mux32~6_combout  & ((\alu|O_out[28]~215_combout  & ((\alu|O_out[28]~214_combout ))) # (!\alu|O_out[28]~215_combout  & (\alu|ShiftLeft0~88_combout )))) # (!\alu|Mux32~6_combout  & (((\alu|O_out[28]~215_combout ))))

	.dataa(\alu|Mux32~6_combout ),
	.datab(\alu|ShiftLeft0~88_combout ),
	.datac(\alu|O_out[28]~215_combout ),
	.datad(\alu|O_out[28]~214_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~216_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~216 .lut_mask = 16'hF858;
defparam \alu|O_out[28]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N28
cycloneii_lcell_comb \alu|O_out[28]~217 (
// Equation(s):
// \alu|O_out[28]~217_combout  = (\IDEXPipe|Func_inIDEX [5] & (\alu|O_out[28]~216_combout  & ((!\alu|Mux32~6_combout ) # (!\alu|ShiftLeft0~60_combout ))))

	.dataa(\alu|ShiftLeft0~60_combout ),
	.datab(\alu|Mux32~6_combout ),
	.datac(\IDEXPipe|Func_inIDEX [5]),
	.datad(\alu|O_out[28]~216_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~217_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~217 .lut_mask = 16'h7000;
defparam \alu|O_out[28]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N20
cycloneii_lcell_comb \alu|O_out[28]~220 (
// Equation(s):
// \alu|O_out[28]~220_combout  = (\alu|O_out[2]~219_combout  & (\alu|O_out[2]~218_combout  & (\muxShift1|output1[28]~53_combout ))) # (!\alu|O_out[2]~219_combout  & (((\alu|O_out[28]~217_combout )) # (!\alu|O_out[2]~218_combout )))

	.dataa(\alu|O_out[2]~219_combout ),
	.datab(\alu|O_out[2]~218_combout ),
	.datac(\muxShift1|output1[28]~53_combout ),
	.datad(\alu|O_out[28]~217_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~220_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~220 .lut_mask = 16'hD591;
defparam \alu|O_out[28]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneii_lcell_comb \mux101|output1[27]~102 (
// Equation(s):
// \mux101|output1[27]~102_combout  = (\EXMEMPipe|O_outEXMEM [27] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [27]),
	.datab(vcc),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[27]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[27]~102 .lut_mask = 16'hA000;
defparam \mux101|output1[27]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \mux2|output1[27]~68 (
// Equation(s):
// \mux2|output1[27]~68_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[27]~103_combout ) # (\mux101|output1[27]~102_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[27]~103_combout ),
	.datad(\mux101|output1[27]~102_combout ),
	.cin(gnd),
	.combout(\mux2|output1[27]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[27]~68 .lut_mask = 16'hDDD8;
defparam \mux2|output1[27]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N18
cycloneii_lcell_comb \alu|AdderInputB[27]~5 (
// Equation(s):
// \alu|AdderInputB[27]~5_combout  = \mux2|output1[27]~68_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux2|output1[27]~68_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|AdderInputB[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[27]~5 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \muxShift1|output1[26]~48 (
// Equation(s):
// \muxShift1|output1[26]~48_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[26]~45_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [26]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [26]),
	.datab(\hdnsWB|hazardReg1~2_combout ),
	.datac(\mux7|output1[26]~45_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[26]~48_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[26]~48 .lut_mask = 16'hE200;
defparam \muxShift1|output1[26]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \muxShift1|output1[26]~49 (
// Equation(s):
// \muxShift1|output1[26]~49_combout  = (\muxShift1|output1[26]~48_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [26] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [26]),
	.datac(\muxShift1|output1[26]~48_combout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[26]~49_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[26]~49 .lut_mask = 16'hF0F4;
defparam \muxShift1|output1[26]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N14
cycloneii_lcell_comb \alu|O_out[26]~192 (
// Equation(s):
// \alu|O_out[26]~192_combout  = (\mux2|output1[26]~67_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\muxShift1|output1[26]~49_combout ))))) # (!\mux2|output1[26]~67_combout  & ((\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX 
// [1] $ (\muxShift1|output1[26]~49_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] & \muxShift1|output1[26]~49_combout ))))

	.dataa(\mux2|output1[26]~67_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\muxShift1|output1[26]~49_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~192_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~192 .lut_mask = 16'h1E68;
defparam \alu|O_out[26]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~63 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~63_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a0~portbdataout )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & 
// ((\mux7|output1[31]~1_combout )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datac(\mux7|output1[31]~1_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~63_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~63 .lut_mask = 16'hB800;
defparam \IDEXPipe|o_RT_DataIDEX~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~64 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~64_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~63_combout ) # ((\regfile|Register_rtl_0_bypass [11] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [11]),
	.datab(\IDEXPipe|o_RT_DataIDEX~63_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~64_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~64 .lut_mask = 16'h0E0C;
defparam \IDEXPipe|o_RT_DataIDEX~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N23
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~64_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [31]));

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \mux101|output1[31]~109 (
// Equation(s):
// \mux101|output1[31]~109_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[31]~1_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [31])))))

	.dataa(\mux7|output1[31]~1_combout ),
	.datab(\hdnsMEM|hazardReg2~6_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX [31]),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[31]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[31]~109 .lut_mask = 16'h2230;
defparam \mux101|output1[31]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~67 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~67_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a1 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[30]~53_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\mux7|output1[30]~53_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~67_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~67 .lut_mask = 16'hA0C0;
defparam \IDEXPipe|o_RT_DataIDEX~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~68 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~68_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~67_combout ) # ((\regfile|Register_rtl_0_bypass [12] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [12]),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~67_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~68_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~68 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RT_DataIDEX~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N9
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~68_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [30]));

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \mux101|output1[30]~111 (
// Equation(s):
// \mux101|output1[30]~111_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[30]~53_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [30])))))

	.dataa(\mux7|output1[30]~53_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [30]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[30]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[30]~111 .lut_mask = 16'h0A0C;
defparam \mux101|output1[30]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneii_lcell_comb \mux101|output1[30]~112 (
// Equation(s):
// \mux101|output1[30]~112_combout  = (\mux101|output1[30]~111_combout ) # ((\hdnsMEM|hazardReg2~6_combout  & \EXMEMPipe|O_outEXMEM [30]))

	.dataa(\hdnsMEM|hazardReg2~6_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [30]),
	.datac(vcc),
	.datad(\mux101|output1[30]~111_combout ),
	.cin(gnd),
	.combout(\mux101|output1[30]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[30]~112 .lut_mask = 16'hFF88;
defparam \mux101|output1[30]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N30
cycloneii_lcell_comb \alu|ShiftRight0~63 (
// Equation(s):
// \alu|ShiftRight0~63_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[31]~108_combout ) # ((\mux101|output1[31]~109_combout )))) # (!\muxShift1|output1[0]~68_combout  & (((\mux101|output1[30]~112_combout ))))

	.dataa(\mux101|output1[31]~108_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[31]~109_combout ),
	.datad(\mux101|output1[30]~112_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~63 .lut_mask = 16'hFBC8;
defparam \alu|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
cycloneii_lcell_comb \alu|ShiftRight0~154 (
// Equation(s):
// \alu|ShiftRight0~154_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~63_combout )))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~63_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~154_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~154 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
cycloneii_lcell_comb \alu|ShiftRight0~105 (
// Equation(s):
// \alu|ShiftRight0~105_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~64_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~60_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~64_combout ),
	.datad(\alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~105 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N2
cycloneii_lcell_comb \alu|ShiftRight0~153 (
// Equation(s):
// \alu|ShiftRight0~153_combout  = (\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~105_combout )))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~153_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~153 .lut_mask = 16'hA280;
defparam \alu|ShiftRight0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
cycloneii_lcell_comb \alu|ShiftRight0~106 (
// Equation(s):
// \alu|ShiftRight0~106_combout  = (\alu|ShiftRight0~153_combout ) # ((!\muxShift1|output1[2]~62_combout  & (!\muxShift1|output1[1]~71_combout  & \alu|ShiftRight0~154_combout )))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~154_combout ),
	.datad(\alu|ShiftRight0~153_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~106 .lut_mask = 16'hFF10;
defparam \alu|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N4
cycloneii_lcell_comb \alu|ShiftRight0~107 (
// Equation(s):
// \alu|ShiftRight0~107_combout  = (!\muxShift1|output1[3]~65_combout  & \alu|ShiftRight0~106_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~107 .lut_mask = 16'h0F00;
defparam \alu|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N30
cycloneii_lcell_comb \alu|AdderInputB[25]~7 (
// Equation(s):
// \alu|AdderInputB[25]~7_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[25]~66_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[25]~66_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[25]~7 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N2
cycloneii_lcell_comb \alu|AdderInputB[5]~27 (
// Equation(s):
// \alu|AdderInputB[5]~27_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[5]~48_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[5]~48_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[5]~27 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N28
cycloneii_lcell_comb \alu|Add0~12 (
// Equation(s):
// \alu|Add0~12_combout  = ((\muxShift1|output1[5]~72_combout  $ (\alu|AdderInputB[5]~27_combout  $ (!\alu|Add0~11 )))) # (GND)
// \alu|Add0~13  = CARRY((\muxShift1|output1[5]~72_combout  & ((\alu|AdderInputB[5]~27_combout ) # (!\alu|Add0~11 ))) # (!\muxShift1|output1[5]~72_combout  & (\alu|AdderInputB[5]~27_combout  & !\alu|Add0~11 )))

	.dataa(\muxShift1|output1[5]~72_combout ),
	.datab(\alu|AdderInputB[5]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~11 ),
	.combout(\alu|Add0~12_combout ),
	.cout(\alu|Add0~13 ));
// synopsys translate_off
defparam \alu|Add0~12 .lut_mask = 16'h698E;
defparam \alu|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N30
cycloneii_lcell_comb \alu|Add0~14 (
// Equation(s):
// \alu|Add0~14_combout  = (\alu|AdderInputB[6]~26_combout  & ((\muxShift1|output1[6]~73_combout  & (\alu|Add0~13  & VCC)) # (!\muxShift1|output1[6]~73_combout  & (!\alu|Add0~13 )))) # (!\alu|AdderInputB[6]~26_combout  & ((\muxShift1|output1[6]~73_combout  & 
// (!\alu|Add0~13 )) # (!\muxShift1|output1[6]~73_combout  & ((\alu|Add0~13 ) # (GND)))))
// \alu|Add0~15  = CARRY((\alu|AdderInputB[6]~26_combout  & (!\muxShift1|output1[6]~73_combout  & !\alu|Add0~13 )) # (!\alu|AdderInputB[6]~26_combout  & ((!\alu|Add0~13 ) # (!\muxShift1|output1[6]~73_combout ))))

	.dataa(\alu|AdderInputB[6]~26_combout ),
	.datab(\muxShift1|output1[6]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~13 ),
	.combout(\alu|Add0~14_combout ),
	.cout(\alu|Add0~15 ));
// synopsys translate_off
defparam \alu|Add0~14 .lut_mask = 16'h9617;
defparam \alu|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N0
cycloneii_lcell_comb \alu|Add0~16 (
// Equation(s):
// \alu|Add0~16_combout  = ((\alu|AdderInputB[7]~25_combout  $ (\muxShift1|output1[7]~74_combout  $ (!\alu|Add0~15 )))) # (GND)
// \alu|Add0~17  = CARRY((\alu|AdderInputB[7]~25_combout  & ((\muxShift1|output1[7]~74_combout ) # (!\alu|Add0~15 ))) # (!\alu|AdderInputB[7]~25_combout  & (\muxShift1|output1[7]~74_combout  & !\alu|Add0~15 )))

	.dataa(\alu|AdderInputB[7]~25_combout ),
	.datab(\muxShift1|output1[7]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~15 ),
	.combout(\alu|Add0~16_combout ),
	.cout(\alu|Add0~17 ));
// synopsys translate_off
defparam \alu|Add0~16 .lut_mask = 16'h698E;
defparam \alu|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N2
cycloneii_lcell_comb \alu|Add0~18 (
// Equation(s):
// \alu|Add0~18_combout  = (\alu|AdderInputB[8]~24_combout  & ((\muxShift1|output1[8]~4_combout  & (\alu|Add0~17  & VCC)) # (!\muxShift1|output1[8]~4_combout  & (!\alu|Add0~17 )))) # (!\alu|AdderInputB[8]~24_combout  & ((\muxShift1|output1[8]~4_combout  & 
// (!\alu|Add0~17 )) # (!\muxShift1|output1[8]~4_combout  & ((\alu|Add0~17 ) # (GND)))))
// \alu|Add0~19  = CARRY((\alu|AdderInputB[8]~24_combout  & (!\muxShift1|output1[8]~4_combout  & !\alu|Add0~17 )) # (!\alu|AdderInputB[8]~24_combout  & ((!\alu|Add0~17 ) # (!\muxShift1|output1[8]~4_combout ))))

	.dataa(\alu|AdderInputB[8]~24_combout ),
	.datab(\muxShift1|output1[8]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~17 ),
	.combout(\alu|Add0~18_combout ),
	.cout(\alu|Add0~19 ));
// synopsys translate_off
defparam \alu|Add0~18 .lut_mask = 16'h9617;
defparam \alu|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N14
cycloneii_lcell_comb \alu|O_out[24]~176 (
// Equation(s):
// \alu|O_out[24]~176_combout  = (\mux2|output1[24]~65_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\muxShift1|output1[24]~45_combout ))))) # (!\mux2|output1[24]~65_combout  & ((\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX 
// [1] $ (\muxShift1|output1[24]~45_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] & \muxShift1|output1[24]~45_combout ))))

	.dataa(\mux2|output1[24]~65_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\muxShift1|output1[24]~45_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~176_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~176 .lut_mask = 16'h1E68;
defparam \alu|O_out[24]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N12
cycloneii_lcell_comb \alu|ShiftRight0~66 (
// Equation(s):
// \alu|ShiftRight0~66_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~62_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~65_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftRight0~62_combout ),
	.datad(\alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~66 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N4
cycloneii_lcell_comb \alu|ShiftRight0~145 (
// Equation(s):
// \alu|ShiftRight0~145_combout  = (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftRight0~66_combout ) # ((\IDEXPipe|instructionROMOutIDEX [15] & \IDEXPipe|mux2SelectIDEX~regout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~145 .lut_mask = 16'h0F08;
defparam \alu|ShiftRight0~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N30
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[16]~4 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[16]~4_combout  = (\IDEXPipe|Func_inIDEX [1]) # ((\muxShift1|output1[3]~65_combout  & \alu|O_out[2]~21_combout ))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[16]~4 .lut_mask = 16'hFAF0;
defparam \EXMEMPipe|O_outEXMEM[16]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N6
cycloneii_lcell_comb \alu|O_out[23]~122 (
// Equation(s):
// \alu|O_out[23]~122_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & (((!\alu|O_out[2]~21_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & (\alu|ShiftLeft0~60_combout  & ((!\EXMEMPipe|O_outEXMEM[16]~4_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\alu|ShiftLeft0~60_combout ),
	.datac(\alu|O_out[2]~21_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~122 .lut_mask = 16'h0A4E;
defparam \alu|O_out[23]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N0
cycloneii_lcell_comb \alu|O_out[23]~123 (
// Equation(s):
// \alu|O_out[23]~123_combout  = (\IDEXPipe|Func_inIDEX [4] & (!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[23]~122_combout )) # (!\IDEXPipe|Func_inIDEX [4] & (\IDEXPipe|Func_inIDEX [3]))

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\alu|O_out[23]~122_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~123 .lut_mask = 16'h3C30;
defparam \alu|O_out[23]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N22
cycloneii_lcell_comb \alu|O_out[23]~124 (
// Equation(s):
// \alu|O_out[23]~124_combout  = ((\IDEXPipe|upperIDEX~regout ) # (\alu|O_out[23]~123_combout )) # (!\IDEXPipe|Func_inIDEX [5])

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(vcc),
	.datad(\alu|O_out[23]~123_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~124 .lut_mask = 16'hFFDD;
defparam \alu|O_out[23]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \mux101|output1[31]~108 (
// Equation(s):
// \mux101|output1[31]~108_combout  = (\EXMEMPipe|O_outEXMEM [31] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [31]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[31]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[31]~108 .lut_mask = 16'hC000;
defparam \mux101|output1[31]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneii_lcell_comb \mux2|output1[31]~71 (
// Equation(s):
// \mux2|output1[31]~71_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[31]~109_combout ) # (\mux101|output1[31]~108_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[31]~109_combout ),
	.datad(\mux101|output1[31]~108_combout ),
	.cin(gnd),
	.combout(\mux2|output1[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[31]~71 .lut_mask = 16'hBBB8;
defparam \mux2|output1[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N12
cycloneii_lcell_comb \alu|ShiftRight0~94 (
// Equation(s):
// \alu|ShiftRight0~94_combout  = (!\muxShift1|output1[0]~68_combout  & (!\muxShift1|output1[1]~71_combout  & \mux2|output1[31]~71_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\mux2|output1[31]~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~94 .lut_mask = 16'h0300;
defparam \alu|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneii_lcell_comb \mux101|output1[29]~106 (
// Equation(s):
// \mux101|output1[29]~106_combout  = (\EXMEMPipe|O_outEXMEM [29] & (\hdnsMEM|hazardReg2~7_combout  & \hdnsMEM|hazardReg1~9_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [29]),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\mux101|output1[29]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[29]~106 .lut_mask = 16'hC000;
defparam \mux101|output1[29]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneii_lcell_comb \mux2|output1[29]~70 (
// Equation(s):
// \mux2|output1[29]~70_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (((\IDEXPipe|instructionROMOutIDEX [15])))) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[29]~107_combout ) # ((\mux101|output1[29]~106_combout ))))

	.dataa(\mux101|output1[29]~107_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[29]~106_combout ),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\mux2|output1[29]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[29]~70 .lut_mask = 16'hCCFA;
defparam \mux2|output1[29]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N30
cycloneii_lcell_comb \alu|AdderInputB[29]~3 (
// Equation(s):
// \alu|AdderInputB[29]~3_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[29]~70_combout )

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\mux2|output1[29]~70_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|AdderInputB[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[29]~3 .lut_mask = 16'h3C3C;
defparam \alu|AdderInputB[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N10
cycloneii_lcell_comb \alu|Add0~58 (
// Equation(s):
// \alu|Add0~58_combout  = (\alu|AdderInputB[28]~4_combout  & ((\muxShift1|output1[28]~53_combout  & (\alu|Add0~57  & VCC)) # (!\muxShift1|output1[28]~53_combout  & (!\alu|Add0~57 )))) # (!\alu|AdderInputB[28]~4_combout  & ((\muxShift1|output1[28]~53_combout 
//  & (!\alu|Add0~57 )) # (!\muxShift1|output1[28]~53_combout  & ((\alu|Add0~57 ) # (GND)))))
// \alu|Add0~59  = CARRY((\alu|AdderInputB[28]~4_combout  & (!\muxShift1|output1[28]~53_combout  & !\alu|Add0~57 )) # (!\alu|AdderInputB[28]~4_combout  & ((!\alu|Add0~57 ) # (!\muxShift1|output1[28]~53_combout ))))

	.dataa(\alu|AdderInputB[28]~4_combout ),
	.datab(\muxShift1|output1[28]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~57 ),
	.combout(\alu|Add0~58_combout ),
	.cout(\alu|Add0~59 ));
// synopsys translate_off
defparam \alu|Add0~58 .lut_mask = 16'h9617;
defparam \alu|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N12
cycloneii_lcell_comb \alu|Add0~60 (
// Equation(s):
// \alu|Add0~60_combout  = ((\muxShift1|output1[29]~55_combout  $ (\alu|AdderInputB[29]~3_combout  $ (!\alu|Add0~59 )))) # (GND)
// \alu|Add0~61  = CARRY((\muxShift1|output1[29]~55_combout  & ((\alu|AdderInputB[29]~3_combout ) # (!\alu|Add0~59 ))) # (!\muxShift1|output1[29]~55_combout  & (\alu|AdderInputB[29]~3_combout  & !\alu|Add0~59 )))

	.dataa(\muxShift1|output1[29]~55_combout ),
	.datab(\alu|AdderInputB[29]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~59 ),
	.combout(\alu|Add0~60_combout ),
	.cout(\alu|Add0~61 ));
// synopsys translate_off
defparam \alu|Add0~60 .lut_mask = 16'h698E;
defparam \alu|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneii_lcell_comb \muxShift1|output1[29]~54 (
// Equation(s):
// \muxShift1|output1[29]~54_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[29]~51_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [29]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [29]),
	.datab(\hdnsWB|hazardReg1~2_combout ),
	.datac(\mux7|output1[29]~51_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[29]~54_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[29]~54 .lut_mask = 16'hE200;
defparam \muxShift1|output1[29]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \muxShift1|output1[29]~55 (
// Equation(s):
// \muxShift1|output1[29]~55_combout  = (\muxShift1|output1[29]~54_combout ) # ((\EXMEMPipe|O_outEXMEM [29] & (!\IDEXPipe|muxShiftSelectIDEX~regout  & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [29]),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\muxShift1|output1[29]~54_combout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[29]~55_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[29]~55 .lut_mask = 16'hF0F2;
defparam \muxShift1|output1[29]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N16
cycloneii_lcell_comb \alu|O_out[29]~222 (
// Equation(s):
// \alu|O_out[29]~222_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[29]~55_combout ) # (\mux2|output1[29]~70_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & 
// (\muxShift1|output1[29]~55_combout  $ (\mux2|output1[29]~70_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\muxShift1|output1[29]~55_combout  & \mux2|output1[29]~70_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\muxShift1|output1[29]~55_combout ),
	.datad(\mux2|output1[29]~70_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~222_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~222 .lut_mask = 16'h5668;
defparam \alu|O_out[29]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N10
cycloneii_lcell_comb \alu|O_out[2]~219 (
// Equation(s):
// \alu|O_out[2]~219_combout  = (\IDEXPipe|Func_inIDEX [3]) # ((\IDEXPipe|Func_inIDEX [2] & (!\IDEXPipe|Func_inIDEX [4] & \IDEXPipe|Func_inIDEX [5])))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\IDEXPipe|Func_inIDEX [5]),
	.cin(gnd),
	.combout(\alu|O_out[2]~219_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~219 .lut_mask = 16'hF2F0;
defparam \alu|O_out[2]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N8
cycloneii_lcell_comb \alu|ShiftLeft0~38 (
// Equation(s):
// \alu|ShiftLeft0~38_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[12]~51_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[13]~54_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux2|output1[12]~51_combout ),
	.datad(\mux2|output1[13]~54_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~38 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N2
cycloneii_lcell_comb \alu|ShiftLeft0~41 (
// Equation(s):
// \alu|ShiftLeft0~41_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[10]~53_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[11]~49_combout )))

	.dataa(vcc),
	.datab(\mux2|output1[10]~53_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux2|output1[11]~49_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~41 .lut_mask = 16'hCFC0;
defparam \alu|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N4
cycloneii_lcell_comb \alu|ShiftLeft0~93 (
// Equation(s):
// \alu|ShiftLeft0~93_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~41_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~38_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~38_combout ),
	.datad(\alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~93 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N16
cycloneii_lcell_comb \alu|ShiftLeft0~42 (
// Equation(s):
// \alu|ShiftLeft0~42_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[8]~113_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[9]~114_combout )))

	.dataa(vcc),
	.datab(\mux101|output1[8]~113_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[9]~114_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~42 .lut_mask = 16'hCFC0;
defparam \alu|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N0
cycloneii_lcell_comb \alu|ShiftLeft0~71 (
// Equation(s):
// \alu|ShiftLeft0~71_combout  = (\muxShift1|output1[1]~71_combout  & (((\alu|ShiftLeft0~32_combout )))) # (!\muxShift1|output1[1]~71_combout  & (!\IDEXPipe|mux2SelectIDEX~regout  & (\alu|ShiftLeft0~42_combout )))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~42_combout ),
	.datad(\alu|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~71 .lut_mask = 16'hDC10;
defparam \alu|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N18
cycloneii_lcell_comb \alu|ShiftLeft0~94 (
// Equation(s):
// \alu|ShiftLeft0~94_combout  = (\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~93_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~71_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~93_combout ),
	.datad(\alu|ShiftLeft0~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~94 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N28
cycloneii_lcell_comb \alu|ShiftLeft0~95 (
// Equation(s):
// \alu|ShiftLeft0~95_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~89_combout )) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~94_combout )))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~89_combout ),
	.datad(\alu|ShiftLeft0~94_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~95 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N6
cycloneii_lcell_comb \alu|ShiftRight0~148 (
// Equation(s):
// \alu|ShiftRight0~148_combout  = (!\muxShift1|output1[1]~71_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~84_combout )))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~148_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~148 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N4
cycloneii_lcell_comb \alu|ShiftRight0~85 (
// Equation(s):
// \alu|ShiftRight0~85_combout  = (\alu|ShiftRight0~148_combout ) # ((!\muxShift1|output1[0]~68_combout  & (\muxShift1|output1[1]~71_combout  & \mux2|output1[31]~71_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\mux2|output1[31]~71_combout ),
	.datad(\alu|ShiftRight0~148_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~85 .lut_mask = 16'hFF40;
defparam \alu|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N26
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[40]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[40]~feeder_combout  = \mux7|output1[2]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[2]~57_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[40]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N27
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[40] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [40]));

// Location: LCCOMB_X27_Y26_N14
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~61 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~61_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a29 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[2]~57_combout 
// ))))

	.dataa(\mux7|output1[2]~57_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~61_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~61 .lut_mask = 16'hE020;
defparam \IDEXPipe|o_RS_DataIDEX~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N4
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~62 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~62_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~61_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [40]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [40]),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX~61_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~62_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~62 .lut_mask = 16'h0F08;
defparam \IDEXPipe|o_RS_DataIDEX~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N5
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~62_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [2]));

// Location: LCCOMB_X24_Y26_N2
cycloneii_lcell_comb \muxShift1|output1[2]~60 (
// Equation(s):
// \muxShift1|output1[2]~60_combout  = (\hdnsWB|hazardReg1~1_combout  & ((\hdnsWB|Equal6~0_combout  & ((\IDEXPipe|o_RS_DataIDEX [2]))) # (!\hdnsWB|Equal6~0_combout  & (\mux7|output1[2]~57_combout )))) # (!\hdnsWB|hazardReg1~1_combout  & 
// (((\IDEXPipe|o_RS_DataIDEX [2]))))

	.dataa(\mux7|output1[2]~57_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [2]),
	.datac(\hdnsWB|hazardReg1~1_combout ),
	.datad(\hdnsWB|Equal6~0_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[2]~60 .lut_mask = 16'hCCAC;
defparam \muxShift1|output1[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N16
cycloneii_lcell_comb \muxShift1|output1[2]~61 (
// Equation(s):
// \muxShift1|output1[2]~61_combout  = (\hdnsWB|hazardReg1~0_combout  & ((\hdns|hazardReg1~1_combout  & ((\muxShift1|output1[2]~60_combout ))) # (!\hdns|hazardReg1~1_combout  & (\IDEXPipe|o_RS_DataIDEX [2])))) # (!\hdnsWB|hazardReg1~0_combout  & 
// (((\IDEXPipe|o_RS_DataIDEX [2]))))

	.dataa(\hdnsWB|hazardReg1~0_combout ),
	.datab(\hdns|hazardReg1~1_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX [2]),
	.datad(\muxShift1|output1[2]~60_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[2]~61 .lut_mask = 16'hF870;
defparam \muxShift1|output1[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N0
cycloneii_lcell_comb \muxShift1|output1[2]~76 (
// Equation(s):
// \muxShift1|output1[2]~76_combout  = (\hdnsMEM|hazardReg1~10_combout  & (\muxShift1|output1[2]~61_combout )) # (!\hdnsMEM|hazardReg1~10_combout  & ((\EXMEMPipe|O_outEXMEM [2])))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[2]~61_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [2]),
	.cin(gnd),
	.combout(\muxShift1|output1[2]~76_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[2]~76 .lut_mask = 16'hF5A0;
defparam \muxShift1|output1[2]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N10
cycloneii_lcell_comb \alu|ShiftRight0~164 (
// Equation(s):
// \alu|ShiftRight0~164_combout  = (\alu|ShiftRight0~85_combout  & ((\IDEXPipe|muxShiftSelectIDEX~regout ) # ((!\muxShift1|output1[3]~77_combout  & !\muxShift1|output1[2]~76_combout ))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\muxShift1|output1[3]~77_combout ),
	.datac(\alu|ShiftRight0~85_combout ),
	.datad(\muxShift1|output1[2]~76_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~164_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~164 .lut_mask = 16'hA0B0;
defparam \alu|ShiftRight0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N24
cycloneii_lcell_comb \alu|O_out[29]~227 (
// Equation(s):
// \alu|O_out[29]~227_combout  = (\EXMEMPipe|O_outEXMEM[29]~12_combout  & (((\alu|ShiftRight0~164_combout  & \EXMEMPipe|O_outEXMEM[29]~11_combout )))) # (!\EXMEMPipe|O_outEXMEM[29]~12_combout  & ((\mux2|output1[29]~70_combout ) # 
// ((!\EXMEMPipe|O_outEXMEM[29]~11_combout ))))

	.dataa(\mux2|output1[29]~70_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[29]~12_combout ),
	.datac(\alu|ShiftRight0~164_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[29]~11_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~227_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~227 .lut_mask = 16'hE233;
defparam \alu|O_out[29]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N12
cycloneii_lcell_comb \alu|O_out[29]~223 (
// Equation(s):
// \alu|O_out[29]~223_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[28]~133_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[29]~134_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[28]~133_combout ),
	.datad(\mux101|output1[29]~134_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~223_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~223 .lut_mask = 16'hF5A0;
defparam \alu|O_out[29]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N16
cycloneii_lcell_comb \alu|O_out[29]~224 (
// Equation(s):
// \alu|O_out[29]~224_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|O_out[2]~211_combout  & ((\alu|ShiftLeft0~50_combout ))) # (!\alu|O_out[2]~211_combout  & (\alu|O_out[29]~223_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\alu|O_out[2]~211_combout ),
	.datac(\alu|O_out[29]~223_combout ),
	.datad(\alu|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~224_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~224 .lut_mask = 16'h5410;
defparam \alu|O_out[29]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N22
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~49 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~49_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a8 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[23]~39_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a8 ),
	.datab(\mux7|output1[23]~39_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~49_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~49 .lut_mask = 16'hAC00;
defparam \IDEXPipe|o_RT_DataIDEX~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N7
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[23]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [19]));

// Location: LCCOMB_X19_Y23_N28
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~50 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~50_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~49_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [19]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~49_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datad(\regfile|Register_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~50_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~50 .lut_mask = 16'h0E0C;
defparam \IDEXPipe|o_RT_DataIDEX~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N29
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~50_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [23]));

// Location: LCCOMB_X20_Y25_N12
cycloneii_lcell_comb \mux101|output1[23]~95 (
// Equation(s):
// \mux101|output1[23]~95_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[23]~39_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [23])))))

	.dataa(\mux7|output1[23]~39_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [23]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[23]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[23]~95 .lut_mask = 16'h0A0C;
defparam \mux101|output1[23]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N10
cycloneii_lcell_comb \mux101|output1[23]~131 (
// Equation(s):
// \mux101|output1[23]~131_combout  = (\mux101|output1[23]~95_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [23] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [23]),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[23]~95_combout ),
	.cin(gnd),
	.combout(\mux101|output1[23]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[23]~131 .lut_mask = 16'hFF80;
defparam \mux101|output1[23]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N22
cycloneii_lcell_comb \alu|ShiftLeft0~54 (
// Equation(s):
// \alu|ShiftLeft0~54_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[22]~130_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[23]~131_combout )))

	.dataa(vcc),
	.datab(\mux101|output1[22]~130_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[23]~131_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~54 .lut_mask = 16'hCFC0;
defparam \alu|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N28
cycloneii_lcell_comb \alu|ShiftLeft0~126 (
// Equation(s):
// \alu|ShiftLeft0~126_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~54_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~49_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftLeft0~49_combout ),
	.datad(\alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~126 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N20
cycloneii_lcell_comb \alu|ShiftLeft0~147 (
// Equation(s):
// \alu|ShiftLeft0~147_combout  = (\alu|ShiftLeft0~126_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftLeft0~126_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~147 .lut_mask = 16'hFFC0;
defparam \alu|ShiftLeft0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N0
cycloneii_lcell_comb \alu|ShiftLeft0~53 (
// Equation(s):
// \alu|ShiftLeft0~53_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[20]~128_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[21]~129_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[20]~128_combout ),
	.datad(\mux101|output1[21]~129_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~53 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N4
cycloneii_lcell_comb \alu|ShiftLeft0~118 (
// Equation(s):
// \alu|ShiftLeft0~118_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~47_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~53_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~47_combout ),
	.datad(\alu|ShiftLeft0~53_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~118 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N0
cycloneii_lcell_comb \alu|ShiftLeft0~106 (
// Equation(s):
// \alu|ShiftLeft0~106_combout  = (\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & (\mux101|output1[14]~118_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[15]~119_combout )))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux101|output1[14]~118_combout ),
	.datac(\mux101|output1[15]~119_combout ),
	.datad(\muxShift1|output1[1]~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~106 .lut_mask = 16'hD800;
defparam \alu|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N10
cycloneii_lcell_comb \alu|ShiftLeft0~107 (
// Equation(s):
// \alu|ShiftLeft0~107_combout  = (\alu|ShiftLeft0~106_combout ) # ((!\muxShift1|output1[1]~71_combout  & \alu|ShiftLeft0~46_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~106_combout ),
	.datad(\alu|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~107 .lut_mask = 16'hF3F0;
defparam \alu|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N30
cycloneii_lcell_comb \alu|ShiftLeft0~119 (
// Equation(s):
// \alu|ShiftLeft0~119_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~118_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~107_combout )))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftLeft0~118_combout ),
	.datad(\alu|ShiftLeft0~107_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~119 .lut_mask = 16'h3120;
defparam \alu|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N18
cycloneii_lcell_comb \alu|ShiftLeft0~141 (
// Equation(s):
// \alu|ShiftLeft0~141_combout  = (\alu|ShiftLeft0~119_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~141 .lut_mask = 16'hFFC0;
defparam \alu|ShiftLeft0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N2
cycloneii_lcell_comb \alu|O_out[29]~225 (
// Equation(s):
// \alu|O_out[29]~225_combout  = (\alu|O_out[2]~211_combout  & ((\alu|ShiftLeft0~141_combout ))) # (!\alu|O_out[2]~211_combout  & (\alu|ShiftLeft0~147_combout ))

	.dataa(\alu|O_out[2]~211_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~147_combout ),
	.datad(\alu|ShiftLeft0~141_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~225_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~225 .lut_mask = 16'hFA50;
defparam \alu|O_out[29]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N18
cycloneii_lcell_comb \alu|O_out[29]~226 (
// Equation(s):
// \alu|O_out[29]~226_combout  = (\alu|O_out[2]~65_combout  & (((\alu|O_out[29]~225_combout )))) # (!\alu|O_out[2]~65_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|O_out[29]~224_combout ))))

	.dataa(\mux2|output1[13]~52_combout ),
	.datab(\alu|O_out[2]~65_combout ),
	.datac(\alu|O_out[29]~224_combout ),
	.datad(\alu|O_out[29]~225_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~226_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~226 .lut_mask = 16'hFE32;
defparam \alu|O_out[29]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N26
cycloneii_lcell_comb \alu|O_out[29]~228 (
// Equation(s):
// \alu|O_out[29]~228_combout  = (\alu|Mux32~6_combout  & ((\alu|O_out[29]~227_combout  & ((\alu|O_out[29]~226_combout ))) # (!\alu|O_out[29]~227_combout  & (\alu|ShiftLeft0~95_combout )))) # (!\alu|Mux32~6_combout  & (((\alu|O_out[29]~227_combout ))))

	.dataa(\alu|Mux32~6_combout ),
	.datab(\alu|ShiftLeft0~95_combout ),
	.datac(\alu|O_out[29]~227_combout ),
	.datad(\alu|O_out[29]~226_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~228_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~228 .lut_mask = 16'hF858;
defparam \alu|O_out[29]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N18
cycloneii_lcell_comb \alu|O_out[29]~229 (
// Equation(s):
// \alu|O_out[29]~229_combout  = (\IDEXPipe|Func_inIDEX [5] & (\alu|O_out[29]~228_combout  & ((!\alu|Mux32~6_combout ) # (!\alu|ShiftLeft0~60_combout ))))

	.dataa(\alu|ShiftLeft0~60_combout ),
	.datab(\alu|Mux32~6_combout ),
	.datac(\IDEXPipe|Func_inIDEX [5]),
	.datad(\alu|O_out[29]~228_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~229_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~229 .lut_mask = 16'h7000;
defparam \alu|O_out[29]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N12
cycloneii_lcell_comb \alu|O_out[29]~230 (
// Equation(s):
// \alu|O_out[29]~230_combout  = (\alu|O_out[2]~218_combout  & ((\alu|O_out[2]~219_combout  & (\muxShift1|output1[29]~55_combout )) # (!\alu|O_out[2]~219_combout  & ((\alu|O_out[29]~229_combout ))))) # (!\alu|O_out[2]~218_combout  & 
// (((!\alu|O_out[2]~219_combout ))))

	.dataa(\muxShift1|output1[29]~55_combout ),
	.datab(\alu|O_out[2]~218_combout ),
	.datac(\alu|O_out[2]~219_combout ),
	.datad(\alu|O_out[29]~229_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~230_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~230 .lut_mask = 16'h8F83;
defparam \alu|O_out[29]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N26
cycloneii_lcell_comb \alu|O_out[29]~231 (
// Equation(s):
// \alu|O_out[29]~231_combout  = (\alu|O_out[2]~210_combout  & (((\alu|O_out[29]~230_combout )))) # (!\alu|O_out[2]~210_combout  & ((\alu|O_out[29]~230_combout  & (\alu|Add0~60_combout )) # (!\alu|O_out[29]~230_combout  & ((\alu|O_out[29]~222_combout )))))

	.dataa(\alu|O_out[2]~210_combout ),
	.datab(\alu|Add0~60_combout ),
	.datac(\alu|O_out[29]~222_combout ),
	.datad(\alu|O_out[29]~230_combout ),
	.cin(gnd),
	.combout(\alu|O_out[29]~231_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[29]~231 .lut_mask = 16'hEE50;
defparam \alu|O_out[29]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N4
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[29]~feeder (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[29]~feeder_combout  = \alu|O_out[29]~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|O_out[29]~231_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[29]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|O_outEXMEM[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N5
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|O_outEXMEM[29]~feeder_combout ),
	.sdata(\alu|Add0~28_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IDEXPipe|upperIDEX~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [29]));

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~61 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~61_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a2 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[29]~51_combout 
// ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datab(\mux7|output1[29]~51_combout ),
	.datac(\regfile|Register_rtl_1|auto_generated|ram_block1a2 ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~61_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~61 .lut_mask = 16'hE400;
defparam \IDEXPipe|o_RT_DataIDEX~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~62 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~62_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~61_combout ) # ((\regfile|Register_rtl_0_bypass [13] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [13]),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~61_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~62_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~62 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RT_DataIDEX~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N13
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~62_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [29]));

// Location: LCCOMB_X21_Y24_N28
cycloneii_lcell_comb \mux101|output1[29]~107 (
// Equation(s):
// \mux101|output1[29]~107_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[29]~51_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [29])))))

	.dataa(\mux7|output1[29]~51_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [29]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[29]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[29]~107 .lut_mask = 16'h0A0C;
defparam \mux101|output1[29]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N22
cycloneii_lcell_comb \mux101|output1[29]~134 (
// Equation(s):
// \mux101|output1[29]~134_combout  = (\mux101|output1[29]~107_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [29] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [29]),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[29]~107_combout ),
	.cin(gnd),
	.combout(\mux101|output1[29]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[29]~134 .lut_mask = 16'hFF80;
defparam \mux101|output1[29]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N10
cycloneii_lcell_comb \alu|ShiftRight0~84 (
// Equation(s):
// \alu|ShiftRight0~84_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[30]~112_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[29]~134_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[29]~134_combout ),
	.datad(\mux101|output1[30]~112_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~84 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N24
cycloneii_lcell_comb \alu|ShiftRight0~81 (
// Equation(s):
// \alu|ShiftRight0~81_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[28]~133_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[27]~127_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[28]~133_combout ),
	.datad(\mux101|output1[27]~127_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~81 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N20
cycloneii_lcell_comb \alu|ShiftRight0~124 (
// Equation(s):
// \alu|ShiftRight0~124_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~84_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~81_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~84_combout ),
	.datad(\alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~124_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~124 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N16
cycloneii_lcell_comb \alu|ShiftRight0~70 (
// Equation(s):
// \alu|ShiftRight0~70_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[24]~124_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[23]~131_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[24]~124_combout ),
	.datad(\mux101|output1[23]~131_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~70 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N20
cycloneii_lcell_comb \alu|ShiftRight0~82 (
// Equation(s):
// \alu|ShiftRight0~82_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[26]~126_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[25]~125_combout ))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[25]~125_combout ),
	.datad(\mux101|output1[26]~126_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~82 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N6
cycloneii_lcell_comb \alu|ShiftRight0~88 (
// Equation(s):
// \alu|ShiftRight0~88_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~82_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~70_combout ))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~70_combout ),
	.datad(\alu|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~88 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N26
cycloneii_lcell_comb \alu|ShiftRight0~125 (
// Equation(s):
// \alu|ShiftRight0~125_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~88_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~124_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftRight0~124_combout ),
	.datad(\alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~125 .lut_mask = 16'h5410;
defparam \alu|ShiftRight0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N30
cycloneii_lcell_comb \alu|ShiftRight0~163 (
// Equation(s):
// \alu|ShiftRight0~163_combout  = (\alu|ShiftRight0~125_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(vcc),
	.datad(\alu|ShiftRight0~125_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~163_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~163 .lut_mask = 16'hFF88;
defparam \alu|ShiftRight0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N24
cycloneii_lcell_comb \alu|ShiftRight0~126 (
// Equation(s):
// \alu|ShiftRight0~126_combout  = (\muxShift1|output1[3]~65_combout  & (\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~94_combout ))) # (!\muxShift1|output1[3]~65_combout  & (((\alu|ShiftRight0~163_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftRight0~94_combout ),
	.datad(\alu|ShiftRight0~163_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~126 .lut_mask = 16'hD580;
defparam \alu|ShiftRight0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N14
cycloneii_lcell_comb \mux101|output1[23]~94 (
// Equation(s):
// \mux101|output1[23]~94_combout  = (\EXMEMPipe|O_outEXMEM [23] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [23]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[23]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[23]~94 .lut_mask = 16'hC000;
defparam \mux101|output1[23]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N24
cycloneii_lcell_comb \mux2|output1[23]~64 (
// Equation(s):
// \mux2|output1[23]~64_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[23]~94_combout ) # (\mux101|output1[23]~95_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[23]~94_combout ),
	.datad(\mux101|output1[23]~95_combout ),
	.cin(gnd),
	.combout(\mux2|output1[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[23]~64 .lut_mask = 16'hDDD8;
defparam \mux2|output1[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N4
cycloneii_lcell_comb \alu|O_out[23]~169 (
// Equation(s):
// \alu|O_out[23]~169_combout  = (\muxShift1|output1[23]~43_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\mux2|output1[23]~64_combout ))))) # (!\muxShift1|output1[23]~43_combout  & ((\IDEXPipe|Func_inIDEX [1] & 
// (\IDEXPipe|Func_inIDEX [0] $ (\mux2|output1[23]~64_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\IDEXPipe|Func_inIDEX [0] & \mux2|output1[23]~64_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\muxShift1|output1[23]~43_combout ),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\mux2|output1[23]~64_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~169_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~169 .lut_mask = 16'h5668;
defparam \alu|O_out[23]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N30
cycloneii_lcell_comb \mux101|output1[22]~92 (
// Equation(s):
// \mux101|output1[22]~92_combout  = (\EXMEMPipe|O_outEXMEM [22] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [22]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[22]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[22]~92 .lut_mask = 16'hC000;
defparam \mux101|output1[22]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N6
cycloneii_lcell_comb \mux2|output1[22]~63 (
// Equation(s):
// \mux2|output1[22]~63_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[22]~93_combout ) # (\mux101|output1[22]~92_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[22]~93_combout ),
	.datad(\mux101|output1[22]~92_combout ),
	.cin(gnd),
	.combout(\mux2|output1[22]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[22]~63 .lut_mask = 16'hDDD8;
defparam \mux2|output1[22]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N8
cycloneii_lcell_comb \alu|AdderInputB[22]~10 (
// Equation(s):
// \alu|AdderInputB[22]~10_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[22]~63_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[22]~63_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[22]~10 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N18
cycloneii_lcell_comb \muxShift1|output1[21]~38 (
// Equation(s):
// \muxShift1|output1[21]~38_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[21]~35_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [21]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [21]),
	.datab(\mux7|output1[21]~35_combout ),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\hdnsWB|hazardReg1~2_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[21]~38_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[21]~38 .lut_mask = 16'hC0A0;
defparam \muxShift1|output1[21]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N16
cycloneii_lcell_comb \muxShift1|output1[21]~39 (
// Equation(s):
// \muxShift1|output1[21]~39_combout  = (\muxShift1|output1[21]~38_combout ) # ((!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [21] & !\IDEXPipe|muxShiftSelectIDEX~regout )))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [21]),
	.datac(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datad(\muxShift1|output1[21]~38_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[21]~39_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[21]~39 .lut_mask = 16'hFF04;
defparam \muxShift1|output1[21]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N14
cycloneii_lcell_comb \alu|O_out[21]~160 (
// Equation(s):
// \alu|O_out[21]~160_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & ((\muxShift1|output1[21]~39_combout ))) # (!\IDEXPipe|Func_inIDEX [3] & (\alu|O_out[21]~159_combout ))))

	.dataa(\alu|O_out[21]~159_combout ),
	.datab(\muxShift1|output1[21]~39_combout ),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\alu|O_out[23]~124_combout ),
	.cin(gnd),
	.combout(\alu|O_out[21]~160_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[21]~160 .lut_mask = 16'h00CA;
defparam \alu|O_out[21]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N10
cycloneii_lcell_comb \alu|O_out[21]~161 (
// Equation(s):
// \alu|O_out[21]~161_combout  = (\alu|O_out[21]~160_combout ) # ((\IDEXPipe|upperIDEX~regout  & \alu|Add0~12_combout ))

	.dataa(\IDEXPipe|upperIDEX~regout ),
	.datab(vcc),
	.datac(\alu|O_out[21]~160_combout ),
	.datad(\alu|Add0~12_combout ),
	.cin(gnd),
	.combout(\alu|O_out[21]~161_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[21]~161 .lut_mask = 16'hFAF0;
defparam \alu|O_out[21]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y28_N11
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[21]~161_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [21]));

// Location: LCCOMB_X20_Y24_N22
cycloneii_lcell_comb \mux101|output1[21]~90 (
// Equation(s):
// \mux101|output1[21]~90_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\hdnsMEM|hazardReg2~7_combout  & \EXMEMPipe|O_outEXMEM [21]))

	.dataa(vcc),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [21]),
	.cin(gnd),
	.combout(\mux101|output1[21]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[21]~90 .lut_mask = 16'hC000;
defparam \mux101|output1[21]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N18
cycloneii_lcell_comb \mux2|output1[21]~62 (
// Equation(s):
// \mux2|output1[21]~62_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (((\IDEXPipe|instructionROMOutIDEX [15])))) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[21]~90_combout ) # ((\mux101|output1[21]~91_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\mux101|output1[21]~90_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\mux101|output1[21]~91_combout ),
	.cin(gnd),
	.combout(\mux2|output1[21]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[21]~62 .lut_mask = 16'hF5E4;
defparam \mux2|output1[21]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N10
cycloneii_lcell_comb \alu|AdderInputB[21]~11 (
// Equation(s):
// \alu|AdderInputB[21]~11_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[21]~62_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[21]~62_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[21]~11 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~37 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~37_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a11 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// (\mux7|output1[20]~33_combout ))))

	.dataa(\mux7|output1[20]~33_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~37_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~37 .lut_mask = 16'hE020;
defparam \IDEXPipe|o_RS_DataIDEX~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N9
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[20]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [22]));

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~38 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~38_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~37_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [22]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX~37_combout ),
	.datac(\regfile|Register_rtl_0_bypass [22]),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~38_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~38 .lut_mask = 16'h00EC;
defparam \IDEXPipe|o_RS_DataIDEX~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y21_N15
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [20]));

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \muxShift1|output1[20]~36 (
// Equation(s):
// \muxShift1|output1[20]~36_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[20]~33_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [20])))))

	.dataa(\mux7|output1[20]~33_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [20]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[20]~36_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[20]~36 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[20]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N2
cycloneii_lcell_comb \muxShift1|output1[20]~37 (
// Equation(s):
// \muxShift1|output1[20]~37_combout  = (\muxShift1|output1[20]~36_combout ) # ((\EXMEMPipe|O_outEXMEM [20] & (!\hdnsMEM|hazardReg1~10_combout  & !\IDEXPipe|muxShiftSelectIDEX~regout )))

	.dataa(\EXMEMPipe|O_outEXMEM [20]),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datad(\muxShift1|output1[20]~36_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[20]~37_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[20]~37 .lut_mask = 16'hFF02;
defparam \muxShift1|output1[20]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N2
cycloneii_lcell_comb \mux101|output1[19]~86 (
// Equation(s):
// \mux101|output1[19]~86_combout  = (\EXMEMPipe|O_outEXMEM [19] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [19]),
	.datab(vcc),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[19]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[19]~86 .lut_mask = 16'hA000;
defparam \mux101|output1[19]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N4
cycloneii_lcell_comb \mux2|output1[19]~60 (
// Equation(s):
// \mux2|output1[19]~60_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (((\IDEXPipe|instructionROMOutIDEX [15])))) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[19]~87_combout ) # ((\mux101|output1[19]~86_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\mux101|output1[19]~87_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\mux101|output1[19]~86_combout ),
	.cin(gnd),
	.combout(\mux2|output1[19]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[19]~60 .lut_mask = 16'hF5E4;
defparam \mux2|output1[19]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N14
cycloneii_lcell_comb \alu|AdderInputB[19]~13 (
// Equation(s):
// \alu|AdderInputB[19]~13_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[19]~60_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[19]~60_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[19]~13 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[24]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[24]~feeder_combout  = \mux7|output1[18]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[18]~29_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[24]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N27
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [24]));

// Location: LCCOMB_X21_Y22_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~33 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~33_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a13 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[18]~29_combout 
// )))))

	.dataa(\regfile|Register_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\mux7|output1[18]~29_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~33_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~33 .lut_mask = 16'hA0C0;
defparam \IDEXPipe|o_RS_DataIDEX~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~34 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~34_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~33_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [24]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [24]),
	.datac(\IDEXPipe|o_RS_DataIDEX~33_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~34_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~34 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N11
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [18]));

// Location: LCCOMB_X20_Y23_N16
cycloneii_lcell_comb \muxShift1|output1[18]~32 (
// Equation(s):
// \muxShift1|output1[18]~32_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[18]~29_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [18])))))

	.dataa(\mux7|output1[18]~29_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [18]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[18]~32_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[18]~32 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[18]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N18
cycloneii_lcell_comb \muxShift1|output1[18]~33 (
// Equation(s):
// \muxShift1|output1[18]~33_combout  = (\muxShift1|output1[18]~32_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [18] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [18]),
	.datac(\muxShift1|output1[18]~32_combout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[18]~33_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[18]~33 .lut_mask = 16'hF0F4;
defparam \muxShift1|output1[18]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N18
cycloneii_lcell_comb \mux101|output1[17]~82 (
// Equation(s):
// \mux101|output1[17]~82_combout  = (\EXMEMPipe|O_outEXMEM [17] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [17]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\mux101|output1[17]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[17]~82 .lut_mask = 16'h8080;
defparam \mux101|output1[17]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N4
cycloneii_lcell_comb \mux2|output1[17]~58 (
// Equation(s):
// \mux2|output1[17]~58_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (((\IDEXPipe|instructionROMOutIDEX [15])))) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[17]~82_combout ) # ((\mux101|output1[17]~83_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\mux101|output1[17]~82_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\mux101|output1[17]~83_combout ),
	.cin(gnd),
	.combout(\mux2|output1[17]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[17]~58 .lut_mask = 16'hF5E4;
defparam \mux2|output1[17]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N20
cycloneii_lcell_comb \alu|AdderInputB[17]~15 (
// Equation(s):
// \alu|AdderInputB[17]~15_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[17]~58_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[17]~58_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[17]~15 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N8
cycloneii_lcell_comb \muxShift1|output1[15]~26 (
// Equation(s):
// \muxShift1|output1[15]~26_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[15]~23_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [15]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [15]),
	.datab(\mux7|output1[15]~23_combout ),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[15]~26 .lut_mask = 16'hCA00;
defparam \muxShift1|output1[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N10
cycloneii_lcell_comb \muxShift1|output1[15]~27 (
// Equation(s):
// \muxShift1|output1[15]~27_combout  = (\muxShift1|output1[15]~26_combout ) # ((\EXMEMPipe|O_outEXMEM [15] & (!\hdnsMEM|hazardReg1~10_combout  & !\IDEXPipe|muxShiftSelectIDEX~regout )))

	.dataa(\EXMEMPipe|O_outEXMEM [15]),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\muxShift1|output1[15]~26_combout ),
	.datad(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.cin(gnd),
	.combout(\muxShift1|output1[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[15]~27 .lut_mask = 16'hF0F2;
defparam \muxShift1|output1[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N12
cycloneii_lcell_comb \alu|Add0~28 (
// Equation(s):
// \alu|Add0~28_combout  = ((\alu|AdderInputB[13]~19_combout  $ (\muxShift1|output1[13]~23_combout  $ (!\alu|Add0~27 )))) # (GND)
// \alu|Add0~29  = CARRY((\alu|AdderInputB[13]~19_combout  & ((\muxShift1|output1[13]~23_combout ) # (!\alu|Add0~27 ))) # (!\alu|AdderInputB[13]~19_combout  & (\muxShift1|output1[13]~23_combout  & !\alu|Add0~27 )))

	.dataa(\alu|AdderInputB[13]~19_combout ),
	.datab(\muxShift1|output1[13]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~27 ),
	.combout(\alu|Add0~28_combout ),
	.cout(\alu|Add0~29 ));
// synopsys translate_off
defparam \alu|Add0~28 .lut_mask = 16'h698E;
defparam \alu|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N14
cycloneii_lcell_comb \alu|Add0~30 (
// Equation(s):
// \alu|Add0~30_combout  = (\muxShift1|output1[14]~25_combout  & ((\alu|AdderInputB[14]~18_combout  & (\alu|Add0~29  & VCC)) # (!\alu|AdderInputB[14]~18_combout  & (!\alu|Add0~29 )))) # (!\muxShift1|output1[14]~25_combout  & ((\alu|AdderInputB[14]~18_combout 
//  & (!\alu|Add0~29 )) # (!\alu|AdderInputB[14]~18_combout  & ((\alu|Add0~29 ) # (GND)))))
// \alu|Add0~31  = CARRY((\muxShift1|output1[14]~25_combout  & (!\alu|AdderInputB[14]~18_combout  & !\alu|Add0~29 )) # (!\muxShift1|output1[14]~25_combout  & ((!\alu|Add0~29 ) # (!\alu|AdderInputB[14]~18_combout ))))

	.dataa(\muxShift1|output1[14]~25_combout ),
	.datab(\alu|AdderInputB[14]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~29 ),
	.combout(\alu|Add0~30_combout ),
	.cout(\alu|Add0~31 ));
// synopsys translate_off
defparam \alu|Add0~30 .lut_mask = 16'h9617;
defparam \alu|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N16
cycloneii_lcell_comb \alu|Add0~32 (
// Equation(s):
// \alu|Add0~32_combout  = ((\alu|AdderInputB[15]~17_combout  $ (\muxShift1|output1[15]~27_combout  $ (!\alu|Add0~31 )))) # (GND)
// \alu|Add0~33  = CARRY((\alu|AdderInputB[15]~17_combout  & ((\muxShift1|output1[15]~27_combout ) # (!\alu|Add0~31 ))) # (!\alu|AdderInputB[15]~17_combout  & (\muxShift1|output1[15]~27_combout  & !\alu|Add0~31 )))

	.dataa(\alu|AdderInputB[15]~17_combout ),
	.datab(\muxShift1|output1[15]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~31 ),
	.combout(\alu|Add0~32_combout ),
	.cout(\alu|Add0~33 ));
// synopsys translate_off
defparam \alu|Add0~32 .lut_mask = 16'h698E;
defparam \alu|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N18
cycloneii_lcell_comb \alu|Add0~34 (
// Equation(s):
// \alu|Add0~34_combout  = (\alu|AdderInputB[16]~16_combout  & ((\muxShift1|output1[16]~29_combout  & (\alu|Add0~33  & VCC)) # (!\muxShift1|output1[16]~29_combout  & (!\alu|Add0~33 )))) # (!\alu|AdderInputB[16]~16_combout  & 
// ((\muxShift1|output1[16]~29_combout  & (!\alu|Add0~33 )) # (!\muxShift1|output1[16]~29_combout  & ((\alu|Add0~33 ) # (GND)))))
// \alu|Add0~35  = CARRY((\alu|AdderInputB[16]~16_combout  & (!\muxShift1|output1[16]~29_combout  & !\alu|Add0~33 )) # (!\alu|AdderInputB[16]~16_combout  & ((!\alu|Add0~33 ) # (!\muxShift1|output1[16]~29_combout ))))

	.dataa(\alu|AdderInputB[16]~16_combout ),
	.datab(\muxShift1|output1[16]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~33 ),
	.combout(\alu|Add0~34_combout ),
	.cout(\alu|Add0~35 ));
// synopsys translate_off
defparam \alu|Add0~34 .lut_mask = 16'h9617;
defparam \alu|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N20
cycloneii_lcell_comb \alu|Add0~36 (
// Equation(s):
// \alu|Add0~36_combout  = ((\muxShift1|output1[17]~31_combout  $ (\alu|AdderInputB[17]~15_combout  $ (!\alu|Add0~35 )))) # (GND)
// \alu|Add0~37  = CARRY((\muxShift1|output1[17]~31_combout  & ((\alu|AdderInputB[17]~15_combout ) # (!\alu|Add0~35 ))) # (!\muxShift1|output1[17]~31_combout  & (\alu|AdderInputB[17]~15_combout  & !\alu|Add0~35 )))

	.dataa(\muxShift1|output1[17]~31_combout ),
	.datab(\alu|AdderInputB[17]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~35 ),
	.combout(\alu|Add0~36_combout ),
	.cout(\alu|Add0~37 ));
// synopsys translate_off
defparam \alu|Add0~36 .lut_mask = 16'h698E;
defparam \alu|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N22
cycloneii_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_combout  = (\alu|AdderInputB[18]~14_combout  & ((\muxShift1|output1[18]~33_combout  & (\alu|Add0~37  & VCC)) # (!\muxShift1|output1[18]~33_combout  & (!\alu|Add0~37 )))) # (!\alu|AdderInputB[18]~14_combout  & 
// ((\muxShift1|output1[18]~33_combout  & (!\alu|Add0~37 )) # (!\muxShift1|output1[18]~33_combout  & ((\alu|Add0~37 ) # (GND)))))
// \alu|Add0~39  = CARRY((\alu|AdderInputB[18]~14_combout  & (!\muxShift1|output1[18]~33_combout  & !\alu|Add0~37 )) # (!\alu|AdderInputB[18]~14_combout  & ((!\alu|Add0~37 ) # (!\muxShift1|output1[18]~33_combout ))))

	.dataa(\alu|AdderInputB[18]~14_combout ),
	.datab(\muxShift1|output1[18]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~37 ),
	.combout(\alu|Add0~38_combout ),
	.cout(\alu|Add0~39 ));
// synopsys translate_off
defparam \alu|Add0~38 .lut_mask = 16'h9617;
defparam \alu|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N24
cycloneii_lcell_comb \alu|Add0~40 (
// Equation(s):
// \alu|Add0~40_combout  = ((\muxShift1|output1[19]~35_combout  $ (\alu|AdderInputB[19]~13_combout  $ (!\alu|Add0~39 )))) # (GND)
// \alu|Add0~41  = CARRY((\muxShift1|output1[19]~35_combout  & ((\alu|AdderInputB[19]~13_combout ) # (!\alu|Add0~39 ))) # (!\muxShift1|output1[19]~35_combout  & (\alu|AdderInputB[19]~13_combout  & !\alu|Add0~39 )))

	.dataa(\muxShift1|output1[19]~35_combout ),
	.datab(\alu|AdderInputB[19]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~39 ),
	.combout(\alu|Add0~40_combout ),
	.cout(\alu|Add0~41 ));
// synopsys translate_off
defparam \alu|Add0~40 .lut_mask = 16'h698E;
defparam \alu|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N26
cycloneii_lcell_comb \alu|Add0~42 (
// Equation(s):
// \alu|Add0~42_combout  = (\alu|AdderInputB[20]~12_combout  & ((\muxShift1|output1[20]~37_combout  & (\alu|Add0~41  & VCC)) # (!\muxShift1|output1[20]~37_combout  & (!\alu|Add0~41 )))) # (!\alu|AdderInputB[20]~12_combout  & 
// ((\muxShift1|output1[20]~37_combout  & (!\alu|Add0~41 )) # (!\muxShift1|output1[20]~37_combout  & ((\alu|Add0~41 ) # (GND)))))
// \alu|Add0~43  = CARRY((\alu|AdderInputB[20]~12_combout  & (!\muxShift1|output1[20]~37_combout  & !\alu|Add0~41 )) # (!\alu|AdderInputB[20]~12_combout  & ((!\alu|Add0~41 ) # (!\muxShift1|output1[20]~37_combout ))))

	.dataa(\alu|AdderInputB[20]~12_combout ),
	.datab(\muxShift1|output1[20]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~41 ),
	.combout(\alu|Add0~42_combout ),
	.cout(\alu|Add0~43 ));
// synopsys translate_off
defparam \alu|Add0~42 .lut_mask = 16'h9617;
defparam \alu|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N0
cycloneii_lcell_comb \alu|Add0~48 (
// Equation(s):
// \alu|Add0~48_combout  = ((\alu|AdderInputB[23]~9_combout  $ (\muxShift1|output1[23]~43_combout  $ (!\alu|Add0~47 )))) # (GND)
// \alu|Add0~49  = CARRY((\alu|AdderInputB[23]~9_combout  & ((\muxShift1|output1[23]~43_combout ) # (!\alu|Add0~47 ))) # (!\alu|AdderInputB[23]~9_combout  & (\muxShift1|output1[23]~43_combout  & !\alu|Add0~47 )))

	.dataa(\alu|AdderInputB[23]~9_combout ),
	.datab(\muxShift1|output1[23]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~47 ),
	.combout(\alu|Add0~48_combout ),
	.cout(\alu|Add0~49 ));
// synopsys translate_off
defparam \alu|Add0~48 .lut_mask = 16'h698E;
defparam \alu|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N6
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[16]~5 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[16]~5_combout  = (!\IDEXPipe|Func_inIDEX [1] & \alu|O_out[2]~21_combout )

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[16]~5 .lut_mask = 16'h5500;
defparam \EXMEMPipe|O_outEXMEM[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N22
cycloneii_lcell_comb \alu|ShiftLeft0~55 (
// Equation(s):
// \alu|ShiftLeft0~55_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~53_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~54_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~53_combout ),
	.datad(\alu|ShiftLeft0~54_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~55 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N18
cycloneii_lcell_comb \alu|ShiftLeft0~123 (
// Equation(s):
// \alu|ShiftLeft0~123_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~55_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~48_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\alu|ShiftLeft0~48_combout ),
	.datac(\alu|ShiftLeft0~55_combout ),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~123 .lut_mask = 16'h00E4;
defparam \alu|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N14
cycloneii_lcell_comb \alu|ShiftLeft0~143 (
// Equation(s):
// \alu|ShiftLeft0~143_combout  = (\alu|ShiftLeft0~123_combout ) # ((\IDEXPipe|instructionROMOutIDEX [15] & \IDEXPipe|mux2SelectIDEX~regout ))

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~143 .lut_mask = 16'hFFC0;
defparam \alu|ShiftLeft0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N0
cycloneii_lcell_comb \alu|O_out[23]~170 (
// Equation(s):
// \alu|O_out[23]~170_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\mux2|output1[23]~64_combout ) # ((\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & (((\alu|ShiftLeft0~92_combout  & 
// !\EXMEMPipe|O_outEXMEM[16]~5_combout ))))

	.dataa(\mux2|output1[23]~64_combout ),
	.datab(\alu|ShiftLeft0~92_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~170_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~170 .lut_mask = 16'hF0AC;
defparam \alu|O_out[23]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N26
cycloneii_lcell_comb \alu|O_out[23]~171 (
// Equation(s):
// \alu|O_out[23]~171_combout  = (\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\alu|O_out[23]~170_combout  & (\alu|ShiftLeft0~44_combout )) # (!\alu|O_out[23]~170_combout  & ((\alu|ShiftLeft0~143_combout ))))) # (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & 
// (((\alu|O_out[23]~170_combout ))))

	.dataa(\alu|ShiftLeft0~44_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.datac(\alu|ShiftLeft0~143_combout ),
	.datad(\alu|O_out[23]~170_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~171_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~171 .lut_mask = 16'hBBC0;
defparam \alu|O_out[23]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N30
cycloneii_lcell_comb \alu|O_out[23]~172 (
// Equation(s):
// \alu|O_out[23]~172_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\EXMEMPipe|O_outEXMEM[16]~3_combout ) # ((\alu|O_out[23]~171_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & (\alu|Add0~48_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datac(\alu|Add0~48_combout ),
	.datad(\alu|O_out[23]~171_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~172 .lut_mask = 16'hBA98;
defparam \alu|O_out[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N12
cycloneii_lcell_comb \alu|O_out[23]~173 (
// Equation(s):
// \alu|O_out[23]~173_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[23]~172_combout  & (\alu|ShiftRight0~126_combout )) # (!\alu|O_out[23]~172_combout  & ((\alu|O_out[23]~169_combout ))))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[23]~172_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\alu|ShiftRight0~126_combout ),
	.datac(\alu|O_out[23]~169_combout ),
	.datad(\alu|O_out[23]~172_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~173 .lut_mask = 16'hDDA0;
defparam \alu|O_out[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N2
cycloneii_lcell_comb \alu|O_out[23]~174 (
// Equation(s):
// \alu|O_out[23]~174_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[23]~43_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[23]~173_combout )))))

	.dataa(\muxShift1|output1[23]~43_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[23]~124_combout ),
	.datad(\alu|O_out[23]~173_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~174 .lut_mask = 16'h0B08;
defparam \alu|O_out[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N16
cycloneii_lcell_comb \alu|O_out[23]~175 (
// Equation(s):
// \alu|O_out[23]~175_combout  = (\alu|O_out[23]~174_combout ) # ((\IDEXPipe|upperIDEX~regout  & \alu|Add0~16_combout ))

	.dataa(\IDEXPipe|upperIDEX~regout ),
	.datab(vcc),
	.datac(\alu|Add0~16_combout ),
	.datad(\alu|O_out[23]~174_combout ),
	.cin(gnd),
	.combout(\alu|O_out[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[23]~175 .lut_mask = 16'hFFA0;
defparam \alu|O_out[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y28_N17
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[23]~175_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [23]));

// Location: LCCOMB_X19_Y23_N4
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~43 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~43_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a8 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[23]~39_combout 
// ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\mux7|output1[23]~39_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~43_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~43 .lut_mask = 16'hE040;
defparam \IDEXPipe|o_RS_DataIDEX~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~44 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~44_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~43_combout ) # ((\regfile|Register_rtl_0_bypass [19] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [19]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~43_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~44_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~44 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N17
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [23]));

// Location: LCCOMB_X20_Y23_N28
cycloneii_lcell_comb \muxShift1|output1[23]~42 (
// Equation(s):
// \muxShift1|output1[23]~42_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[23]~39_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [23])))))

	.dataa(\mux7|output1[23]~39_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [23]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[23]~42 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[23]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N14
cycloneii_lcell_comb \muxShift1|output1[23]~43 (
// Equation(s):
// \muxShift1|output1[23]~43_combout  = (\muxShift1|output1[23]~42_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (!\hdnsMEM|hazardReg1~10_combout  & \EXMEMPipe|O_outEXMEM [23])))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [23]),
	.datad(\muxShift1|output1[23]~42_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[23]~43_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[23]~43 .lut_mask = 16'hFF10;
defparam \muxShift1|output1[23]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N2
cycloneii_lcell_comb \alu|Add0~50 (
// Equation(s):
// \alu|Add0~50_combout  = (\alu|AdderInputB[24]~8_combout  & ((\muxShift1|output1[24]~45_combout  & (\alu|Add0~49  & VCC)) # (!\muxShift1|output1[24]~45_combout  & (!\alu|Add0~49 )))) # (!\alu|AdderInputB[24]~8_combout  & ((\muxShift1|output1[24]~45_combout 
//  & (!\alu|Add0~49 )) # (!\muxShift1|output1[24]~45_combout  & ((\alu|Add0~49 ) # (GND)))))
// \alu|Add0~51  = CARRY((\alu|AdderInputB[24]~8_combout  & (!\muxShift1|output1[24]~45_combout  & !\alu|Add0~49 )) # (!\alu|AdderInputB[24]~8_combout  & ((!\alu|Add0~49 ) # (!\muxShift1|output1[24]~45_combout ))))

	.dataa(\alu|AdderInputB[24]~8_combout ),
	.datab(\muxShift1|output1[24]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~49 ),
	.combout(\alu|Add0~50_combout ),
	.cout(\alu|Add0~51 ));
// synopsys translate_off
defparam \alu|Add0~50 .lut_mask = 16'h9617;
defparam \alu|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N30
cycloneii_lcell_comb \alu|ShiftLeft0~134 (
// Equation(s):
// \alu|ShiftLeft0~134_combout  = (\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftLeft0~103_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~134 .lut_mask = 16'h8C80;
defparam \alu|ShiftLeft0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N2
cycloneii_lcell_comb \alu|ShiftLeft0~104 (
// Equation(s):
// \alu|ShiftLeft0~104_combout  = (\alu|ShiftLeft0~134_combout ) # ((!\muxShift1|output1[2]~62_combout  & \alu|ShiftLeft0~86_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~134_combout ),
	.datad(\alu|ShiftLeft0~86_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~104 .lut_mask = 16'hF3F0;
defparam \alu|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cycloneii_lcell_comb \alu|ShiftLeft0~65 (
// Equation(s):
// \alu|ShiftLeft0~65_combout  = (\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & ((\mux2|output1[1]~42_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[2]~43_combout ))))

	.dataa(\mux2|output1[2]~43_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\mux2|output1[1]~42_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~65 .lut_mask = 16'hE020;
defparam \alu|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N28
cycloneii_lcell_comb \alu|ShiftLeft0~66 (
// Equation(s):
// \alu|ShiftLeft0~66_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[3]~44_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[4]~45_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux2|output1[3]~44_combout ),
	.datad(\mux2|output1[4]~45_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~66 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cycloneii_lcell_comb \alu|ShiftLeft0~67 (
// Equation(s):
// \alu|ShiftLeft0~67_combout  = (\alu|ShiftLeft0~65_combout ) # ((!\muxShift1|output1[1]~71_combout  & \alu|ShiftLeft0~66_combout ))

	.dataa(vcc),
	.datab(\alu|ShiftLeft0~65_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~67 .lut_mask = 16'hCFCC;
defparam \alu|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N28
cycloneii_lcell_comb \alu|ShiftLeft0~68 (
// Equation(s):
// \alu|ShiftLeft0~68_combout  = (\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~64_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~67_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~64_combout ),
	.datad(\alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~68 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N14
cycloneii_lcell_comb \alu|ShiftLeft0~69 (
// Equation(s):
// \alu|ShiftLeft0~69_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~61_combout  & (\muxShift1|output1[2]~62_combout ))) # (!\muxShift1|output1[3]~65_combout  & (((\alu|ShiftLeft0~68_combout ))))

	.dataa(\alu|ShiftLeft0~61_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~69 .lut_mask = 16'h8F80;
defparam \alu|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N12
cycloneii_lcell_comb \alu|O_out[4]~74 (
// Equation(s):
// \alu|O_out[4]~74_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\muxShift1|output1[4]~78_combout ) # (\muxShift1|output1[3]~77_combout )))

	.dataa(\muxShift1|output1[4]~78_combout ),
	.datab(\muxShift1|output1[3]~77_combout ),
	.datac(vcc),
	.datad(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~74 .lut_mask = 16'h00EE;
defparam \alu|O_out[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N18
cycloneii_lcell_comb \alu|O_out[24]~178 (
// Equation(s):
// \alu|O_out[24]~178_combout  = (\alu|O_out[24]~177_combout  & (((\alu|ShiftLeft0~69_combout ) # (!\alu|O_out[4]~74_combout )))) # (!\alu|O_out[24]~177_combout  & (\alu|ShiftLeft0~104_combout  & ((\alu|O_out[4]~74_combout ))))

	.dataa(\alu|O_out[24]~177_combout ),
	.datab(\alu|ShiftLeft0~104_combout ),
	.datac(\alu|ShiftLeft0~69_combout ),
	.datad(\alu|O_out[4]~74_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~178_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~178 .lut_mask = 16'hE4AA;
defparam \alu|O_out[24]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N24
cycloneii_lcell_comb \alu|O_out[24]~179 (
// Equation(s):
// \alu|O_out[24]~179_combout  = (\alu|O_out[4]~72_combout  & (\alu|O_out[4]~73_combout )) # (!\alu|O_out[4]~72_combout  & ((\alu|O_out[4]~73_combout  & (\alu|Add0~50_combout )) # (!\alu|O_out[4]~73_combout  & ((\alu|O_out[24]~178_combout )))))

	.dataa(\alu|O_out[4]~72_combout ),
	.datab(\alu|O_out[4]~73_combout ),
	.datac(\alu|Add0~50_combout ),
	.datad(\alu|O_out[24]~178_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~179_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~179 .lut_mask = 16'hD9C8;
defparam \alu|O_out[24]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N0
cycloneii_lcell_comb \alu|O_out[24]~180 (
// Equation(s):
// \alu|O_out[24]~180_combout  = (\alu|O_out[4]~72_combout  & ((\alu|O_out[24]~179_combout  & ((\alu|ShiftRight0~145_combout ))) # (!\alu|O_out[24]~179_combout  & (\mux2|output1[24]~65_combout )))) # (!\alu|O_out[4]~72_combout  & 
// (((\alu|O_out[24]~179_combout ))))

	.dataa(\mux2|output1[24]~65_combout ),
	.datab(\alu|ShiftRight0~145_combout ),
	.datac(\alu|O_out[4]~72_combout ),
	.datad(\alu|O_out[24]~179_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~180_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~180 .lut_mask = 16'hCFA0;
defparam \alu|O_out[24]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N10
cycloneii_lcell_comb \alu|O_out[24]~181 (
// Equation(s):
// \alu|O_out[24]~181_combout  = (\EXMEMPipe|O_outEXMEM[27]~6_combout  & (\EXMEMPipe|O_outEXMEM[27]~7_combout )) # (!\EXMEMPipe|O_outEXMEM[27]~6_combout  & ((\EXMEMPipe|O_outEXMEM[27]~7_combout  & (\alu|O_out[24]~176_combout )) # 
// (!\EXMEMPipe|O_outEXMEM[27]~7_combout  & ((\alu|O_out[24]~180_combout )))))

	.dataa(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.datac(\alu|O_out[24]~176_combout ),
	.datad(\alu|O_out[24]~180_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~181_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~181 .lut_mask = 16'hD9C8;
defparam \alu|O_out[24]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N12
cycloneii_lcell_comb \alu|O_out[24]~182 (
// Equation(s):
// \alu|O_out[24]~182_combout  = (\EXMEMPipe|O_outEXMEM[27]~6_combout  & ((\alu|O_out[24]~181_combout  & (\alu|Add0~18_combout )) # (!\alu|O_out[24]~181_combout  & ((\muxShift1|output1[24]~45_combout ))))) # (!\EXMEMPipe|O_outEXMEM[27]~6_combout  & 
// (((\alu|O_out[24]~181_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datab(\alu|Add0~18_combout ),
	.datac(\muxShift1|output1[24]~45_combout ),
	.datad(\alu|O_out[24]~181_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~182_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~182 .lut_mask = 16'hDDA0;
defparam \alu|O_out[24]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N24
cycloneii_lcell_comb \alu|O_out[24]~183 (
// Equation(s):
// \alu|O_out[24]~183_combout  = (!\EXMEMPipe|O_outEXMEM[27]~10_combout  & \alu|O_out[24]~182_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM[27]~10_combout ),
	.datad(\alu|O_out[24]~182_combout ),
	.cin(gnd),
	.combout(\alu|O_out[24]~183_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[24]~183 .lut_mask = 16'h0F00;
defparam \alu|O_out[24]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y27_N25
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[24]~183_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [24]));

// Location: LCCOMB_X20_Y23_N0
cycloneii_lcell_comb \muxShift1|output1[24]~44 (
// Equation(s):
// \muxShift1|output1[24]~44_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[24]~41_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [24]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [24]),
	.datab(\hdnsWB|hazardReg1~2_combout ),
	.datac(\mux7|output1[24]~41_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[24]~44_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[24]~44 .lut_mask = 16'hE200;
defparam \muxShift1|output1[24]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N26
cycloneii_lcell_comb \muxShift1|output1[24]~45 (
// Equation(s):
// \muxShift1|output1[24]~45_combout  = (\muxShift1|output1[24]~44_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (!\hdnsMEM|hazardReg1~10_combout  & \EXMEMPipe|O_outEXMEM [24])))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [24]),
	.datad(\muxShift1|output1[24]~44_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[24]~45_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[24]~45 .lut_mask = 16'hFF10;
defparam \muxShift1|output1[24]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N6
cycloneii_lcell_comb \alu|Add0~54 (
// Equation(s):
// \alu|Add0~54_combout  = (\muxShift1|output1[26]~49_combout  & ((\alu|AdderInputB[26]~6_combout  & (\alu|Add0~53  & VCC)) # (!\alu|AdderInputB[26]~6_combout  & (!\alu|Add0~53 )))) # (!\muxShift1|output1[26]~49_combout  & ((\alu|AdderInputB[26]~6_combout  & 
// (!\alu|Add0~53 )) # (!\alu|AdderInputB[26]~6_combout  & ((\alu|Add0~53 ) # (GND)))))
// \alu|Add0~55  = CARRY((\muxShift1|output1[26]~49_combout  & (!\alu|AdderInputB[26]~6_combout  & !\alu|Add0~53 )) # (!\muxShift1|output1[26]~49_combout  & ((!\alu|Add0~53 ) # (!\alu|AdderInputB[26]~6_combout ))))

	.dataa(\muxShift1|output1[26]~49_combout ),
	.datab(\alu|AdderInputB[26]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~53 ),
	.combout(\alu|Add0~54_combout ),
	.cout(\alu|Add0~55 ));
// synopsys translate_off
defparam \alu|Add0~54 .lut_mask = 16'h9617;
defparam \alu|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N6
cycloneii_lcell_comb \alu|O_out[4]~75 (
// Equation(s):
// \alu|O_out[4]~75_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\muxShift1|output1[4]~78_combout ) # ((!\muxShift1|output1[3]~77_combout  & \muxShift1|output1[2]~76_combout ))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\muxShift1|output1[3]~77_combout ),
	.datac(\muxShift1|output1[4]~78_combout ),
	.datad(\muxShift1|output1[2]~76_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~75 .lut_mask = 16'h5150;
defparam \alu|O_out[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N6
cycloneii_lcell_comb \alu|ShiftLeft0~127 (
// Equation(s):
// \alu|ShiftLeft0~127_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[25]~125_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[26]~126_combout ))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux101|output1[26]~126_combout ),
	.datac(\mux101|output1[25]~125_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~127 .lut_mask = 16'hE4E4;
defparam \alu|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N26
cycloneii_lcell_comb \alu|ShiftLeft0~128 (
// Equation(s):
// \alu|ShiftLeft0~128_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~124_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~127_combout )))

	.dataa(\alu|ShiftLeft0~124_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(vcc),
	.datad(\alu|ShiftLeft0~127_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~128 .lut_mask = 16'hBB88;
defparam \alu|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
cycloneii_lcell_comb \alu|O_out[26]~193 (
// Equation(s):
// \alu|O_out[26]~193_combout  = (\alu|O_out[4]~75_combout  & ((\alu|ShiftLeft0~121_combout ) # ((\alu|O_out[4]~74_combout )))) # (!\alu|O_out[4]~75_combout  & (((\alu|ShiftLeft0~128_combout  & !\alu|O_out[4]~74_combout ))))

	.dataa(\alu|ShiftLeft0~121_combout ),
	.datab(\alu|O_out[4]~75_combout ),
	.datac(\alu|ShiftLeft0~128_combout ),
	.datad(\alu|O_out[4]~74_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~193_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~193 .lut_mask = 16'hCCB8;
defparam \alu|O_out[26]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
cycloneii_lcell_comb \alu|O_out[26]~283 (
// Equation(s):
// \alu|O_out[26]~283_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|O_out[4]~74_combout  & (\alu|O_out[26]~193_combout )) # (!\alu|O_out[4]~74_combout  & ((\IDEXPipe|instructionROMOutIDEX [15]))))) # (!\IDEXPipe|mux2SelectIDEX~regout  & 
// (\alu|O_out[26]~193_combout ))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\alu|O_out[26]~193_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|O_out[4]~74_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~283_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~283 .lut_mask = 16'hCCE4;
defparam \alu|O_out[26]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cycloneii_lcell_comb \alu|ShiftLeft0~81 (
// Equation(s):
// \alu|ShiftLeft0~81_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~66_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~62_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~62_combout ),
	.datad(\alu|ShiftLeft0~66_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~81 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cycloneii_lcell_comb \alu|ShiftLeft0~80 (
// Equation(s):
// \alu|ShiftLeft0~80_combout  = (\muxShift1|output1[1]~71_combout  & (((\alu|ShiftLeft0~63_combout )))) # (!\muxShift1|output1[1]~71_combout  & (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftLeft0~79_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\alu|ShiftLeft0~63_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\alu|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~80 .lut_mask = 16'hC5C0;
defparam \alu|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cycloneii_lcell_comb \alu|ShiftLeft0~82 (
// Equation(s):
// \alu|ShiftLeft0~82_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~80_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~81_combout ))

	.dataa(vcc),
	.datab(\alu|ShiftLeft0~81_combout ),
	.datac(\alu|ShiftLeft0~80_combout ),
	.datad(\muxShift1|output1[2]~62_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~82 .lut_mask = 16'hF0CC;
defparam \alu|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N10
cycloneii_lcell_comb \alu|ShiftLeft0~83 (
// Equation(s):
// \alu|ShiftLeft0~83_combout  = (\muxShift1|output1[3]~65_combout  & (\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~78_combout ))) # (!\muxShift1|output1[3]~65_combout  & (((\alu|ShiftLeft0~82_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(\alu|ShiftLeft0~78_combout ),
	.datad(\alu|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~83 .lut_mask = 16'hB380;
defparam \alu|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cycloneii_lcell_comb \alu|O_out[26]~194 (
// Equation(s):
// \alu|O_out[26]~194_combout  = (\alu|O_out[4]~74_combout  & ((\alu|O_out[26]~283_combout  & ((\alu|ShiftLeft0~83_combout ))) # (!\alu|O_out[26]~283_combout  & (\alu|ShiftLeft0~111_combout )))) # (!\alu|O_out[4]~74_combout  & (((\alu|O_out[26]~283_combout 
// ))))

	.dataa(\alu|ShiftLeft0~111_combout ),
	.datab(\alu|O_out[4]~74_combout ),
	.datac(\alu|O_out[26]~283_combout ),
	.datad(\alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~194_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~194 .lut_mask = 16'hF838;
defparam \alu|O_out[26]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N28
cycloneii_lcell_comb \alu|O_out[26]~195 (
// Equation(s):
// \alu|O_out[26]~195_combout  = (\alu|O_out[4]~72_combout  & (\alu|O_out[4]~73_combout )) # (!\alu|O_out[4]~72_combout  & ((\alu|O_out[4]~73_combout  & (\alu|Add0~54_combout )) # (!\alu|O_out[4]~73_combout  & ((\alu|O_out[26]~194_combout )))))

	.dataa(\alu|O_out[4]~72_combout ),
	.datab(\alu|O_out[4]~73_combout ),
	.datac(\alu|Add0~54_combout ),
	.datad(\alu|O_out[26]~194_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~195_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~195 .lut_mask = 16'hD9C8;
defparam \alu|O_out[26]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N18
cycloneii_lcell_comb \alu|O_out[26]~196 (
// Equation(s):
// \alu|O_out[26]~196_combout  = (\alu|O_out[4]~72_combout  & ((\alu|O_out[26]~195_combout  & (\alu|ShiftRight0~107_combout )) # (!\alu|O_out[26]~195_combout  & ((\mux2|output1[26]~67_combout ))))) # (!\alu|O_out[4]~72_combout  & 
// (((\alu|O_out[26]~195_combout ))))

	.dataa(\alu|O_out[4]~72_combout ),
	.datab(\alu|ShiftRight0~107_combout ),
	.datac(\mux2|output1[26]~67_combout ),
	.datad(\alu|O_out[26]~195_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~196_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~196 .lut_mask = 16'hDDA0;
defparam \alu|O_out[26]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N24
cycloneii_lcell_comb \alu|O_out[26]~197 (
// Equation(s):
// \alu|O_out[26]~197_combout  = (\EXMEMPipe|O_outEXMEM[27]~6_combout  & (((\EXMEMPipe|O_outEXMEM[27]~7_combout )))) # (!\EXMEMPipe|O_outEXMEM[27]~6_combout  & ((\EXMEMPipe|O_outEXMEM[27]~7_combout  & (\alu|O_out[26]~192_combout )) # 
// (!\EXMEMPipe|O_outEXMEM[27]~7_combout  & ((\alu|O_out[26]~196_combout )))))

	.dataa(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datab(\alu|O_out[26]~192_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.datad(\alu|O_out[26]~196_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~197_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~197 .lut_mask = 16'hE5E0;
defparam \alu|O_out[26]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N30
cycloneii_lcell_comb \alu|O_out[26]~198 (
// Equation(s):
// \alu|O_out[26]~198_combout  = (\EXMEMPipe|O_outEXMEM[27]~6_combout  & ((\alu|O_out[26]~197_combout  & ((\alu|Add0~22_combout ))) # (!\alu|O_out[26]~197_combout  & (\muxShift1|output1[26]~49_combout )))) # (!\EXMEMPipe|O_outEXMEM[27]~6_combout  & 
// (((\alu|O_out[26]~197_combout ))))

	.dataa(\muxShift1|output1[26]~49_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datac(\alu|O_out[26]~197_combout ),
	.datad(\alu|Add0~22_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~198_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~198 .lut_mask = 16'hF838;
defparam \alu|O_out[26]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N22
cycloneii_lcell_comb \alu|O_out[26]~199 (
// Equation(s):
// \alu|O_out[26]~199_combout  = (!\EXMEMPipe|O_outEXMEM[27]~10_combout  & \alu|O_out[26]~198_combout )

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM[27]~10_combout ),
	.datac(vcc),
	.datad(\alu|O_out[26]~198_combout ),
	.cin(gnd),
	.combout(\alu|O_out[26]~199_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[26]~199 .lut_mask = 16'h3300;
defparam \alu|O_out[26]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y27_N23
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[26]~199_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [26]));

// Location: LCCOMB_X22_Y24_N16
cycloneii_lcell_comb \mux101|output1[26]~100 (
// Equation(s):
// \mux101|output1[26]~100_combout  = (\EXMEMPipe|O_outEXMEM [26] & (\hdnsMEM|hazardReg2~7_combout  & \hdnsMEM|hazardReg1~9_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [26]),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\mux101|output1[26]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[26]~100 .lut_mask = 16'hC000;
defparam \mux101|output1[26]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \mux2|output1[26]~67 (
// Equation(s):
// \mux2|output1[26]~67_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (((\IDEXPipe|instructionROMOutIDEX [15])))) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[26]~101_combout ) # ((\mux101|output1[26]~100_combout ))))

	.dataa(\mux101|output1[26]~101_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[26]~100_combout ),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\mux2|output1[26]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[26]~67 .lut_mask = 16'hCCFA;
defparam \mux2|output1[26]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N0
cycloneii_lcell_comb \alu|AdderInputB[26]~6 (
// Equation(s):
// \alu|AdderInputB[26]~6_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[26]~67_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[26]~67_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[26]~6 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N8
cycloneii_lcell_comb \alu|Add0~56 (
// Equation(s):
// \alu|Add0~56_combout  = ((\muxShift1|output1[27]~51_combout  $ (\alu|AdderInputB[27]~5_combout  $ (!\alu|Add0~55 )))) # (GND)
// \alu|Add0~57  = CARRY((\muxShift1|output1[27]~51_combout  & ((\alu|AdderInputB[27]~5_combout ) # (!\alu|Add0~55 ))) # (!\muxShift1|output1[27]~51_combout  & (\alu|AdderInputB[27]~5_combout  & !\alu|Add0~55 )))

	.dataa(\muxShift1|output1[27]~51_combout ),
	.datab(\alu|AdderInputB[27]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~55 ),
	.combout(\alu|Add0~56_combout ),
	.cout(\alu|Add0~57 ));
// synopsys translate_off
defparam \alu|Add0~56 .lut_mask = 16'h698E;
defparam \alu|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N2
cycloneii_lcell_comb \alu|O_out[28]~221 (
// Equation(s):
// \alu|O_out[28]~221_combout  = (\alu|O_out[2]~210_combout  & (((\alu|O_out[28]~220_combout )))) # (!\alu|O_out[2]~210_combout  & ((\alu|O_out[28]~220_combout  & ((\alu|Add0~58_combout ))) # (!\alu|O_out[28]~220_combout  & (\alu|O_out[28]~209_combout ))))

	.dataa(\alu|O_out[2]~210_combout ),
	.datab(\alu|O_out[28]~209_combout ),
	.datac(\alu|O_out[28]~220_combout ),
	.datad(\alu|Add0~58_combout ),
	.cin(gnd),
	.combout(\alu|O_out[28]~221_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[28]~221 .lut_mask = 16'hF4A4;
defparam \alu|O_out[28]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N4
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[28]~feeder (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[28]~feeder_combout  = \alu|O_out[28]~221_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|O_out[28]~221_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[28]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|O_outEXMEM[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y28_N5
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|O_outEXMEM[28]~feeder_combout ),
	.sdata(\alu|Add0~26_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IDEXPipe|upperIDEX~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [28]));

// Location: LCCOMB_X21_Y24_N20
cycloneii_lcell_comb \mux101|output1[28]~133 (
// Equation(s):
// \mux101|output1[28]~133_combout  = (\mux101|output1[28]~105_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [28] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [28]),
	.datac(\mux101|output1[28]~105_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[28]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[28]~133 .lut_mask = 16'hF8F0;
defparam \mux101|output1[28]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N4
cycloneii_lcell_comb \alu|ShiftLeft0~57 (
// Equation(s):
// \alu|ShiftLeft0~57_combout  = (\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & ((\mux101|output1[28]~133_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[29]~134_combout ))))

	.dataa(\mux101|output1[29]~134_combout ),
	.datab(\mux101|output1[28]~133_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\muxShift1|output1[0]~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~57 .lut_mask = 16'hC0A0;
defparam \alu|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N20
cycloneii_lcell_comb \alu|ShiftLeft0~56 (
// Equation(s):
// \alu|ShiftLeft0~56_combout  = (!\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & ((\mux101|output1[30]~112_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[31]~132_combout ))))

	.dataa(\mux101|output1[31]~132_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[30]~112_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~56 .lut_mask = 16'h3202;
defparam \alu|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N6
cycloneii_lcell_comb \alu|ShiftLeft0~58 (
// Equation(s):
// \alu|ShiftLeft0~58_combout  = (\muxShift1|output1[3]~65_combout  & (((\alu|ShiftLeft0~55_combout )))) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~57_combout ) # ((\alu|ShiftLeft0~56_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|ShiftLeft0~57_combout ),
	.datac(\alu|ShiftLeft0~55_combout ),
	.datad(\alu|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~58 .lut_mask = 16'hF5E4;
defparam \alu|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N28
cycloneii_lcell_comb \alu|ShiftLeft0~59 (
// Equation(s):
// \alu|ShiftLeft0~59_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftLeft0~52_combout ) # ((\muxShift1|output1[2]~62_combout  & \alu|ShiftLeft0~58_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftLeft0~52_combout ),
	.datad(\alu|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~59 .lut_mask = 16'h3230;
defparam \alu|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N30
cycloneii_lcell_comb \alu|ShiftLeft0~37 (
// Equation(s):
// \alu|ShiftLeft0~37_combout  = (\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~33_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~36_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~33_combout ),
	.datad(\alu|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~37 .lut_mask = 16'hF3C0;
defparam \alu|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N28
cycloneii_lcell_comb \alu|ShiftLeft0~43 (
// Equation(s):
// \alu|ShiftLeft0~43_combout  = (\muxShift1|output1[1]~71_combout  & (!\IDEXPipe|mux2SelectIDEX~regout  & (\alu|ShiftLeft0~42_combout ))) # (!\muxShift1|output1[1]~71_combout  & (((\alu|ShiftLeft0~41_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~42_combout ),
	.datad(\alu|ShiftLeft0~41_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~43 .lut_mask = 16'h7340;
defparam \alu|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N18
cycloneii_lcell_comb \alu|ShiftLeft0~39 (
// Equation(s):
// \alu|ShiftLeft0~39_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[0]~68_combout  & ((\mux101|output1[14]~118_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[15]~119_combout ))))

	.dataa(\mux101|output1[15]~119_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[14]~118_combout ),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~39 .lut_mask = 16'h00E2;
defparam \alu|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N6
cycloneii_lcell_comb \alu|ShiftLeft0~40 (
// Equation(s):
// \alu|ShiftLeft0~40_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~38_combout )) # (!\muxShift1|output1[1]~71_combout  & (((\mux2|output1[13]~52_combout ) # (\alu|ShiftLeft0~39_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\alu|ShiftLeft0~38_combout ),
	.datac(\mux2|output1[13]~52_combout ),
	.datad(\alu|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~40 .lut_mask = 16'hDDD8;
defparam \alu|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N12
cycloneii_lcell_comb \alu|ShiftLeft0~44 (
// Equation(s):
// \alu|ShiftLeft0~44_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~40_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~43_combout ))

	.dataa(vcc),
	.datab(\alu|ShiftLeft0~43_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~44 .lut_mask = 16'hFC0C;
defparam \alu|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N10
cycloneii_lcell_comb \alu|ShiftLeft0~45 (
// Equation(s):
// \alu|ShiftLeft0~45_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~37_combout )) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~44_combout )))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~37_combout ),
	.datad(\alu|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~45 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N30
cycloneii_lcell_comb \alu|O_out~20 (
// Equation(s):
// \alu|O_out~20_combout  = (\muxShift1|output1[4]~59_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|ShiftLeft0~59_combout )))) # (!\muxShift1|output1[4]~59_combout  & (((\alu|ShiftLeft0~45_combout ))))

	.dataa(\mux2|output1[13]~52_combout ),
	.datab(\alu|ShiftLeft0~59_combout ),
	.datac(\muxShift1|output1[4]~59_combout ),
	.datad(\alu|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\alu|O_out~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~20 .lut_mask = 16'hEFE0;
defparam \alu|O_out~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N2
cycloneii_lcell_comb \alu|O_out~277 (
// Equation(s):
// \alu|O_out~277_combout  = (!\IDEXPipe|Func_inIDEX [1] & (!\IDEXPipe|Func_inIDEX [0] & (!\alu|ShiftLeft0~60_combout  & \alu|O_out~20_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|ShiftLeft0~60_combout ),
	.datad(\alu|O_out~20_combout ),
	.cin(gnd),
	.combout(\alu|O_out~277_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~277 .lut_mask = 16'h0100;
defparam \alu|O_out~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N22
cycloneii_lcell_comb \alu|O_out~22 (
// Equation(s):
// \alu|O_out~22_combout  = (\IDEXPipe|Func_inIDEX [0] & (((!\muxShift1|output1[0]~68_combout  & \alu|O_out~278_combout )))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1]))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\alu|O_out~278_combout ),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~22 .lut_mask = 16'h30AA;
defparam \alu|O_out~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N30
cycloneii_lcell_comb \alu|O_out~23 (
// Equation(s):
// \alu|O_out~23_combout  = (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out~277_combout ) # ((\mux2|output1[31]~71_combout  & \alu|O_out~22_combout ))))

	.dataa(\mux2|output1[31]~71_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out~277_combout ),
	.datad(\alu|O_out~22_combout ),
	.cin(gnd),
	.combout(\alu|O_out~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~23 .lut_mask = 16'h3230;
defparam \alu|O_out~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N28
cycloneii_lcell_comb \alu|AdderInputB[31]~2 (
// Equation(s):
// \alu|AdderInputB[31]~2_combout  = \mux2|output1[31]~71_combout  $ (\IDEXPipe|Func_inIDEX [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux2|output1[31]~71_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|AdderInputB[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[31]~2 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N18
cycloneii_lcell_comb \alu|AdderInputB[30]~33 (
// Equation(s):
// \alu|AdderInputB[30]~33_combout  = \IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[30]~112_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\mux101|output1[30]~112_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[30]~33 .lut_mask = 16'h636C;
defparam \alu|AdderInputB[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N14
cycloneii_lcell_comb \alu|Add0~62 (
// Equation(s):
// \alu|Add0~62_combout  = (\muxShift1|output1[30]~57_combout  & ((\alu|AdderInputB[30]~33_combout  & (\alu|Add0~61  & VCC)) # (!\alu|AdderInputB[30]~33_combout  & (!\alu|Add0~61 )))) # (!\muxShift1|output1[30]~57_combout  & ((\alu|AdderInputB[30]~33_combout 
//  & (!\alu|Add0~61 )) # (!\alu|AdderInputB[30]~33_combout  & ((\alu|Add0~61 ) # (GND)))))
// \alu|Add0~63  = CARRY((\muxShift1|output1[30]~57_combout  & (!\alu|AdderInputB[30]~33_combout  & !\alu|Add0~61 )) # (!\muxShift1|output1[30]~57_combout  & ((!\alu|Add0~61 ) # (!\alu|AdderInputB[30]~33_combout ))))

	.dataa(\muxShift1|output1[30]~57_combout ),
	.datab(\alu|AdderInputB[30]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~61 ),
	.combout(\alu|Add0~62_combout ),
	.cout(\alu|Add0~63 ));
// synopsys translate_off
defparam \alu|Add0~62 .lut_mask = 16'h9617;
defparam \alu|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N16
cycloneii_lcell_comb \alu|Add0~64 (
// Equation(s):
// \alu|Add0~64_combout  = \muxShift1|output1[31]~1_combout  $ (\alu|Add0~63  $ (!\alu|AdderInputB[31]~2_combout ))

	.dataa(\muxShift1|output1[31]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|AdderInputB[31]~2_combout ),
	.cin(\alu|Add0~63 ),
	.combout(\alu|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Add0~64 .lut_mask = 16'h5AA5;
defparam \alu|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N26
cycloneii_lcell_comb \alu|O_out~24 (
// Equation(s):
// \alu|O_out~24_combout  = (\mux2|output1[31]~71_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[31]~1_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\mux2|output1[31]~71_combout  & ((\muxShift1|output1[31]~1_combout  & (\IDEXPipe|Func_inIDEX 
// [0] $ (\IDEXPipe|Func_inIDEX [1]))) # (!\muxShift1|output1[31]~1_combout  & (\IDEXPipe|Func_inIDEX [0] & \IDEXPipe|Func_inIDEX [1]))))

	.dataa(\mux2|output1[31]~71_combout ),
	.datab(\muxShift1|output1[31]~1_combout ),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|O_out~24_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~24 .lut_mask = 16'h16E8;
defparam \alu|O_out~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y24_N22
cycloneii_lcell_comb \alu|O_out~25 (
// Equation(s):
// \alu|O_out~25_combout  = (\IDEXPipe|Func_inIDEX [2] & ((\alu|O_out~24_combout ))) # (!\IDEXPipe|Func_inIDEX [2] & (\alu|Add0~64_combout ))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(vcc),
	.datac(\alu|Add0~64_combout ),
	.datad(\alu|O_out~24_combout ),
	.cin(gnd),
	.combout(\alu|O_out~25_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~25 .lut_mask = 16'hFA50;
defparam \alu|O_out~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N28
cycloneii_lcell_comb \alu|O_out~286 (
// Equation(s):
// \alu|O_out~286_combout  = (\IDEXPipe|Func_inIDEX [4] & (\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[31]~1_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out~25_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\muxShift1|output1[31]~1_combout ),
	.datad(\alu|O_out~25_combout ),
	.cin(gnd),
	.combout(\alu|O_out~286_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~286 .lut_mask = 16'h9180;
defparam \alu|O_out~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N10
cycloneii_lcell_comb \alu|O_out~287 (
// Equation(s):
// \alu|O_out~287_combout  = (\IDEXPipe|Func_inIDEX [5] & ((\alu|O_out~286_combout ) # ((\alu|O_out~23_combout  & \IDEXPipe|Func_inIDEX [4]))))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\alu|O_out~23_combout ),
	.datac(\IDEXPipe|Func_inIDEX [4]),
	.datad(\alu|O_out~286_combout ),
	.cin(gnd),
	.combout(\alu|O_out~287_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~287 .lut_mask = 16'hAA80;
defparam \alu|O_out~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N4
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[31]~feeder (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[31]~feeder_combout  = \alu|O_out~287_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|O_out~287_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[31]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|O_outEXMEM[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y28_N5
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|O_outEXMEM[31]~feeder_combout ),
	.sdata(\alu|Add0~32_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IDEXPipe|upperIDEX~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [31]));

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \IDEXPipe|we_inIDEX~0 (
// Equation(s):
// \IDEXPipe|we_inIDEX~0_combout  = (!\IFIDPipe|instructionROMOutIFID [28] & (\IFIDPipe|instructionROMOutIFID [29] & (\IDEXPipe|i_Write_EnableIDEX~1_combout  & \IDEXPipe|instructionROMOutIDEX~20_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [28]),
	.datab(\IFIDPipe|instructionROMOutIFID [29]),
	.datac(\IDEXPipe|i_Write_EnableIDEX~1_combout ),
	.datad(\IDEXPipe|instructionROMOutIDEX~20_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|we_inIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|we_inIDEX~0 .lut_mask = 16'h4000;
defparam \IDEXPipe|we_inIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N27
cycloneii_lcell_ff \IDEXPipe|we_inIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|we_inIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|we_inIDEX~regout ));

// Location: LCCOMB_X27_Y26_N10
cycloneii_lcell_comb \EXMEMPipe|we_inEXMEM~feeder (
// Equation(s):
// \EXMEMPipe|we_inEXMEM~feeder_combout  = \IDEXPipe|we_inIDEX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|we_inIDEX~regout ),
	.cin(gnd),
	.combout(\EXMEMPipe|we_inEXMEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|we_inEXMEM~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|we_inEXMEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N11
cycloneii_lcell_ff \EXMEMPipe|we_inEXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|we_inEXMEM~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|we_inEXMEM~regout ));

// Location: LCCOMB_X28_Y24_N14
cycloneii_lcell_comb \dmem|heap_seg|mem3~9 (
// Equation(s):
// \dmem|heap_seg|mem3~9_combout  = (!\EXMEMPipe|O_outEXMEM [0] & (!\EXMEMPipe|O_outEXMEM [1] & (!\reset~combout  & \EXMEMPipe|we_inEXMEM~regout )))

	.dataa(\EXMEMPipe|O_outEXMEM [0]),
	.datab(\EXMEMPipe|O_outEXMEM [1]),
	.datac(\reset~combout ),
	.datad(\EXMEMPipe|we_inEXMEM~regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~9 .lut_mask = 16'h0100;
defparam \dmem|heap_seg|mem3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N4
cycloneii_lcell_comb \dmem|stack_seg|mem3~10 (
// Equation(s):
// \dmem|stack_seg|mem3~10_combout  = (\dmem|Equal2~4_combout  & (!\EXMEMPipe|O_outEXMEM [31] & \dmem|heap_seg|mem3~9_combout ))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [31]),
	.datad(\dmem|heap_seg|mem3~9_combout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~10 .lut_mask = 16'h0A00;
defparam \dmem|stack_seg|mem3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N5
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [0]));

// Location: LCCOMB_X29_Y24_N20
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N21
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[36] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [36]));

// Location: LCFF_X32_Y24_N15
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [13]));

// Location: LCCOMB_X32_Y24_N14
cycloneii_lcell_comb \dmem|data_seg|mem0~14 (
// Equation(s):
// \dmem|data_seg|mem0~14_combout  = (\dmem|stack_seg|mem3_rtl_0_bypass [15] & (\EXMEMPipe|O_outEXMEM [9] & (\EXMEMPipe|O_outEXMEM [8] $ (!\dmem|stack_seg|mem3_rtl_0_bypass [13])))) # (!\dmem|stack_seg|mem3_rtl_0_bypass [15] & (!\EXMEMPipe|O_outEXMEM [9] & 
// (\EXMEMPipe|O_outEXMEM [8] $ (!\dmem|stack_seg|mem3_rtl_0_bypass [13]))))

	.dataa(\dmem|stack_seg|mem3_rtl_0_bypass [15]),
	.datab(\EXMEMPipe|O_outEXMEM [8]),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [13]),
	.datad(\EXMEMPipe|O_outEXMEM [9]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~14 .lut_mask = 16'h8241;
defparam \dmem|data_seg|mem0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N17
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [17]));

// Location: LCFF_X32_Y24_N23
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [19]));

// Location: LCCOMB_X32_Y24_N16
cycloneii_lcell_comb \dmem|data_seg|mem0~9 (
// Equation(s):
// \dmem|data_seg|mem0~9_combout  = (\EXMEMPipe|O_outEXMEM [10] & (\dmem|stack_seg|mem3_rtl_0_bypass [17] & (\EXMEMPipe|O_outEXMEM [11] $ (!\dmem|stack_seg|mem3_rtl_0_bypass [19])))) # (!\EXMEMPipe|O_outEXMEM [10] & (!\dmem|stack_seg|mem3_rtl_0_bypass [17] & 
// (\EXMEMPipe|O_outEXMEM [11] $ (!\dmem|stack_seg|mem3_rtl_0_bypass [19]))))

	.dataa(\EXMEMPipe|O_outEXMEM [10]),
	.datab(\EXMEMPipe|O_outEXMEM [11]),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [17]),
	.datad(\dmem|stack_seg|mem3_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~9 .lut_mask = 16'h8421;
defparam \dmem|data_seg|mem0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N29
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [7]));

// Location: LCFF_X32_Y24_N3
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [5]));

// Location: LCCOMB_X32_Y24_N2
cycloneii_lcell_comb \dmem|data_seg|mem0~11 (
// Equation(s):
// \dmem|data_seg|mem0~11_combout  = \EXMEMPipe|O_outEXMEM [4] $ (\dmem|stack_seg|mem3_rtl_0_bypass [5])

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [4]),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~11 .lut_mask = 16'h3C3C;
defparam \dmem|data_seg|mem0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneii_lcell_comb \dmem|data_seg|mem0~12 (
// Equation(s):
// \dmem|data_seg|mem0~12_combout  = (\dmem|data_seg|mem0~10_combout  & (!\dmem|data_seg|mem0~11_combout  & (\EXMEMPipe|O_outEXMEM [5] $ (!\dmem|stack_seg|mem3_rtl_0_bypass [7]))))

	.dataa(\dmem|data_seg|mem0~10_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [5]),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [7]),
	.datad(\dmem|data_seg|mem0~11_combout ),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~12 .lut_mask = 16'h0082;
defparam \dmem|data_seg|mem0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cycloneii_lcell_comb \dmem|data_seg|mem0~15 (
// Equation(s):
// \dmem|data_seg|mem0~15_combout  = (\dmem|data_seg|mem0~13_combout  & (\dmem|data_seg|mem0~14_combout  & (\dmem|data_seg|mem0~9_combout  & \dmem|data_seg|mem0~12_combout )))

	.dataa(\dmem|data_seg|mem0~13_combout ),
	.datab(\dmem|data_seg|mem0~14_combout ),
	.datac(\dmem|data_seg|mem0~9_combout ),
	.datad(\dmem|data_seg|mem0~12_combout ),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~15 .lut_mask = 16'h8000;
defparam \dmem|data_seg|mem0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cycloneii_lcell_comb \dmem|stack_seg|mem0 (
// Equation(s):
// \dmem|stack_seg|mem0~combout  = ((\dmem|stack_seg|mem3_rtl_0_bypass [0] & \dmem|data_seg|mem0~15_combout )) # (!\dmem|stack_seg|mem3_rtl_0_bypass [36])

	.dataa(vcc),
	.datab(\dmem|stack_seg|mem3_rtl_0_bypass [0]),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [36]),
	.datad(\dmem|data_seg|mem0~15_combout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0~combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0 .lut_mask = 16'hCF0F;
defparam \dmem|stack_seg|mem0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N17
cycloneii_lcell_ff \dmem|stack_seg|rd[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[3]~6_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [3]));

// Location: LCCOMB_X28_Y26_N18
cycloneii_lcell_comb \MEMWBPipe|readdata_outMEMWB[6]~16 (
// Equation(s):
// \MEMWBPipe|readdata_outMEMWB[6]~16_combout  = (\dmem|Equal2~4_combout  & (\EXMEMPipe|O_outEXMEM [31])) # (!\dmem|Equal2~4_combout  & ((\dmem|Equal1~0_combout )))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [31]),
	.datac(\dmem|Equal1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|readdata_outMEMWB[6]~16 .lut_mask = 16'hD8D8;
defparam \MEMWBPipe|readdata_outMEMWB[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cycloneii_lcell_comb \dmem|data_seg|rd[3]~6 (
// Equation(s):
// \dmem|data_seg|rd[3]~6_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem0~4_regout ))

	.dataa(\dmem|data_seg|mem0~4_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[3]~6 .lut_mask = 16'hDD11;
defparam \dmem|data_seg|rd[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N28
cycloneii_lcell_comb \dmem|Equal0~3 (
// Equation(s):
// \dmem|Equal0~3_combout  = (!\EXMEMPipe|O_outEXMEM [30] & !\EXMEMPipe|O_outEXMEM [29])

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [30]),
	.datac(vcc),
	.datad(\EXMEMPipe|O_outEXMEM [29]),
	.cin(gnd),
	.combout(\dmem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal0~3 .lut_mask = 16'h0033;
defparam \dmem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N20
cycloneii_lcell_comb \dmem|Equal0~1 (
// Equation(s):
// \dmem|Equal0~1_combout  = (!\EXMEMPipe|O_outEXMEM [20] & (!\EXMEMPipe|O_outEXMEM [23] & (!\EXMEMPipe|O_outEXMEM [21] & !\EXMEMPipe|O_outEXMEM [22])))

	.dataa(\EXMEMPipe|O_outEXMEM [20]),
	.datab(\EXMEMPipe|O_outEXMEM [23]),
	.datac(\EXMEMPipe|O_outEXMEM [21]),
	.datad(\EXMEMPipe|O_outEXMEM [22]),
	.cin(gnd),
	.combout(\dmem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal0~1 .lut_mask = 16'h0001;
defparam \dmem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N10
cycloneii_lcell_comb \dmem|Equal0~0 (
// Equation(s):
// \dmem|Equal0~0_combout  = (!\EXMEMPipe|O_outEXMEM [24] & (!\EXMEMPipe|O_outEXMEM [25] & (!\EXMEMPipe|O_outEXMEM [26] & !\EXMEMPipe|O_outEXMEM [27])))

	.dataa(\EXMEMPipe|O_outEXMEM [24]),
	.datab(\EXMEMPipe|O_outEXMEM [25]),
	.datac(\EXMEMPipe|O_outEXMEM [26]),
	.datad(\EXMEMPipe|O_outEXMEM [27]),
	.cin(gnd),
	.combout(\dmem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal0~0 .lut_mask = 16'h0001;
defparam \dmem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N26
cycloneii_lcell_comb \dmem|Equal0~4 (
// Equation(s):
// \dmem|Equal0~4_combout  = (\dmem|Equal0~2_combout  & (\dmem|Equal0~3_combout  & (\dmem|Equal0~1_combout  & \dmem|Equal0~0_combout )))

	.dataa(\dmem|Equal0~2_combout ),
	.datab(\dmem|Equal0~3_combout ),
	.datac(\dmem|Equal0~1_combout ),
	.datad(\dmem|Equal0~0_combout ),
	.cin(gnd),
	.combout(\dmem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal0~4 .lut_mask = 16'h8000;
defparam \dmem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N28
cycloneii_lcell_comb \dmem|data_seg|mem3~13 (
// Equation(s):
// \dmem|data_seg|mem3~13_combout  = (\dmem|heap_seg|mem3~9_combout  & (!\EXMEMPipe|O_outEXMEM [18] & (\dmem|Equal0~4_combout  & \EXMEMPipe|O_outEXMEM [16])))

	.dataa(\dmem|heap_seg|mem3~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [18]),
	.datac(\dmem|Equal0~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [16]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~13 .lut_mask = 16'h2000;
defparam \dmem|data_seg|mem3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N29
cycloneii_lcell_ff \dmem|data_seg|mem1_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1_rtl_0_bypass [0]));

// Location: LCCOMB_X29_Y25_N28
cycloneii_lcell_comb \dmem|data_seg|mem0 (
// Equation(s):
// \dmem|data_seg|mem0~combout  = ((\dmem|data_seg|mem1_rtl_0_bypass [0] & \dmem|data_seg|mem0~15_combout )) # (!\dmem|stack_seg|mem3_rtl_0_bypass [36])

	.dataa(vcc),
	.datab(\dmem|stack_seg|mem3_rtl_0_bypass [36]),
	.datac(\dmem|data_seg|mem1_rtl_0_bypass [0]),
	.datad(\dmem|data_seg|mem0~15_combout ),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0 .lut_mask = 16'hF333;
defparam \dmem|data_seg|mem0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N27
cycloneii_lcell_ff \dmem|data_seg|rd[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[3]~6_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[27]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [3]));

// Location: LCCOMB_X28_Y26_N28
cycloneii_lcell_comb \dmem|Selector28~0 (
// Equation(s):
// \dmem|Selector28~0_combout  = (\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|heap_seg|rd [3]) # ((\dmem|Equal2~4_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & (((!\dmem|Equal2~4_combout  & \dmem|data_seg|rd [3]))))

	.dataa(\dmem|heap_seg|rd [3]),
	.datab(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\dmem|data_seg|rd [3]),
	.cin(gnd),
	.combout(\dmem|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector28~0 .lut_mask = 16'hCBC8;
defparam \dmem|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cycloneii_lcell_comb \dmem|Selector28~1 (
// Equation(s):
// \dmem|Selector28~1_combout  = (\dmem|Equal2~4_combout  & ((\dmem|Selector28~0_combout  & (\serial_in~combout [3])) # (!\dmem|Selector28~0_combout  & ((\dmem|stack_seg|rd [3]))))) # (!\dmem|Equal2~4_combout  & (((\dmem|Selector28~0_combout ))))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\serial_in~combout [3]),
	.datac(\dmem|stack_seg|rd [3]),
	.datad(\dmem|Selector28~0_combout ),
	.cin(gnd),
	.combout(\dmem|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector28~1 .lut_mask = 16'hDDA0;
defparam \dmem|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N18
cycloneii_lcell_comb \dmem|Selector28~2 (
// Equation(s):
// \dmem|Selector28~2_combout  = (!\MEMWBPipe|readdata_outMEMWB[6]~14_combout  & \dmem|Selector28~1_combout )

	.dataa(vcc),
	.datab(\MEMWBPipe|readdata_outMEMWB[6]~14_combout ),
	.datac(vcc),
	.datad(\dmem|Selector28~1_combout ),
	.cin(gnd),
	.combout(\dmem|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector28~2 .lut_mask = 16'h3300;
defparam \dmem|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N19
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|Selector28~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [3]));

// Location: LCFF_X27_Y26_N25
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [3]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [3]));

// Location: LCCOMB_X27_Y26_N24
cycloneii_lcell_comb \mux7|output1[3]~58 (
// Equation(s):
// \mux7|output1[3]~58_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [3])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [3])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\MEMWBPipe|readdata_outMEMWB [3]),
	.datac(\MEMWBPipe|O_outMEMWB [3]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[3]~58 .lut_mask = 16'h00D8;
defparam \mux7|output1[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N6
cycloneii_lcell_comb \mux7|output1[3]~59 (
// Equation(s):
// \mux7|output1[3]~59_combout  = (\mux7|output1[3]~58_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a31  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a31 ),
	.datac(\mux7|output1[3]~58_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[3]~59 .lut_mask = 16'hFCF0;
defparam \mux7|output1[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N26
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~23 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~23_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a18 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// (\mux7|output1[13]~19_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datac(\mux7|output1[13]~19_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~23_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~23 .lut_mask = 16'hC840;
defparam \IDEXPipe|o_RS_DataIDEX~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~24 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~24_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~23_combout ) # ((\regfile|Register_rtl_0_bypass [29] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [29]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~23_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~24_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~24 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N7
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~24_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [13]));

// Location: LCCOMB_X21_Y25_N24
cycloneii_lcell_comb \muxShift1|output1[13]~22 (
// Equation(s):
// \muxShift1|output1[13]~22_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[13]~19_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [13])))))

	.dataa(\mux7|output1[13]~19_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [13]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[13]~22 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N30
cycloneii_lcell_comb \muxShift1|output1[13]~23 (
// Equation(s):
// \muxShift1|output1[13]~23_combout  = (\muxShift1|output1[13]~22_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [13] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [13]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[13]~22_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[13]~23 .lut_mask = 16'hFF04;
defparam \muxShift1|output1[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N8
cycloneii_lcell_comb \alu|ShiftRight0~72 (
// Equation(s):
// \alu|ShiftRight0~72_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~70_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~71_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~70_combout ),
	.datad(\alu|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~72 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N18
cycloneii_lcell_comb \alu|ShiftRight0~83 (
// Equation(s):
// \alu|ShiftRight0~83_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~81_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~82_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~82_combout ),
	.datad(\alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~83 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N0
cycloneii_lcell_comb \alu|ShiftRight0~115 (
// Equation(s):
// \alu|ShiftRight0~115_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~72_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~83_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\alu|ShiftRight0~72_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~115 .lut_mask = 16'h4540;
defparam \alu|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N28
cycloneii_lcell_comb \alu|ShiftRight0~159 (
// Equation(s):
// \alu|ShiftRight0~159_combout  = (\alu|ShiftRight0~115_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~115_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~159_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~159 .lut_mask = 16'hFFC0;
defparam \alu|ShiftRight0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N2
cycloneii_lcell_comb \alu|O_out[8]~34 (
// Equation(s):
// \alu|O_out[8]~34_combout  = (\IDEXPipe|Func_inIDEX [0] & ((\muxShift1|output1[3]~65_combout ) # (!\alu|O_out[2]~21_combout )))

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~34 .lut_mask = 16'hC0CC;
defparam \alu|O_out[8]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N12
cycloneii_lcell_comb \alu|O_out[8]~31 (
// Equation(s):
// \alu|O_out[8]~31_combout  = (\alu|O_out[2]~21_combout  & \IDEXPipe|Func_inIDEX [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|O_out[2]~21_combout ),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[8]~31_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~31 .lut_mask = 16'hF000;
defparam \alu|O_out[8]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N22
cycloneii_lcell_comb \alu|O_out[13]~100 (
// Equation(s):
// \alu|O_out[13]~100_combout  = (\alu|O_out[8]~31_combout  & ((\alu|ShiftRight0~158_combout ) # ((\alu|O_out[8]~34_combout )))) # (!\alu|O_out[8]~31_combout  & (((!\alu|O_out[8]~34_combout  & \alu|ShiftLeft0~95_combout ))))

	.dataa(\alu|ShiftRight0~158_combout ),
	.datab(\alu|O_out[8]~31_combout ),
	.datac(\alu|O_out[8]~34_combout ),
	.datad(\alu|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\alu|O_out[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[13]~100 .lut_mask = 16'hCBC8;
defparam \alu|O_out[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N16
cycloneii_lcell_comb \alu|O_out[13]~101 (
// Equation(s):
// \alu|O_out[13]~101_combout  = (\alu|O_out[8]~34_combout  & ((\alu|O_out[13]~100_combout  & ((\alu|ShiftRight0~159_combout ))) # (!\alu|O_out[13]~100_combout  & (\alu|ShiftRight0~164_combout )))) # (!\alu|O_out[8]~34_combout  & 
// (((\alu|O_out[13]~100_combout ))))

	.dataa(\alu|ShiftRight0~164_combout ),
	.datab(\alu|ShiftRight0~159_combout ),
	.datac(\alu|O_out[8]~34_combout ),
	.datad(\alu|O_out[13]~100_combout ),
	.cin(gnd),
	.combout(\alu|O_out[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[13]~101 .lut_mask = 16'hCFA0;
defparam \alu|O_out[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N24
cycloneii_lcell_comb \alu|O_out[13]~102 (
// Equation(s):
// \alu|O_out[13]~102_combout  = (\alu|O_out[8]~30_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\alu|O_out[8]~30_combout  & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[13]~101_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|Add0~28_combout ))))

	.dataa(\alu|O_out[8]~30_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|Add0~28_combout ),
	.datad(\alu|O_out[13]~101_combout ),
	.cin(gnd),
	.combout(\alu|O_out[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[13]~102 .lut_mask = 16'hDC98;
defparam \alu|O_out[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N18
cycloneii_lcell_comb \alu|O_out[13]~99 (
// Equation(s):
// \alu|O_out[13]~99_combout  = (\mux2|output1[13]~54_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[13]~23_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\mux2|output1[13]~54_combout  & ((\IDEXPipe|Func_inIDEX [1] & 
// (\muxShift1|output1[13]~23_combout  $ (\IDEXPipe|Func_inIDEX [0]))) # (!\IDEXPipe|Func_inIDEX [1] & (\muxShift1|output1[13]~23_combout  & \IDEXPipe|Func_inIDEX [0]))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\mux2|output1[13]~54_combout ),
	.datac(\muxShift1|output1[13]~23_combout ),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[13]~99 .lut_mask = 16'h5668;
defparam \alu|O_out[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N2
cycloneii_lcell_comb \alu|O_out[13]~103 (
// Equation(s):
// \alu|O_out[13]~103_combout  = (\alu|O_out[8]~30_combout  & ((\alu|O_out[13]~102_combout  & (\mux2|output1[13]~54_combout )) # (!\alu|O_out[13]~102_combout  & ((\alu|O_out[13]~99_combout ))))) # (!\alu|O_out[8]~30_combout  & (((\alu|O_out[13]~102_combout 
// ))))

	.dataa(\alu|O_out[8]~30_combout ),
	.datab(\mux2|output1[13]~54_combout ),
	.datac(\alu|O_out[13]~102_combout ),
	.datad(\alu|O_out[13]~99_combout ),
	.cin(gnd),
	.combout(\alu|O_out[13]~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[13]~103 .lut_mask = 16'hDAD0;
defparam \alu|O_out[13]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N14
cycloneii_lcell_comb \alu|O_out[13]~104 (
// Equation(s):
// \alu|O_out[13]~104_combout  = (!\EXMEMPipe|O_outEXMEM[15]~2_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[13]~23_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[13]~103_combout )))))

	.dataa(\muxShift1|output1[13]~23_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\EXMEMPipe|O_outEXMEM[15]~2_combout ),
	.datad(\alu|O_out[13]~103_combout ),
	.cin(gnd),
	.combout(\alu|O_out[13]~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[13]~104 .lut_mask = 16'h0B08;
defparam \alu|O_out[13]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N15
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[13]~104_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [13]));

// Location: LCFF_X25_Y22_N21
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [13]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [13]));

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \mux7|output1[13]~18 (
// Equation(s):
// \mux7|output1[13]~18_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [13])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [13])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [13]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [13]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[13]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[13]~18 .lut_mask = 16'h2230;
defparam \mux7|output1[13]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneii_lcell_comb \mux7|output1[13]~19 (
// Equation(s):
// \mux7|output1[13]~19_combout  = (\mux7|output1[13]~18_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a21 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a21 ),
	.datad(\mux7|output1[13]~18_combout ),
	.cin(gnd),
	.combout(\mux7|output1[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[13]~19 .lut_mask = 16'hFFC0;
defparam \mux7|output1[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N18
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~31 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~31_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a17 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[14]~21_combout 
// ))))

	.dataa(\mux7|output1[14]~21_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\regfile|Register_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~31_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~31 .lut_mask = 16'hE020;
defparam \IDEXPipe|o_RT_DataIDEX~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N14
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~32 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~32_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~31_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [28]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~31_combout ),
	.datac(\regfile|Register_rtl_0_bypass [28]),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~32_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~32 .lut_mask = 16'h00EC;
defparam \IDEXPipe|o_RT_DataIDEX~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N15
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~32_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [14]));

// Location: LCCOMB_X23_Y25_N0
cycloneii_lcell_comb \mux101|output1[14]~77 (
// Equation(s):
// \mux101|output1[14]~77_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[14]~21_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [14]))))

	.dataa(\hdnsMEM|hazardReg2~6_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [14]),
	.datac(\mux7|output1[14]~21_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[14]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[14]~77 .lut_mask = 16'h5044;
defparam \mux101|output1[14]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N24
cycloneii_lcell_comb \mux2|output1[14]~55 (
// Equation(s):
// \mux2|output1[14]~55_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[14]~76_combout ) # (\mux101|output1[14]~77_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[14]~76_combout ),
	.datad(\mux101|output1[14]~77_combout ),
	.cin(gnd),
	.combout(\mux2|output1[14]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[14]~55 .lut_mask = 16'hDDD8;
defparam \mux2|output1[14]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N30
cycloneii_lcell_comb \alu|AdderInputB[14]~18 (
// Equation(s):
// \alu|AdderInputB[14]~18_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[14]~55_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[14]~55_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[14]~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[14]~18 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N16
cycloneii_lcell_comb \alu|ShiftRight0~49 (
// Equation(s):
// \alu|ShiftRight0~49_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[23]~131_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[22]~130_combout )))

	.dataa(\mux101|output1[23]~131_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[22]~130_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~49 .lut_mask = 16'hAFA0;
defparam \alu|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N24
cycloneii_lcell_comb \alu|ShiftRight0~99 (
// Equation(s):
// \alu|ShiftRight0~99_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~61_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~49_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~61_combout ),
	.datad(\alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~99 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N28
cycloneii_lcell_comb \alu|ShiftRight0~120 (
// Equation(s):
// \alu|ShiftRight0~120_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~99_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~105_combout )))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~99_combout ),
	.datad(\alu|ShiftRight0~105_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~120 .lut_mask = 16'h3120;
defparam \alu|ShiftRight0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N10
cycloneii_lcell_comb \alu|ShiftRight0~161 (
// Equation(s):
// \alu|ShiftRight0~161_combout  = (\alu|ShiftRight0~120_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~120_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~161_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~161 .lut_mask = 16'hFFC0;
defparam \alu|ShiftRight0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N2
cycloneii_lcell_comb \alu|ShiftRight0~101 (
// Equation(s):
// \alu|ShiftRight0~101_combout  = (!\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & (\mux101|output1[15]~119_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[14]~118_combout )))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux101|output1[15]~119_combout ),
	.datac(\mux101|output1[14]~118_combout ),
	.datad(\muxShift1|output1[1]~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~101 .lut_mask = 16'h00D8;
defparam \alu|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N0
cycloneii_lcell_comb \alu|ShiftRight0~47 (
// Equation(s):
// \alu|ShiftRight0~47_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[17]~121_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[16]~120_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[17]~121_combout ),
	.datad(\mux101|output1[16]~120_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~47 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N4
cycloneii_lcell_comb \alu|ShiftRight0~102 (
// Equation(s):
// \alu|ShiftRight0~102_combout  = (\alu|ShiftRight0~101_combout ) # ((\muxShift1|output1[1]~71_combout  & \alu|ShiftRight0~47_combout ))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~101_combout ),
	.datad(\alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~102 .lut_mask = 16'hFAF0;
defparam \alu|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N14
cycloneii_lcell_comb \alu|ShiftRight0~46 (
// Equation(s):
// \alu|ShiftRight0~46_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[19]~123_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[18]~122_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[19]~123_combout ),
	.datad(\mux101|output1[18]~122_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~46 .lut_mask = 16'hF3C0;
defparam \alu|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N30
cycloneii_lcell_comb \mux101|output1[20]~88 (
// Equation(s):
// \mux101|output1[20]~88_combout  = (\EXMEMPipe|O_outEXMEM [20] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [20]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[20]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[20]~88 .lut_mask = 16'hC000;
defparam \mux101|output1[20]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N6
cycloneii_lcell_comb \alu|ShiftRight0~50 (
// Equation(s):
// \alu|ShiftRight0~50_combout  = (\muxShift1|output1[0]~68_combout  & (((\mux101|output1[21]~129_combout )))) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[20]~88_combout ) # ((\mux101|output1[20]~89_combout ))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux101|output1[20]~88_combout ),
	.datac(\mux101|output1[20]~89_combout ),
	.datad(\mux101|output1[21]~129_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~50 .lut_mask = 16'hFE54;
defparam \alu|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N30
cycloneii_lcell_comb \alu|ShiftRight0~98 (
// Equation(s):
// \alu|ShiftRight0~98_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~50_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~46_combout ))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~46_combout ),
	.datad(\alu|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~98 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N26
cycloneii_lcell_comb \alu|ShiftRight0~117 (
// Equation(s):
// \alu|ShiftRight0~117_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~102_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~98_combout )))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~102_combout ),
	.datad(\alu|ShiftRight0~98_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~117 .lut_mask = 16'h3120;
defparam \alu|ShiftRight0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N22
cycloneii_lcell_comb \alu|ShiftRight0~160 (
// Equation(s):
// \alu|ShiftRight0~160_combout  = (\alu|ShiftRight0~117_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~117_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~160_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~160 .lut_mask = 16'hFFC0;
defparam \alu|ShiftRight0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N14
cycloneii_lcell_comb \alu|ShiftLeft0~96 (
// Equation(s):
// \alu|ShiftLeft0~96_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~81_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~78_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~78_combout ),
	.datad(\alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~96 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N0
cycloneii_lcell_comb \alu|ShiftLeft0~99 (
// Equation(s):
// \alu|ShiftLeft0~99_combout  = (\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~98_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~80_combout )))

	.dataa(\alu|ShiftLeft0~98_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~99 .lut_mask = 16'hAFA0;
defparam \alu|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N0
cycloneii_lcell_comb \alu|ShiftLeft0~100 (
// Equation(s):
// \alu|ShiftLeft0~100_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~96_combout )) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~99_combout )))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~96_combout ),
	.datad(\alu|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~100 .lut_mask = 16'hF5A0;
defparam \alu|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N20
cycloneii_lcell_comb \alu|O_out~282 (
// Equation(s):
// \alu|O_out~282_combout  = (!\muxShift1|output1[3]~65_combout  & (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~154_combout  & \muxShift1|output1[2]~62_combout )))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~154_combout ),
	.datad(\muxShift1|output1[2]~62_combout ),
	.cin(gnd),
	.combout(\alu|O_out~282_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~282 .lut_mask = 16'h1000;
defparam \alu|O_out~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N30
cycloneii_lcell_comb \alu|O_out[14]~106 (
// Equation(s):
// \alu|O_out[14]~106_combout  = (\alu|O_out[8]~31_combout  & (((\alu|O_out[8]~34_combout )))) # (!\alu|O_out[8]~31_combout  & ((\alu|O_out[8]~34_combout  & ((\alu|O_out~282_combout ))) # (!\alu|O_out[8]~34_combout  & (\alu|ShiftLeft0~100_combout ))))

	.dataa(\alu|O_out[8]~31_combout ),
	.datab(\alu|ShiftLeft0~100_combout ),
	.datac(\alu|O_out~282_combout ),
	.datad(\alu|O_out[8]~34_combout ),
	.cin(gnd),
	.combout(\alu|O_out[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[14]~106 .lut_mask = 16'hFA44;
defparam \alu|O_out[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N28
cycloneii_lcell_comb \alu|O_out[14]~107 (
// Equation(s):
// \alu|O_out[14]~107_combout  = (\alu|O_out[8]~31_combout  & ((\alu|O_out[14]~106_combout  & (\alu|ShiftRight0~161_combout )) # (!\alu|O_out[14]~106_combout  & ((\alu|ShiftRight0~160_combout ))))) # (!\alu|O_out[8]~31_combout  & 
// (((\alu|O_out[14]~106_combout ))))

	.dataa(\alu|O_out[8]~31_combout ),
	.datab(\alu|ShiftRight0~161_combout ),
	.datac(\alu|ShiftRight0~160_combout ),
	.datad(\alu|O_out[14]~106_combout ),
	.cin(gnd),
	.combout(\alu|O_out[14]~107_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[14]~107 .lut_mask = 16'hDDA0;
defparam \alu|O_out[14]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N18
cycloneii_lcell_comb \alu|O_out[14]~108 (
// Equation(s):
// \alu|O_out[14]~108_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[8]~30_combout ) # ((\alu|O_out[14]~107_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (!\alu|O_out[8]~30_combout  & (\alu|Add0~30_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|O_out[8]~30_combout ),
	.datac(\alu|Add0~30_combout ),
	.datad(\alu|O_out[14]~107_combout ),
	.cin(gnd),
	.combout(\alu|O_out[14]~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[14]~108 .lut_mask = 16'hBA98;
defparam \alu|O_out[14]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N4
cycloneii_lcell_comb \alu|O_out[14]~109 (
// Equation(s):
// \alu|O_out[14]~109_combout  = (\alu|O_out[8]~30_combout  & ((\alu|O_out[14]~108_combout  & (\mux2|output1[14]~55_combout )) # (!\alu|O_out[14]~108_combout  & ((\alu|O_out[14]~105_combout ))))) # (!\alu|O_out[8]~30_combout  & (((\alu|O_out[14]~108_combout 
// ))))

	.dataa(\mux2|output1[14]~55_combout ),
	.datab(\alu|O_out[14]~105_combout ),
	.datac(\alu|O_out[8]~30_combout ),
	.datad(\alu|O_out[14]~108_combout ),
	.cin(gnd),
	.combout(\alu|O_out[14]~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[14]~109 .lut_mask = 16'hAFC0;
defparam \alu|O_out[14]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y25_N8
cycloneii_lcell_comb \alu|O_out[14]~110 (
// Equation(s):
// \alu|O_out[14]~110_combout  = (!\EXMEMPipe|O_outEXMEM[15]~2_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[14]~25_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[14]~109_combout )))))

	.dataa(\muxShift1|output1[14]~25_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[14]~109_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[15]~2_combout ),
	.cin(gnd),
	.combout(\alu|O_out[14]~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[14]~110 .lut_mask = 16'h00B8;
defparam \alu|O_out[14]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N9
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[14]~110_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [14]));

// Location: LCFF_X25_Y22_N29
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [14]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [14]));

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \mux7|output1[14]~20 (
// Equation(s):
// \mux7|output1[14]~20_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [14])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [14])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [14]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [14]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[14]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[14]~20 .lut_mask = 16'h2230;
defparam \mux7|output1[14]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N4
cycloneii_lcell_comb \mux7|output1[14]~21 (
// Equation(s):
// \mux7|output1[14]~21_combout  = (\mux7|output1[14]~20_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a20  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a20 ),
	.datac(\mux7|output1[14]~20_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[14]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[14]~21 .lut_mask = 16'hFCF0;
defparam \mux7|output1[14]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~35 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~35_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a15 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[16]~25_combout 
// ))))

	.dataa(\mux7|output1[16]~25_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a15 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~35_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~35 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RT_DataIDEX~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~36 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~36_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~35_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [26]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [26]),
	.datac(\IDEXPipe|o_RT_DataIDEX~35_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~36_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~36 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RT_DataIDEX~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N5
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [16]));

// Location: LCCOMB_X23_Y21_N6
cycloneii_lcell_comb \mux101|output1[16]~81 (
// Equation(s):
// \mux101|output1[16]~81_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[16]~25_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [16])))))

	.dataa(\mux7|output1[16]~25_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [16]),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[16]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[16]~81 .lut_mask = 16'h00AC;
defparam \mux101|output1[16]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \mux101|output1[16]~120 (
// Equation(s):
// \mux101|output1[16]~120_combout  = (\mux101|output1[16]~81_combout ) # ((\hdnsMEM|hazardReg2~7_combout  & (\hdnsMEM|hazardReg1~9_combout  & \EXMEMPipe|O_outEXMEM [16])))

	.dataa(\hdnsMEM|hazardReg2~7_combout ),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [16]),
	.datad(\mux101|output1[16]~81_combout ),
	.cin(gnd),
	.combout(\mux101|output1[16]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[16]~120 .lut_mask = 16'hFF80;
defparam \mux101|output1[16]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N31
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[16]~120_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [16]));

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \dmem|heap_seg|mem2~9 (
// Equation(s):
// \dmem|heap_seg|mem2~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~9 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N1
cycloneii_lcell_ff \dmem|heap_seg|mem2~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~1_regout ));

// Location: LCCOMB_X22_Y25_N22
cycloneii_lcell_comb \EXMEMPipe|o_RT_DataEXMEM[17]~feeder (
// Equation(s):
// \EXMEMPipe|o_RT_DataEXMEM[17]~feeder_combout  = \mux101|output1[17]~121_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux101|output1[17]~121_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|o_RT_DataEXMEM[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|o_RT_DataEXMEM[17]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|o_RT_DataEXMEM[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N23
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|o_RT_DataEXMEM[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [17]));

// Location: LCFF_X20_Y26_N7
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[18]~122_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [18]));

// Location: LCFF_X20_Y26_N25
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[19]~123_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [19]));

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \dmem|heap_seg|rd[16]~17 (
// Equation(s):
// \dmem|heap_seg|rd[16]~17_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem2~1_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem2~1_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[16]~17 .lut_mask = 16'hBB11;
defparam \dmem|heap_seg|rd[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N16
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[21]~0 (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[21]~0_combout  = !\EXMEMPipe|o_RT_DataEXMEM [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [16]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[21]~0 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N17
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[21]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [21]));

// Location: LCCOMB_X30_Y27_N10
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell_combout  = !\dmem|stack_seg|mem2_rtl_0_bypass [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|stack_seg|mem2_rtl_0_bypass [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N22
cycloneii_lcell_comb \dmem|heap_seg|mem3~11 (
// Equation(s):
// \dmem|heap_seg|mem3~11_combout  = (\dmem|heap_seg|mem3~9_combout  & (\EXMEMPipe|O_outEXMEM [18] & (\dmem|Equal0~4_combout  & !\EXMEMPipe|O_outEXMEM [16])))

	.dataa(\dmem|heap_seg|mem3~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [18]),
	.datac(\dmem|Equal0~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [16]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~11 .lut_mask = 16'h0080;
defparam \dmem|heap_seg|mem3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N23
cycloneii_lcell_ff \dmem|heap_seg|mem1_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem1_rtl_0_bypass [0]));

// Location: LCCOMB_X29_Y24_N8
cycloneii_lcell_comb \dmem|heap_seg|mem0 (
// Equation(s):
// \dmem|heap_seg|mem0~combout  = ((\dmem|heap_seg|mem1_rtl_0_bypass [0] & \dmem|data_seg|mem0~15_combout )) # (!\dmem|stack_seg|mem3_rtl_0_bypass [36])

	.dataa(\dmem|stack_seg|mem3_rtl_0_bypass [36]),
	.datab(vcc),
	.datac(\dmem|heap_seg|mem1_rtl_0_bypass [0]),
	.datad(\dmem|data_seg|mem0~15_combout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem0~combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem0 .lut_mask = 16'hF555;
defparam \dmem|heap_seg|mem0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N9
cycloneii_lcell_ff \dmem|heap_seg|rd[16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[16]~17_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [16]));

// Location: LCCOMB_X30_Y27_N8
cycloneii_lcell_comb \dmem|stack_seg|rd[16]~17 (
// Equation(s):
// \dmem|stack_seg|rd[16]~17_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem2~1_regout ))

	.dataa(\dmem|stack_seg|mem2~1_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[16]~17 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N9
cycloneii_lcell_ff \dmem|stack_seg|rd[16] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[16]~17_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [16]));

// Location: LCCOMB_X22_Y21_N2
cycloneii_lcell_comb \mux101|output1[31]~132 (
// Equation(s):
// \mux101|output1[31]~132_combout  = (\mux101|output1[31]~109_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [31] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [31]),
	.datac(\mux101|output1[31]~109_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[31]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[31]~132 .lut_mask = 16'hF8F0;
defparam \mux101|output1[31]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N3
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[31]~132_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [31]));

// Location: LCCOMB_X30_Y27_N22
cycloneii_lcell_comb \dmem|stack_seg|rd[15]~1 (
// Equation(s):
// \dmem|stack_seg|rd[15]~1_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem1~8_regout ))

	.dataa(\dmem|stack_seg|mem1~8_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[15]~1 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N12
cycloneii_lcell_comb \dmem|data_seg|mem1_rtl_0_bypass[35]~1 (
// Equation(s):
// \dmem|data_seg|mem1_rtl_0_bypass[35]~1_combout  = !\EXMEMPipe|o_RT_DataEXMEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1_rtl_0_bypass[35]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1_rtl_0_bypass[35]~1 .lut_mask = 16'h0F0F;
defparam \dmem|data_seg|mem1_rtl_0_bypass[35]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N13
cycloneii_lcell_ff \dmem|data_seg|mem1_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1_rtl_0_bypass[35]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1_rtl_0_bypass [35]));

// Location: LCCOMB_X30_Y27_N30
cycloneii_lcell_comb \dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell (
// Equation(s):
// \dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell_combout  = !\dmem|data_seg|mem1_rtl_0_bypass [35]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N23
cycloneii_lcell_ff \dmem|stack_seg|rd[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[15]~1_combout ),
	.sdata(\dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [15]));

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \dmem|data_seg|mem1~9 (
// Equation(s):
// \dmem|data_seg|mem1~9_combout  = !\EXMEMPipe|o_RT_DataEXMEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [15]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem1~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem1~9 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N13
cycloneii_lcell_ff \dmem|data_seg|mem1~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem1~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem1~8_regout ));

// Location: LCCOMB_X30_Y25_N4
cycloneii_lcell_comb \dmem|data_seg|rd[15]~1 (
// Equation(s):
// \dmem|data_seg|rd[15]~1_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem1~8_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem1~8_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[15]~1 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N5
cycloneii_lcell_ff \dmem|data_seg|rd[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[15]~1_combout ),
	.sdata(\dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [15]));

// Location: LCCOMB_X29_Y26_N22
cycloneii_lcell_comb \dmem|heap_seg|rd[15]~1 (
// Equation(s):
// \dmem|heap_seg|rd[15]~1_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem1~8_regout ))

	.dataa(\dmem|heap_seg|mem1~8_regout ),
	.datab(\dmem|heap_seg|mem1_rtl_0|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[15]~1 .lut_mask = 16'hCC55;
defparam \dmem|heap_seg|rd[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N23
cycloneii_lcell_ff \dmem|heap_seg|rd[15] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[15]~1_combout ),
	.sdata(\dmem|data_seg|mem1_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [15]));

// Location: LCCOMB_X30_Y27_N0
cycloneii_lcell_comb \dmem|Selector16~2 (
// Equation(s):
// \dmem|Selector16~2_combout  = (\dmem|Equal1~0_combout  & ((\dmem|heap_seg|rd [15]) # ((\dmem|Equal0~5_combout  & \dmem|data_seg|rd [15])))) # (!\dmem|Equal1~0_combout  & (\dmem|Equal0~5_combout  & (\dmem|data_seg|rd [15])))

	.dataa(\dmem|Equal1~0_combout ),
	.datab(\dmem|Equal0~5_combout ),
	.datac(\dmem|data_seg|rd [15]),
	.datad(\dmem|heap_seg|rd [15]),
	.cin(gnd),
	.combout(\dmem|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector16~2 .lut_mask = 16'hEAC0;
defparam \dmem|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N14
cycloneii_lcell_comb \dmem|Selector16~3 (
// Equation(s):
// \dmem|Selector16~3_combout  = (\dmem|Selector16~2_combout ) # ((\dmem|Equal2~4_combout  & (\dmem|stack_seg|rd [15] & !\EXMEMPipe|O_outEXMEM [31])))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\dmem|stack_seg|rd [15]),
	.datac(\EXMEMPipe|O_outEXMEM [31]),
	.datad(\dmem|Selector16~2_combout ),
	.cin(gnd),
	.combout(\dmem|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector16~3 .lut_mask = 16'hFF08;
defparam \dmem|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cycloneii_lcell_comb \dmem|readdata_out[16]~34 (
// Equation(s):
// \dmem|readdata_out[16]~34_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// ((\dmem|Selector16~3_combout ))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (\dmem|stack_seg|rd [16]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datab(\dmem|stack_seg|rd [16]),
	.datac(\dmem|Selector16~3_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[16]~34 .lut_mask = 16'hFA44;
defparam \dmem|readdata_out[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb \dmem|readdata_out[16]~35 (
// Equation(s):
// \dmem|readdata_out[16]~35_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|readdata_out[16]~34_combout  & ((\dmem|heap_seg|rd [16]))) # (!\dmem|readdata_out[16]~34_combout  & (\dmem|data_seg|rd [16])))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\dmem|readdata_out[16]~34_combout ))))

	.dataa(\dmem|data_seg|rd [16]),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|heap_seg|rd [16]),
	.datad(\dmem|readdata_out[16]~34_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[16]~35 .lut_mask = 16'hF388;
defparam \dmem|readdata_out[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneii_lcell_comb \dmem|readdata_out[16]~36 (
// Equation(s):
// \dmem|readdata_out[16]~36_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout  & ((\dmem|Selector24~2_combout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[16]~35_combout )))) # (!\EXMEMPipe|lbsigned_outEXMEM~regout  & 
// (!\dmem|readdata_out[31]~17_combout  & (\dmem|readdata_out[16]~35_combout )))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\dmem|readdata_out[31]~17_combout ),
	.datac(\dmem|readdata_out[16]~35_combout ),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[16]~36_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[16]~36 .lut_mask = 16'hBA30;
defparam \dmem|readdata_out[16]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N17
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[16]~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [16]));

// Location: LCFF_X27_Y25_N19
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [16]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [16]));

// Location: LCCOMB_X27_Y25_N18
cycloneii_lcell_comb \mux7|output1[16]~24 (
// Equation(s):
// \mux7|output1[16]~24_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [16])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [16])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\MEMWBPipe|readdata_outMEMWB [16]),
	.datac(\MEMWBPipe|O_outMEMWB [16]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[16]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[16]~24 .lut_mask = 16'h00D8;
defparam \mux7|output1[16]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N4
cycloneii_lcell_comb \mux7|output1[16]~25 (
// Equation(s):
// \mux7|output1[16]~25_combout  = (\mux7|output1[16]~24_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a18  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a18 ),
	.datab(\mux7|output1[16]~24_combout ),
	.datac(vcc),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[16]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[16]~25 .lut_mask = 16'hEECC;
defparam \mux7|output1[16]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N12
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~47 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~47_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a9 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[22]~37_combout 
// ))))

	.dataa(\mux7|output1[22]~37_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a9 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~47_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~47 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RT_DataIDEX~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N2
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~48 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~48_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~47_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [20]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [20]),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX~47_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~48_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~48 .lut_mask = 16'h0F08;
defparam \IDEXPipe|o_RT_DataIDEX~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N3
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [22]));

// Location: LCCOMB_X20_Y25_N8
cycloneii_lcell_comb \mux101|output1[22]~93 (
// Equation(s):
// \mux101|output1[22]~93_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[22]~37_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [22])))))

	.dataa(\mux7|output1[22]~37_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [22]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[22]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[22]~93 .lut_mask = 16'h0A0C;
defparam \mux101|output1[22]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N18
cycloneii_lcell_comb \mux101|output1[22]~130 (
// Equation(s):
// \mux101|output1[22]~130_combout  = (\mux101|output1[22]~93_combout ) # ((\EXMEMPipe|O_outEXMEM [22] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [22]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\mux101|output1[22]~93_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[22]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[22]~130 .lut_mask = 16'hF8F0;
defparam \mux101|output1[22]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y25_N26
cycloneii_lcell_comb \alu|ShiftRight0~71 (
// Equation(s):
// \alu|ShiftRight0~71_combout  = (\muxShift1|output1[0]~68_combout  & (\mux101|output1[22]~130_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[21]~129_combout )))

	.dataa(vcc),
	.datab(\mux101|output1[22]~130_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[21]~129_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~71 .lut_mask = 16'hCFC0;
defparam \alu|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N6
cycloneii_lcell_comb \alu|ShiftRight0~67 (
// Equation(s):
// \alu|ShiftRight0~67_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[20]~128_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[19]~123_combout ))

	.dataa(vcc),
	.datab(\mux101|output1[19]~123_combout ),
	.datac(\mux101|output1[20]~128_combout ),
	.datad(\muxShift1|output1[0]~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~67 .lut_mask = 16'hF0CC;
defparam \alu|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cycloneii_lcell_comb \alu|ShiftRight0~87 (
// Equation(s):
// \alu|ShiftRight0~87_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~71_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~67_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~71_combout ),
	.datad(\alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~87 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N4
cycloneii_lcell_comb \alu|ShiftRight0~89 (
// Equation(s):
// \alu|ShiftRight0~89_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~87_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~88_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\alu|ShiftRight0~87_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftRight0~88_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~89 .lut_mask = 16'h4540;
defparam \alu|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N2
cycloneii_lcell_comb \alu|ShiftRight0~95 (
// Equation(s):
// \alu|ShiftRight0~95_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~84_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~81_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~84_combout ),
	.datad(\alu|ShiftRight0~81_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~95 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N12
cycloneii_lcell_comb \alu|ShiftRight0~96 (
// Equation(s):
// \alu|ShiftRight0~96_combout  = (\muxShift1|output1[2]~62_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|ShiftRight0~95_combout )))) # (!\muxShift1|output1[2]~62_combout  & (((\alu|ShiftRight0~94_combout ))))

	.dataa(\mux2|output1[13]~52_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftRight0~94_combout ),
	.datad(\alu|ShiftRight0~95_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~96 .lut_mask = 16'hFCB8;
defparam \alu|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N22
cycloneii_lcell_comb \alu|ShiftRight0~133 (
// Equation(s):
// \alu|ShiftRight0~133_combout  = (\muxShift1|output1[3]~65_combout  & (((\alu|ShiftRight0~96_combout )))) # (!\muxShift1|output1[3]~65_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|ShiftRight0~89_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\mux2|output1[13]~52_combout ),
	.datac(\alu|ShiftRight0~89_combout ),
	.datad(\alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~133 .lut_mask = 16'hFE54;
defparam \alu|ShiftRight0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N22
cycloneii_lcell_comb \alu|ShiftLeft0~113 (
// Equation(s):
// \alu|ShiftLeft0~113_combout  = (!\alu|O_out[2]~65_combout  & ((\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~34_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~35_combout ))))

	.dataa(\alu|O_out[2]~65_combout ),
	.datab(\alu|ShiftLeft0~35_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~113 .lut_mask = 16'h5404;
defparam \alu|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N22
cycloneii_lcell_comb \alu|O_out[19]~142 (
// Equation(s):
// \alu|O_out[19]~142_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\mux2|output1[19]~60_combout ) # ((\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & (((\alu|ShiftLeft0~113_combout  & 
// !\EXMEMPipe|O_outEXMEM[16]~5_combout ))))

	.dataa(\mux2|output1[19]~60_combout ),
	.datab(\alu|ShiftLeft0~113_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[19]~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[19]~142 .lut_mask = 16'hF0AC;
defparam \alu|O_out[19]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N10
cycloneii_lcell_comb \alu|ShiftLeft0~139 (
// Equation(s):
// \alu|ShiftLeft0~139_combout  = (\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftLeft0~48_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~139 .lut_mask = 16'hB080;
defparam \alu|ShiftLeft0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N4
cycloneii_lcell_comb \alu|ShiftLeft0~112 (
// Equation(s):
// \alu|ShiftLeft0~112_combout  = (\alu|ShiftLeft0~139_combout ) # ((\alu|ShiftLeft0~40_combout  & !\muxShift1|output1[2]~62_combout ))

	.dataa(\alu|ShiftLeft0~40_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftLeft0~139_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~112 .lut_mask = 16'hFF0A;
defparam \alu|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N20
cycloneii_lcell_comb \alu|O_out[19]~143 (
// Equation(s):
// \alu|O_out[19]~143_combout  = (\alu|O_out[19]~142_combout  & ((\alu|ShiftLeft0~75_combout ) # ((!\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\alu|O_out[19]~142_combout  & (((\alu|ShiftLeft0~112_combout  & \EXMEMPipe|O_outEXMEM[16]~5_combout ))))

	.dataa(\alu|ShiftLeft0~75_combout ),
	.datab(\alu|O_out[19]~142_combout ),
	.datac(\alu|ShiftLeft0~112_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[19]~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[19]~143 .lut_mask = 16'hB8CC;
defparam \alu|O_out[19]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N18
cycloneii_lcell_comb \alu|O_out[19]~144 (
// Equation(s):
// \alu|O_out[19]~144_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\IDEXPipe|Func_inIDEX [4] & (\alu|O_out[19]~143_combout )) # (!\IDEXPipe|Func_inIDEX [4] & 
// ((\alu|Add0~40_combout )))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|O_out[19]~143_combout ),
	.datad(\alu|Add0~40_combout ),
	.cin(gnd),
	.combout(\alu|O_out[19]~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[19]~144 .lut_mask = 16'hD9C8;
defparam \alu|O_out[19]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N8
cycloneii_lcell_comb \alu|O_out[19]~145 (
// Equation(s):
// \alu|O_out[19]~145_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[19]~144_combout  & ((\alu|ShiftRight0~133_combout ))) # (!\alu|O_out[19]~144_combout  & (\alu|O_out[19]~141_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[19]~144_combout ))))

	.dataa(\alu|O_out[19]~141_combout ),
	.datab(\alu|ShiftRight0~133_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datad(\alu|O_out[19]~144_combout ),
	.cin(gnd),
	.combout(\alu|O_out[19]~145_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[19]~145 .lut_mask = 16'hCFA0;
defparam \alu|O_out[19]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N2
cycloneii_lcell_comb \alu|O_out[19]~146 (
// Equation(s):
// \alu|O_out[19]~146_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[19]~35_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[19]~145_combout )))))

	.dataa(\muxShift1|output1[19]~35_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[19]~145_combout ),
	.datad(\alu|O_out[23]~124_combout ),
	.cin(gnd),
	.combout(\alu|O_out[19]~146_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[19]~146 .lut_mask = 16'h00B8;
defparam \alu|O_out[19]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N16
cycloneii_lcell_comb \alu|O_out[19]~147 (
// Equation(s):
// \alu|O_out[19]~147_combout  = (\alu|O_out[19]~146_combout ) # ((\IDEXPipe|upperIDEX~regout  & \alu|Add0~8_combout ))

	.dataa(vcc),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(\alu|Add0~8_combout ),
	.datad(\alu|O_out[19]~146_combout ),
	.cin(gnd),
	.combout(\alu|O_out[19]~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[19]~147 .lut_mask = 16'hFFC0;
defparam \alu|O_out[19]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y27_N17
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[19]~147_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [19]));

// Location: LCFF_X27_Y25_N3
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [19]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [19]));

// Location: LCCOMB_X27_Y25_N2
cycloneii_lcell_comb \mux7|output1[19]~30 (
// Equation(s):
// \mux7|output1[19]~30_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [19])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [19])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [19]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\MEMWBPipe|O_outMEMWB [19]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[19]~30 .lut_mask = 16'h00B8;
defparam \mux7|output1[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneii_lcell_comb \mux7|output1[19]~31 (
// Equation(s):
// \mux7|output1[19]~31_combout  = (\mux7|output1[19]~30_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a15 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a15 ),
	.datad(\mux7|output1[19]~30_combout ),
	.cin(gnd),
	.combout(\mux7|output1[19]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[19]~31 .lut_mask = 16'hFFA0;
defparam \mux7|output1[19]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~57 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~57_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a4 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[27]~47_combout 
// ))))

	.dataa(\mux7|output1[27]~47_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a4 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~57_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~57 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RT_DataIDEX~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N1
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[27]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [15]));

// Location: LCCOMB_X23_Y21_N22
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~58 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~58_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~57_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [15]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX~57_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datad(\regfile|Register_rtl_0_bypass [15]),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~58_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~58 .lut_mask = 16'h0E0C;
defparam \IDEXPipe|o_RT_DataIDEX~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N23
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~58_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [27]));

// Location: LCCOMB_X23_Y21_N24
cycloneii_lcell_comb \mux101|output1[27]~103 (
// Equation(s):
// \mux101|output1[27]~103_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[27]~47_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [27])))))

	.dataa(\mux7|output1[27]~47_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [27]),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[27]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[27]~103 .lut_mask = 16'h00AC;
defparam \mux101|output1[27]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneii_lcell_comb \mux101|output1[27]~127 (
// Equation(s):
// \mux101|output1[27]~127_combout  = (\mux101|output1[27]~103_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [27] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [27]),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[27]~103_combout ),
	.cin(gnd),
	.combout(\mux101|output1[27]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[27]~127 .lut_mask = 16'hFF80;
defparam \mux101|output1[27]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N26
cycloneii_lcell_comb \alu|ShiftRight0~60 (
// Equation(s):
// \alu|ShiftRight0~60_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[27]~127_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[26]~126_combout ))

	.dataa(vcc),
	.datab(\mux101|output1[26]~126_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[27]~127_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~60 .lut_mask = 16'hFC0C;
defparam \alu|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N10
cycloneii_lcell_comb \alu|ShiftRight0~62 (
// Equation(s):
// \alu|ShiftRight0~62_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~60_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~61_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~61_combout ),
	.datad(\alu|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~62 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N12
cycloneii_lcell_comb \alu|ShiftRight0~51 (
// Equation(s):
// \alu|ShiftRight0~51_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~49_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~50_combout ))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~50_combout ),
	.datad(\alu|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~51 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N26
cycloneii_lcell_comb \alu|ShiftRight0~109 (
// Equation(s):
// \alu|ShiftRight0~109_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~51_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~62_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~62_combout ),
	.datad(\alu|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~109 .lut_mask = 16'h3210;
defparam \alu|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N22
cycloneii_lcell_comb \alu|ShiftRight0~157 (
// Equation(s):
// \alu|ShiftRight0~157_combout  = (\alu|ShiftRight0~109_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~109_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~157_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~157 .lut_mask = 16'hFFC0;
defparam \alu|ShiftRight0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N30
cycloneii_lcell_comb \alu|ShiftRight0~156 (
// Equation(s):
// \alu|ShiftRight0~156_combout  = (!\alu|O_out[2]~65_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~65_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|O_out[2]~65_combout ),
	.datad(\alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~156_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~156 .lut_mask = 16'h0B08;
defparam \alu|ShiftRight0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N16
cycloneii_lcell_comb \alu|O_out[12]~66 (
// Equation(s):
// \alu|O_out[12]~66_combout  = (\alu|O_out[8]~31_combout  & (((\alu|O_out[8]~34_combout )))) # (!\alu|O_out[8]~31_combout  & ((\alu|O_out[8]~34_combout  & ((\alu|ShiftRight0~156_combout ))) # (!\alu|O_out[8]~34_combout  & (\alu|ShiftLeft0~88_combout ))))

	.dataa(\alu|O_out[8]~31_combout ),
	.datab(\alu|ShiftLeft0~88_combout ),
	.datac(\alu|ShiftRight0~156_combout ),
	.datad(\alu|O_out[8]~34_combout ),
	.cin(gnd),
	.combout(\alu|O_out[12]~66_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[12]~66 .lut_mask = 16'hFA44;
defparam \alu|O_out[12]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N16
cycloneii_lcell_comb \alu|O_out[12]~67 (
// Equation(s):
// \alu|O_out[12]~67_combout  = (\alu|O_out[12]~66_combout  & (((\alu|ShiftRight0~157_combout ) # (!\alu|O_out[8]~31_combout )))) # (!\alu|O_out[12]~66_combout  & (\alu|ShiftRight0~108_combout  & ((\alu|O_out[8]~31_combout ))))

	.dataa(\alu|ShiftRight0~108_combout ),
	.datab(\alu|ShiftRight0~157_combout ),
	.datac(\alu|O_out[12]~66_combout ),
	.datad(\alu|O_out[8]~31_combout ),
	.cin(gnd),
	.combout(\alu|O_out[12]~67_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[12]~67 .lut_mask = 16'hCAF0;
defparam \alu|O_out[12]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N12
cycloneii_lcell_comb \alu|O_out[12]~68 (
// Equation(s):
// \alu|O_out[12]~68_combout  = (\IDEXPipe|Func_inIDEX [4] & (((\alu|O_out[8]~30_combout ) # (\alu|O_out[12]~67_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|Add0~26_combout  & (!\alu|O_out[8]~30_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|Add0~26_combout ),
	.datac(\alu|O_out[8]~30_combout ),
	.datad(\alu|O_out[12]~67_combout ),
	.cin(gnd),
	.combout(\alu|O_out[12]~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[12]~68 .lut_mask = 16'hAEA4;
defparam \alu|O_out[12]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N22
cycloneii_lcell_comb \alu|O_out[12]~69 (
// Equation(s):
// \alu|O_out[12]~69_combout  = (\alu|O_out[8]~30_combout  & ((\alu|O_out[12]~68_combout  & (\mux2|output1[12]~51_combout )) # (!\alu|O_out[12]~68_combout  & ((\alu|O_out[12]~64_combout ))))) # (!\alu|O_out[8]~30_combout  & (((\alu|O_out[12]~68_combout ))))

	.dataa(\mux2|output1[12]~51_combout ),
	.datab(\alu|O_out[8]~30_combout ),
	.datac(\alu|O_out[12]~64_combout ),
	.datad(\alu|O_out[12]~68_combout ),
	.cin(gnd),
	.combout(\alu|O_out[12]~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[12]~69 .lut_mask = 16'hBBC0;
defparam \alu|O_out[12]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N2
cycloneii_lcell_comb \alu|O_out[12]~70 (
// Equation(s):
// \alu|O_out[12]~70_combout  = (!\EXMEMPipe|O_outEXMEM[15]~2_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[12]~75_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[12]~69_combout )))))

	.dataa(\EXMEMPipe|O_outEXMEM[15]~2_combout ),
	.datab(\muxShift1|output1[12]~75_combout ),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\alu|O_out[12]~69_combout ),
	.cin(gnd),
	.combout(\alu|O_out[12]~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[12]~70 .lut_mask = 16'h4540;
defparam \alu|O_out[12]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y28_N3
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[12]~70_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [12]));

// Location: LCFF_X22_Y22_N1
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [12]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [12]));

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \mux7|output1[12]~10 (
// Equation(s):
// \mux7|output1[12]~10_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [12])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [12])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [12]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [12]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[12]~10 .lut_mask = 16'h2230;
defparam \mux7|output1[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneii_lcell_comb \mux7|output1[12]~11 (
// Equation(s):
// \mux7|output1[12]~11_combout  = (\mux7|output1[12]~10_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a22 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a22 ),
	.datad(\mux7|output1[12]~10_combout ),
	.cin(gnd),
	.combout(\mux7|output1[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[12]~11 .lut_mask = 16'hFFC0;
defparam \mux7|output1[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N31
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[12]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [30]));

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~16 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~16_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~15_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [30]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~15_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\regfile|Register_rtl_0_bypass [30]),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~16_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~16 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N9
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [12]));

// Location: LCCOMB_X22_Y25_N0
cycloneii_lcell_comb \muxShift1|output1[12]~15 (
// Equation(s):
// \muxShift1|output1[12]~15_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[12]~11_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [12])))))

	.dataa(\mux7|output1[12]~11_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [12]),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\hdnsWB|hazardReg1~2_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[12]~15 .lut_mask = 16'hA0C0;
defparam \muxShift1|output1[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \muxShift1|output1[6]~18 (
// Equation(s):
// \muxShift1|output1[6]~18_combout  = (\hdnsWB|Equal6~0_combout  & (\IDEXPipe|o_RS_DataIDEX [6])) # (!\hdnsWB|Equal6~0_combout  & ((\hdnsWB|hazardReg1~1_combout  & ((\mux7|output1[6]~15_combout ))) # (!\hdnsWB|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [6]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [6]),
	.datab(\mux7|output1[6]~15_combout ),
	.datac(\hdnsWB|Equal6~0_combout ),
	.datad(\hdnsWB|hazardReg1~1_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[6]~18 .lut_mask = 16'hACAA;
defparam \muxShift1|output1[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneii_lcell_comb \muxShift1|output1[6]~19 (
// Equation(s):
// \muxShift1|output1[6]~19_combout  = (\hdns|hazardReg1~1_combout  & ((\hdnsWB|hazardReg1~0_combout  & ((\muxShift1|output1[6]~18_combout ))) # (!\hdnsWB|hazardReg1~0_combout  & (\IDEXPipe|o_RS_DataIDEX [6])))) # (!\hdns|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [6]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [6]),
	.datab(\hdns|hazardReg1~1_combout ),
	.datac(\hdnsWB|hazardReg1~0_combout ),
	.datad(\muxShift1|output1[6]~18_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[6]~19 .lut_mask = 16'hEA2A;
defparam \muxShift1|output1[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = (!\muxShift1|output1[5]~17_combout  & (!\muxShift1|output1[6]~19_combout  & !\muxShift1|output1[7]~21_combout ))

	.dataa(\muxShift1|output1[5]~17_combout ),
	.datab(\muxShift1|output1[6]~19_combout ),
	.datac(vcc),
	.datad(\muxShift1|output1[7]~21_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~1 .lut_mask = 16'h0011;
defparam \alu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N26
cycloneii_lcell_comb \alu|Equal0~4 (
// Equation(s):
// \alu|Equal0~4_combout  = (!\muxShift1|output1[12]~15_combout  & ((\alu|Equal0~3_combout ) # ((\hdnsMEM|hazardReg1~10_combout  & \alu|Equal0~1_combout ))))

	.dataa(\alu|Equal0~3_combout ),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\muxShift1|output1[12]~15_combout ),
	.datad(\alu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~4 .lut_mask = 16'h0E0A;
defparam \alu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N18
cycloneii_lcell_comb \muxShift1|output1[19]~34 (
// Equation(s):
// \muxShift1|output1[19]~34_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[19]~31_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [19]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [19]),
	.datab(\mux7|output1[19]~31_combout ),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[19]~34_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[19]~34 .lut_mask = 16'hCA00;
defparam \muxShift1|output1[19]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N4
cycloneii_lcell_comb \muxShift1|output1[19]~35 (
// Equation(s):
// \muxShift1|output1[19]~35_combout  = (\muxShift1|output1[19]~34_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [19] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [19]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[19]~34_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[19]~35_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[19]~35 .lut_mask = 16'hFF04;
defparam \muxShift1|output1[19]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N6
cycloneii_lcell_comb \muxShift1|output1[17]~30 (
// Equation(s):
// \muxShift1|output1[17]~30_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[17]~27_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [17]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [17]),
	.datab(\mux7|output1[17]~27_combout ),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\hdnsWB|hazardReg1~2_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[17]~30_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[17]~30 .lut_mask = 16'hC0A0;
defparam \muxShift1|output1[17]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N16
cycloneii_lcell_comb \muxShift1|output1[17]~31 (
// Equation(s):
// \muxShift1|output1[17]~31_combout  = (\muxShift1|output1[17]~30_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (\EXMEMPipe|O_outEXMEM [17] & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [17]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[17]~30_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[17]~31_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[17]~31 .lut_mask = 16'hFF04;
defparam \muxShift1|output1[17]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N20
cycloneii_lcell_comb \alu|Equal0~6 (
// Equation(s):
// \alu|Equal0~6_combout  = (!\muxShift1|output1[18]~33_combout  & (!\muxShift1|output1[19]~35_combout  & (!\muxShift1|output1[17]~31_combout  & !\muxShift1|output1[20]~37_combout )))

	.dataa(\muxShift1|output1[18]~33_combout ),
	.datab(\muxShift1|output1[19]~35_combout ),
	.datac(\muxShift1|output1[17]~31_combout ),
	.datad(\muxShift1|output1[20]~37_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~6 .lut_mask = 16'h0001;
defparam \alu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N28
cycloneii_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (!\muxShift1|output1[11]~10_combout  & (!\muxShift1|output1[9]~7_combout  & (!\muxShift1|output1[10]~13_combout  & !\muxShift1|output1[8]~4_combout )))

	.dataa(\muxShift1|output1[11]~10_combout ),
	.datab(\muxShift1|output1[9]~7_combout ),
	.datac(\muxShift1|output1[10]~13_combout ),
	.datad(\muxShift1|output1[8]~4_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~0 .lut_mask = 16'h0001;
defparam \alu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N6
cycloneii_lcell_comb \alu|Equal0~7 (
// Equation(s):
// \alu|Equal0~7_combout  = (\alu|Equal0~5_combout  & (\alu|Equal0~4_combout  & (\alu|Equal0~6_combout  & \alu|Equal0~0_combout )))

	.dataa(\alu|Equal0~5_combout ),
	.datab(\alu|Equal0~4_combout ),
	.datac(\alu|Equal0~6_combout ),
	.datad(\alu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~7 .lut_mask = 16'h8000;
defparam \alu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~51 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~51_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a4 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[27]~47_combout 
// ))))

	.dataa(\mux7|output1[27]~47_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~51_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~51 .lut_mask = 16'hE020;
defparam \IDEXPipe|o_RS_DataIDEX~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~52 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~52_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~51_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [15]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [15]),
	.datac(\IDEXPipe|o_RS_DataIDEX~51_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~52_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~52 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N9
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [27]));

// Location: LCCOMB_X22_Y24_N10
cycloneii_lcell_comb \muxShift1|output1[27]~50 (
// Equation(s):
// \muxShift1|output1[27]~50_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[27]~47_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [27])))))

	.dataa(\mux7|output1[27]~47_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [27]),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\hdnsWB|hazardReg1~2_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[27]~50_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[27]~50 .lut_mask = 16'hA0C0;
defparam \muxShift1|output1[27]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneii_lcell_comb \muxShift1|output1[27]~51 (
// Equation(s):
// \muxShift1|output1[27]~51_combout  = (\muxShift1|output1[27]~50_combout ) # ((\EXMEMPipe|O_outEXMEM [27] & (!\hdnsMEM|hazardReg1~10_combout  & !\IDEXPipe|muxShiftSelectIDEX~regout )))

	.dataa(\EXMEMPipe|O_outEXMEM [27]),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datad(\muxShift1|output1[27]~50_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[27]~51 .lut_mask = 16'hFF02;
defparam \muxShift1|output1[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneii_lcell_comb \alu|Equal0~9 (
// Equation(s):
// \alu|Equal0~9_combout  = (!\muxShift1|output1[25]~47_combout  & (!\muxShift1|output1[28]~53_combout  & (!\muxShift1|output1[26]~49_combout  & !\muxShift1|output1[27]~51_combout )))

	.dataa(\muxShift1|output1[25]~47_combout ),
	.datab(\muxShift1|output1[28]~53_combout ),
	.datac(\muxShift1|output1[26]~49_combout ),
	.datad(\muxShift1|output1[27]~51_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~9 .lut_mask = 16'h0001;
defparam \alu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N12
cycloneii_lcell_comb \alu|Equal0~8 (
// Equation(s):
// \alu|Equal0~8_combout  = (!\muxShift1|output1[22]~41_combout  & (!\muxShift1|output1[24]~45_combout  & (!\muxShift1|output1[23]~43_combout  & !\muxShift1|output1[21]~39_combout )))

	.dataa(\muxShift1|output1[22]~41_combout ),
	.datab(\muxShift1|output1[24]~45_combout ),
	.datac(\muxShift1|output1[23]~43_combout ),
	.datad(\muxShift1|output1[21]~39_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~8 .lut_mask = 16'h0001;
defparam \alu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N18
cycloneii_lcell_comb \alu|Equal0~10 (
// Equation(s):
// \alu|Equal0~10_combout  = (!\muxShift1|output1[29]~55_combout  & (!\muxShift1|output1[30]~57_combout  & (\alu|Equal0~9_combout  & \alu|Equal0~8_combout )))

	.dataa(\muxShift1|output1[29]~55_combout ),
	.datab(\muxShift1|output1[30]~57_combout ),
	.datac(\alu|Equal0~9_combout ),
	.datad(\alu|Equal0~8_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~10 .lut_mask = 16'h1000;
defparam \alu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N12
cycloneii_lcell_comb \alu|ShiftLeft0~60 (
// Equation(s):
// \alu|ShiftLeft0~60_combout  = (\muxShift1|output1[31]~1_combout ) # ((!\alu|Equal0~10_combout ) # (!\alu|Equal0~7_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[31]~1_combout ),
	.datac(\alu|Equal0~7_combout ),
	.datad(\alu|Equal0~10_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~60 .lut_mask = 16'hCFFF;
defparam \alu|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N0
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[15]~0 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[15]~0_combout  = (\alu|O_out[2]~21_combout ) # ((\IDEXPipe|Func_inIDEX [0] & !\alu|ShiftLeft0~60_combout ))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~60_combout ),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[15]~0 .lut_mask = 16'hFF0A;
defparam \EXMEMPipe|O_outEXMEM[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N6
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[15]~1 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[15]~1_combout  = (\IDEXPipe|Func_inIDEX [4] & (!\alu|O_out[8]~30_combout  & (!\IDEXPipe|Func_inIDEX [3] & !\EXMEMPipe|O_outEXMEM[15]~0_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (((\IDEXPipe|Func_inIDEX [3]))))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|O_out[8]~30_combout ),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\EXMEMPipe|O_outEXMEM[15]~0_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[15]~1 .lut_mask = 16'h5052;
defparam \EXMEMPipe|O_outEXMEM[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N16
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[15]~2 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[15]~2_combout  = ((\IDEXPipe|upperIDEX~regout ) # (\EXMEMPipe|O_outEXMEM[15]~1_combout )) # (!\IDEXPipe|Func_inIDEX [5])

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(vcc),
	.datac(\IDEXPipe|upperIDEX~regout ),
	.datad(\EXMEMPipe|O_outEXMEM[15]~1_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[15]~2 .lut_mask = 16'hFFF5;
defparam \EXMEMPipe|O_outEXMEM[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N26
cycloneii_lcell_comb \alu|O_out[15]~111 (
// Equation(s):
// \alu|O_out[15]~111_combout  = (\mux2|output1[15]~56_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[15]~27_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\mux2|output1[15]~56_combout  & ((\IDEXPipe|Func_inIDEX [1] & 
// (\muxShift1|output1[15]~27_combout  $ (\IDEXPipe|Func_inIDEX [0]))) # (!\IDEXPipe|Func_inIDEX [1] & (\muxShift1|output1[15]~27_combout  & \IDEXPipe|Func_inIDEX [0]))))

	.dataa(\mux2|output1[15]~56_combout ),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\muxShift1|output1[15]~27_combout ),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[15]~111 .lut_mask = 16'h3668;
defparam \alu|O_out[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N4
cycloneii_lcell_comb \mux101|output1[15]~78 (
// Equation(s):
// \mux101|output1[15]~78_combout  = (\EXMEMPipe|O_outEXMEM [15] & (\hdnsMEM|hazardReg2~7_combout  & \hdnsMEM|hazardReg1~9_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [15]),
	.datab(vcc),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\mux101|output1[15]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[15]~78 .lut_mask = 16'hA000;
defparam \mux101|output1[15]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N16
cycloneii_lcell_comb \mux2|output1[15]~56 (
// Equation(s):
// \mux2|output1[15]~56_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[15]~78_combout ) # (\mux101|output1[15]~79_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[15]~78_combout ),
	.datad(\mux101|output1[15]~79_combout ),
	.cin(gnd),
	.combout(\mux2|output1[15]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[15]~56 .lut_mask = 16'hBBB8;
defparam \mux2|output1[15]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N18
cycloneii_lcell_comb \alu|O_out[15]~115 (
// Equation(s):
// \alu|O_out[15]~115_combout  = (\alu|O_out[15]~114_combout  & (((\mux2|output1[15]~56_combout ) # (!\alu|O_out[8]~30_combout )))) # (!\alu|O_out[15]~114_combout  & (\alu|O_out[15]~111_combout  & (\alu|O_out[8]~30_combout )))

	.dataa(\alu|O_out[15]~114_combout ),
	.datab(\alu|O_out[15]~111_combout ),
	.datac(\alu|O_out[8]~30_combout ),
	.datad(\mux2|output1[15]~56_combout ),
	.cin(gnd),
	.combout(\alu|O_out[15]~115_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[15]~115 .lut_mask = 16'hEA4A;
defparam \alu|O_out[15]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y28_N8
cycloneii_lcell_comb \alu|O_out[15]~116 (
// Equation(s):
// \alu|O_out[15]~116_combout  = (!\EXMEMPipe|O_outEXMEM[15]~2_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[15]~27_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[15]~115_combout )))))

	.dataa(\muxShift1|output1[15]~27_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\EXMEMPipe|O_outEXMEM[15]~2_combout ),
	.datad(\alu|O_out[15]~115_combout ),
	.cin(gnd),
	.combout(\alu|O_out[15]~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[15]~116 .lut_mask = 16'h0B08;
defparam \alu|O_out[15]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y28_N9
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[15]~116_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [15]));

// Location: LCFF_X22_Y26_N11
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [15]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [15]));

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \IDEXPipe|lbunsigned_outIDEX~0 (
// Equation(s):
// \IDEXPipe|lbunsigned_outIDEX~0_combout  = (\IFIDPipe|instructionROMOutIFID [28] & (\hds|Equal2~0_combout  & (!\IFIDPipe|instructionROMOutIFID [26] & \IDEXPipe|instructionROMOutIDEX~20_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [28]),
	.datab(\hds|Equal2~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [26]),
	.datad(\IDEXPipe|instructionROMOutIDEX~20_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|lbunsigned_outIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|lbunsigned_outIDEX~0 .lut_mask = 16'h0800;
defparam \IDEXPipe|lbunsigned_outIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N11
cycloneii_lcell_ff \IDEXPipe|lbunsigned_outIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|lbunsigned_outIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|lbunsigned_outIDEX~regout ));

// Location: LCCOMB_X21_Y26_N26
cycloneii_lcell_comb \EXMEMPipe|lbunsigned_outEXMEM~feeder (
// Equation(s):
// \EXMEMPipe|lbunsigned_outEXMEM~feeder_combout  = \IDEXPipe|lbunsigned_outIDEX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|lbunsigned_outIDEX~regout ),
	.cin(gnd),
	.combout(\EXMEMPipe|lbunsigned_outEXMEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|lbunsigned_outEXMEM~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|lbunsigned_outEXMEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N27
cycloneii_lcell_ff \EXMEMPipe|lbunsigned_outEXMEM (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|lbunsigned_outEXMEM~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|lbunsigned_outEXMEM~regout ));

// Location: LCCOMB_X22_Y26_N8
cycloneii_lcell_comb \dmem|readdata_out[15]~33 (
// Equation(s):
// \dmem|readdata_out[15]~33_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout  & (\dmem|Selector24~2_combout )) # (!\EXMEMPipe|lbsigned_outEXMEM~regout  & (((\dmem|Selector16~3_combout  & !\EXMEMPipe|lbunsigned_outEXMEM~regout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\dmem|Selector24~2_combout ),
	.datac(\dmem|Selector16~3_combout ),
	.datad(\EXMEMPipe|lbunsigned_outEXMEM~regout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[15]~33 .lut_mask = 16'h88D8;
defparam \dmem|readdata_out[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N9
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[15]~33_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [15]));

// Location: LCCOMB_X22_Y26_N10
cycloneii_lcell_comb \mux7|output1[15]~22 (
// Equation(s):
// \mux7|output1[15]~22_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|readdata_outMEMWB [15]))) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|O_outMEMWB [15]))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [15]),
	.datad(\MEMWBPipe|readdata_outMEMWB [15]),
	.cin(gnd),
	.combout(\mux7|output1[15]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[15]~22 .lut_mask = 16'h3210;
defparam \mux7|output1[15]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N20
cycloneii_lcell_comb \mux7|output1[15]~23 (
// Equation(s):
// \mux7|output1[15]~23_combout  = (\mux7|output1[15]~22_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a19 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a19 ),
	.datad(\mux7|output1[15]~22_combout ),
	.cin(gnd),
	.combout(\mux7|output1[15]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[15]~23 .lut_mask = 16'hFFC0;
defparam \mux7|output1[15]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N23
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[15]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [27]));

// Location: LCCOMB_X22_Y26_N30
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~34 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~34_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~33_combout ) # ((\regfile|Register_rtl_0_bypass [27] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~33_combout ),
	.datab(\regfile|Register_rtl_0_bypass [27]),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~34_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~34 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RT_DataIDEX~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N31
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [15]));

// Location: LCCOMB_X22_Y26_N12
cycloneii_lcell_comb \mux101|output1[15]~79 (
// Equation(s):
// \mux101|output1[15]~79_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[15]~23_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [15])))))

	.dataa(\mux7|output1[15]~23_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [15]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[15]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[15]~79 .lut_mask = 16'h0A0C;
defparam \mux101|output1[15]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N14
cycloneii_lcell_comb \mux101|output1[15]~119 (
// Equation(s):
// \mux101|output1[15]~119_combout  = (\mux101|output1[15]~79_combout ) # ((\EXMEMPipe|O_outEXMEM [15] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [15]),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\hdnsMEM|hazardReg2~7_combout ),
	.datad(\mux101|output1[15]~79_combout ),
	.cin(gnd),
	.combout(\mux101|output1[15]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[15]~119 .lut_mask = 16'hFF80;
defparam \mux101|output1[15]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N1
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[15]~119_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [15]));

// Location: LCCOMB_X30_Y27_N4
cycloneii_lcell_comb \dmem|stack_seg|rd[7]~0 (
// Equation(s):
// \dmem|stack_seg|rd[7]~0_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem0~8_regout ))

	.dataa(\dmem|stack_seg|mem0~8_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[7]~0 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N4
cycloneii_lcell_comb \dmem|data_seg|mem0_rtl_0_bypass[35]~0 (
// Equation(s):
// \dmem|data_seg|mem0_rtl_0_bypass[35]~0_combout  = !\EXMEMPipe|o_RT_DataEXMEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [7]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0_rtl_0_bypass[35]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0_bypass[35]~0 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem0_rtl_0_bypass[35]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N5
cycloneii_lcell_ff \dmem|data_seg|mem0_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0_rtl_0_bypass[35]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0_rtl_0_bypass [35]));

// Location: LCCOMB_X30_Y27_N24
cycloneii_lcell_comb \dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell (
// Equation(s):
// \dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell_combout  = !\dmem|data_seg|mem0_rtl_0_bypass [35]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y27_N5
cycloneii_lcell_ff \dmem|stack_seg|rd[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[7]~0_combout ),
	.sdata(\dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [7]));

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[7]));
// synopsys translate_off
defparam \serial_in[7]~I .input_async_reset = "none";
defparam \serial_in[7]~I .input_power_up = "low";
defparam \serial_in[7]~I .input_register_mode = "none";
defparam \serial_in[7]~I .input_sync_reset = "none";
defparam \serial_in[7]~I .oe_async_reset = "none";
defparam \serial_in[7]~I .oe_power_up = "low";
defparam \serial_in[7]~I .oe_register_mode = "none";
defparam \serial_in[7]~I .oe_sync_reset = "none";
defparam \serial_in[7]~I .operation_mode = "input";
defparam \serial_in[7]~I .output_async_reset = "none";
defparam \serial_in[7]~I .output_power_up = "low";
defparam \serial_in[7]~I .output_register_mode = "none";
defparam \serial_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N2
cycloneii_lcell_comb \dmem|Selector24~0 (
// Equation(s):
// \dmem|Selector24~0_combout  = (!\EXMEMPipe|O_outEXMEM [3] & (\EXMEMPipe|O_outEXMEM [2] & (\dmem|ser|Equal0~0_combout  & \serial_in~combout [7])))

	.dataa(\EXMEMPipe|O_outEXMEM [3]),
	.datab(\EXMEMPipe|O_outEXMEM [2]),
	.datac(\dmem|ser|Equal0~0_combout ),
	.datad(\serial_in~combout [7]),
	.cin(gnd),
	.combout(\dmem|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector24~0 .lut_mask = 16'h4000;
defparam \dmem|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cycloneii_lcell_comb \dmem|heap_seg|rd[7]~0 (
// Equation(s):
// \dmem|heap_seg|rd[7]~0_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem0~8_regout ))

	.dataa(\dmem|heap_seg|mem0~8_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[7]~0 .lut_mask = 16'hDD11;
defparam \dmem|heap_seg|rd[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N5
cycloneii_lcell_ff \dmem|heap_seg|rd[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[7]~0_combout ),
	.sdata(\dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [7]));

// Location: LCCOMB_X29_Y28_N16
cycloneii_lcell_comb \dmem|data_seg|mem0~16 (
// Equation(s):
// \dmem|data_seg|mem0~16_combout  = !\EXMEMPipe|o_RT_DataEXMEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~16 .lut_mask = 16'h0F0F;
defparam \dmem|data_seg|mem0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N17
cycloneii_lcell_ff \dmem|data_seg|mem0~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~8_regout ));

// Location: LCCOMB_X30_Y28_N24
cycloneii_lcell_comb \dmem|data_seg|rd[7]~0 (
// Equation(s):
// \dmem|data_seg|rd[7]~0_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem0~8_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem0~8_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[7]~0 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N25
cycloneii_lcell_ff \dmem|data_seg|rd[7] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[7]~0_combout ),
	.sdata(\dmem|data_seg|mem0_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [7]));

// Location: LCCOMB_X30_Y27_N2
cycloneii_lcell_comb \dmem|Selector24~1 (
// Equation(s):
// \dmem|Selector24~1_combout  = (\dmem|Equal1~0_combout  & ((\dmem|heap_seg|rd [7]) # ((\dmem|Equal0~5_combout  & \dmem|data_seg|rd [7])))) # (!\dmem|Equal1~0_combout  & (\dmem|Equal0~5_combout  & ((\dmem|data_seg|rd [7]))))

	.dataa(\dmem|Equal1~0_combout ),
	.datab(\dmem|Equal0~5_combout ),
	.datac(\dmem|heap_seg|rd [7]),
	.datad(\dmem|data_seg|rd [7]),
	.cin(gnd),
	.combout(\dmem|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector24~1 .lut_mask = 16'hECA0;
defparam \dmem|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cycloneii_lcell_comb \dmem|Selector24~2 (
// Equation(s):
// \dmem|Selector24~2_combout  = (\dmem|Selector24~0_combout ) # ((\dmem|Selector24~1_combout ) # ((\dmem|Equal2~5_combout  & \dmem|stack_seg|rd [7])))

	.dataa(\dmem|Equal2~5_combout ),
	.datab(\dmem|stack_seg|rd [7]),
	.datac(\dmem|Selector24~0_combout ),
	.datad(\dmem|Selector24~1_combout ),
	.cin(gnd),
	.combout(\dmem|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector24~2 .lut_mask = 16'hFFF8;
defparam \dmem|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N13
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dmem|Selector24~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [7]));

// Location: LCCOMB_X25_Y25_N12
cycloneii_lcell_comb \mux7|output1[7]~16 (
// Equation(s):
// \mux7|output1[7]~16_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|readdata_outMEMWB [7]))) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|O_outMEMWB [7]))))

	.dataa(\MEMWBPipe|O_outMEMWB [7]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\MEMWBPipe|readdata_outMEMWB [7]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[7]~16 .lut_mask = 16'h00E2;
defparam \mux7|output1[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N24
cycloneii_lcell_comb \mux7|output1[7]~17 (
// Equation(s):
// \mux7|output1[7]~17_combout  = (\mux7|output1[7]~16_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a27 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a27 ),
	.datad(\mux7|output1[7]~16_combout ),
	.cin(gnd),
	.combout(\mux7|output1[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[7]~17 .lut_mask = 16'hFFA0;
defparam \mux7|output1[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \muxShift1|output1[7]~20 (
// Equation(s):
// \muxShift1|output1[7]~20_combout  = (\hdnsWB|Equal6~0_combout  & (\IDEXPipe|o_RS_DataIDEX [7])) # (!\hdnsWB|Equal6~0_combout  & ((\hdnsWB|hazardReg1~1_combout  & ((\mux7|output1[7]~17_combout ))) # (!\hdnsWB|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [7]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [7]),
	.datab(\mux7|output1[7]~17_combout ),
	.datac(\hdnsWB|Equal6~0_combout ),
	.datad(\hdnsWB|hazardReg1~1_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[7]~20 .lut_mask = 16'hACAA;
defparam \muxShift1|output1[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \muxShift1|output1[7]~21 (
// Equation(s):
// \muxShift1|output1[7]~21_combout  = (\hdns|hazardReg1~1_combout  & ((\hdnsWB|hazardReg1~0_combout  & ((\muxShift1|output1[7]~20_combout ))) # (!\hdnsWB|hazardReg1~0_combout  & (\IDEXPipe|o_RS_DataIDEX [7])))) # (!\hdns|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [7]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [7]),
	.datab(\hdns|hazardReg1~1_combout ),
	.datac(\hdnsWB|hazardReg1~0_combout ),
	.datad(\muxShift1|output1[7]~20_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[7]~21 .lut_mask = 16'hEA2A;
defparam \muxShift1|output1[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneii_lcell_comb \muxShift1|output1[7]~74 (
// Equation(s):
// \muxShift1|output1[7]~74_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[7]~21_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [7]))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [7]),
	.datac(\muxShift1|output1[7]~21_combout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[7]~74 .lut_mask = 16'h5044;
defparam \muxShift1|output1[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N20
cycloneii_lcell_comb \alu|ShiftRight0~74 (
// Equation(s):
// \alu|ShiftRight0~74_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[12]~51_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[11]~49_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux2|output1[11]~49_combout ),
	.datad(\mux2|output1[12]~51_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~74 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N22
cycloneii_lcell_comb \alu|ShiftRight0~91 (
// Equation(s):
// \alu|ShiftRight0~91_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[0]~68_combout  & (\mux101|output1[14]~118_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[13]~135_combout )))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[14]~118_combout ),
	.datad(\mux101|output1[13]~135_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~91 .lut_mask = 16'h3120;
defparam \alu|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N16
cycloneii_lcell_comb \alu|ShiftRight0~92 (
// Equation(s):
// \alu|ShiftRight0~92_combout  = (\muxShift1|output1[1]~71_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|ShiftRight0~91_combout )))) # (!\muxShift1|output1[1]~71_combout  & (((\alu|ShiftRight0~74_combout ))))

	.dataa(\mux2|output1[13]~52_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~74_combout ),
	.datad(\alu|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~92 .lut_mask = 16'hFCB8;
defparam \alu|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N2
cycloneii_lcell_comb \alu|ShiftRight0~75 (
// Equation(s):
// \alu|ShiftRight0~75_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[10]~117_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[9]~114_combout ))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux101|output1[9]~114_combout ),
	.datad(\mux101|output1[10]~117_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~75 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N30
cycloneii_lcell_comb \alu|ShiftRight0~123 (
// Equation(s):
// \alu|ShiftRight0~123_combout  = (\muxShift1|output1[1]~71_combout  & (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~75_combout )))) # (!\muxShift1|output1[1]~71_combout  & (((\alu|ShiftRight0~112_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~112_combout ),
	.datad(\alu|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~123_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~123 .lut_mask = 16'h7250;
defparam \alu|ShiftRight0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N30
cycloneii_lcell_comb \alu|O_out[7]~92 (
// Equation(s):
// \alu|O_out[7]~92_combout  = (\alu|O_out[4]~75_combout  & ((\alu|O_out[4]~74_combout ) # ((\alu|ShiftRight0~92_combout )))) # (!\alu|O_out[4]~75_combout  & (!\alu|O_out[4]~74_combout  & ((\alu|ShiftRight0~123_combout ))))

	.dataa(\alu|O_out[4]~75_combout ),
	.datab(\alu|O_out[4]~74_combout ),
	.datac(\alu|ShiftRight0~92_combout ),
	.datad(\alu|ShiftRight0~123_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~92 .lut_mask = 16'hB9A8;
defparam \alu|O_out[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N8
cycloneii_lcell_comb \alu|ShiftRight0~68 (
// Equation(s):
// \alu|ShiftRight0~68_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[18]~122_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[17]~121_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[17]~121_combout ),
	.datad(\mux101|output1[18]~122_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~68 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N18
cycloneii_lcell_comb \alu|ShiftRight0~78 (
// Equation(s):
// \alu|ShiftRight0~78_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[16]~120_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[15]~119_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[15]~119_combout ),
	.datad(\mux101|output1[16]~120_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~78 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N12
cycloneii_lcell_comb \alu|ShiftRight0~90 (
// Equation(s):
// \alu|ShiftRight0~90_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~68_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~78_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~68_combout ),
	.datad(\alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~90 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N6
cycloneii_lcell_comb \alu|ShiftRight0~122 (
// Equation(s):
// \alu|ShiftRight0~122_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~90_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~87_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftRight0~90_combout ),
	.datad(\alu|ShiftRight0~87_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~122 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N28
cycloneii_lcell_comb \alu|ShiftRight0~162 (
// Equation(s):
// \alu|ShiftRight0~162_combout  = (\alu|ShiftRight0~122_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(vcc),
	.datad(\alu|ShiftRight0~122_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~162_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~162 .lut_mask = 16'hFF88;
defparam \alu|ShiftRight0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N18
cycloneii_lcell_comb \alu|O_out[7]~93 (
// Equation(s):
// \alu|O_out[7]~93_combout  = (\alu|O_out[4]~74_combout  & ((\alu|O_out[7]~92_combout  & (\alu|ShiftRight0~126_combout )) # (!\alu|O_out[7]~92_combout  & ((\alu|ShiftRight0~162_combout ))))) # (!\alu|O_out[4]~74_combout  & (\alu|O_out[7]~92_combout ))

	.dataa(\alu|O_out[4]~74_combout ),
	.datab(\alu|O_out[7]~92_combout ),
	.datac(\alu|ShiftRight0~126_combout ),
	.datad(\alu|ShiftRight0~162_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~93 .lut_mask = 16'hE6C4;
defparam \alu|O_out[7]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N0
cycloneii_lcell_comb \alu|O_out[7]~281 (
// Equation(s):
// \alu|O_out[7]~281_combout  = (\alu|Equal0~10_combout  & (!\muxShift1|output1[31]~1_combout  & (\alu|Equal0~7_combout  & \alu|O_out[7]~93_combout )))

	.dataa(\alu|Equal0~10_combout ),
	.datab(\muxShift1|output1[31]~1_combout ),
	.datac(\alu|Equal0~7_combout ),
	.datad(\alu|O_out[7]~93_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~281_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~281 .lut_mask = 16'h2000;
defparam \alu|O_out[7]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N10
cycloneii_lcell_comb \alu|O_out[7]~94 (
// Equation(s):
// \alu|O_out[7]~94_combout  = (\alu|O_out[4]~73_combout  & ((\alu|O_out[4]~72_combout  & ((\alu|O_out[7]~281_combout ))) # (!\alu|O_out[4]~72_combout  & (\alu|Add0~16_combout )))) # (!\alu|O_out[4]~73_combout  & (\alu|O_out[4]~72_combout ))

	.dataa(\alu|O_out[4]~73_combout ),
	.datab(\alu|O_out[4]~72_combout ),
	.datac(\alu|Add0~16_combout ),
	.datad(\alu|O_out[7]~281_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~94 .lut_mask = 16'hEC64;
defparam \alu|O_out[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N4
cycloneii_lcell_comb \alu|O_out[7]~95 (
// Equation(s):
// \alu|O_out[7]~95_combout  = (\alu|O_out[4]~285_combout  & ((\alu|O_out[7]~94_combout  & (\mux2|output1[7]~50_combout )) # (!\alu|O_out[7]~94_combout  & ((\alu|ShiftLeft0~92_combout ))))) # (!\alu|O_out[4]~285_combout  & (((\alu|O_out[7]~94_combout ))))

	.dataa(\mux2|output1[7]~50_combout ),
	.datab(\alu|O_out[4]~285_combout ),
	.datac(\alu|ShiftLeft0~92_combout ),
	.datad(\alu|O_out[7]~94_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~95 .lut_mask = 16'hBBC0;
defparam \alu|O_out[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N28
cycloneii_lcell_comb \alu|O_out[7]~97 (
// Equation(s):
// \alu|O_out[7]~97_combout  = (\IDEXPipe|Func_inIDEX [4] & (((\alu|O_out[7]~95_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & ((\IDEXPipe|Func_inIDEX [2] & (\alu|O_out[7]~96_combout )) # (!\IDEXPipe|Func_inIDEX [2] & ((\alu|O_out[7]~95_combout )))))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|O_out[7]~96_combout ),
	.datac(\IDEXPipe|Func_inIDEX [2]),
	.datad(\alu|O_out[7]~95_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~97 .lut_mask = 16'hEF40;
defparam \alu|O_out[7]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N26
cycloneii_lcell_comb \alu|O_out[7]~98 (
// Equation(s):
// \alu|O_out[7]~98_combout  = (\alu|O_out[4]~27_combout  & ((\alu|O_out[7]~91_combout ) # ((!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[7]~97_combout ))))

	.dataa(\alu|O_out[7]~91_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[4]~27_combout ),
	.datad(\alu|O_out[7]~97_combout ),
	.cin(gnd),
	.combout(\alu|O_out[7]~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[7]~98 .lut_mask = 16'hB0A0;
defparam \alu|O_out[7]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N11
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[7]~98_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [7]));

// Location: LCCOMB_X25_Y25_N14
cycloneii_lcell_comb \mux101|output1[7]~70 (
// Equation(s):
// \mux101|output1[7]~70_combout  = (\EXMEMPipe|O_outEXMEM [7] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [7]),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[7]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[7]~70 .lut_mask = 16'hC000;
defparam \mux101|output1[7]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N20
cycloneii_lcell_comb \mux2|output1[7]~50 (
// Equation(s):
// \mux2|output1[7]~50_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [7])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[7]~70_combout ) # (\mux101|output1[7]~71_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [7]),
	.datac(\mux101|output1[7]~70_combout ),
	.datad(\mux101|output1[7]~71_combout ),
	.cin(gnd),
	.combout(\mux2|output1[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[7]~50 .lut_mask = 16'hDDD8;
defparam \mux2|output1[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N8
cycloneii_lcell_comb \alu|ShiftRight0~112 (
// Equation(s):
// \alu|ShiftRight0~112_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[8]~39_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[7]~50_combout ))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(vcc),
	.datac(\mux2|output1[7]~50_combout ),
	.datad(\mux2|output1[8]~39_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~112 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N22
cycloneii_lcell_comb \alu|ShiftRight0~113 (
// Equation(s):
// \alu|ShiftRight0~113_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[6]~47_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[5]~48_combout )))

	.dataa(\mux2|output1[6]~47_combout ),
	.datab(vcc),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux2|output1[5]~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~113 .lut_mask = 16'hAFA0;
defparam \alu|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N6
cycloneii_lcell_comb \alu|ShiftRight0~114 (
// Equation(s):
// \alu|ShiftRight0~114_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~112_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~113_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~112_combout ),
	.datad(\alu|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~114 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cycloneii_lcell_comb \alu|ShiftRight0~141 (
// Equation(s):
// \alu|ShiftRight0~141_combout  = (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftRight0~140_combout ) # ((!\muxShift1|output1[2]~62_combout  & \alu|ShiftRight0~114_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|ShiftRight0~140_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftRight0~114_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~141_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~141 .lut_mask = 16'h4544;
defparam \alu|ShiftRight0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cycloneii_lcell_comb \alu|ShiftRight0~77 (
// Equation(s):
// \alu|ShiftRight0~77_combout  = (!\muxShift1|output1[1]~71_combout  & ((\muxShift1|output1[0]~68_combout  & (\mux101|output1[14]~118_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[13]~135_combout )))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[14]~118_combout ),
	.datad(\mux101|output1[13]~135_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~77 .lut_mask = 16'h5140;
defparam \alu|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N8
cycloneii_lcell_comb \alu|ShiftRight0~79 (
// Equation(s):
// \alu|ShiftRight0~79_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~77_combout ) # ((\muxShift1|output1[1]~71_combout  & \alu|ShiftRight0~78_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~78_combout ),
	.datad(\alu|ShiftRight0~77_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~79 .lut_mask = 16'h3320;
defparam \alu|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N28
cycloneii_lcell_comb \alu|ShiftRight0~76 (
// Equation(s):
// \alu|ShiftRight0~76_combout  = (\muxShift1|output1[1]~71_combout  & (((\alu|ShiftRight0~74_combout )))) # (!\muxShift1|output1[1]~71_combout  & (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~75_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~74_combout ),
	.datad(\alu|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~76 .lut_mask = 16'hB1A0;
defparam \alu|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneii_lcell_comb \alu|ShiftRight0~80 (
// Equation(s):
// \alu|ShiftRight0~80_combout  = (\muxShift1|output1[2]~62_combout  & (((\alu|ShiftRight0~76_combout )))) # (!\muxShift1|output1[2]~62_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|ShiftRight0~79_combout ))))

	.dataa(\mux2|output1[13]~52_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftRight0~79_combout ),
	.datad(\alu|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~80 .lut_mask = 16'hFE32;
defparam \alu|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cycloneii_lcell_comb \alu|ShiftRight0~142 (
// Equation(s):
// \alu|ShiftRight0~142_combout  = (\muxShift1|output1[4]~59_combout  & ((\alu|ShiftRight0~141_combout ) # ((\muxShift1|output1[3]~65_combout  & \alu|ShiftRight0~80_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[4]~59_combout ),
	.datac(\alu|ShiftRight0~141_combout ),
	.datad(\alu|ShiftRight0~80_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~142 .lut_mask = 16'hC8C0;
defparam \alu|ShiftRight0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cycloneii_lcell_comb \alu|ShiftRight0~69 (
// Equation(s):
// \alu|ShiftRight0~69_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~67_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~68_combout ))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~68_combout ),
	.datad(\alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~69 .lut_mask = 16'hFA50;
defparam \alu|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N30
cycloneii_lcell_comb \alu|ShiftRight0~73 (
// Equation(s):
// \alu|ShiftRight0~73_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~69_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~72_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~72_combout ),
	.datad(\alu|ShiftRight0~69_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~73 .lut_mask = 16'h3210;
defparam \alu|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N2
cycloneii_lcell_comb \alu|ShiftRight0~147 (
// Equation(s):
// \alu|ShiftRight0~147_combout  = (\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~83_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftRight0~83_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~147_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~147 .lut_mask = 16'hD080;
defparam \alu|ShiftRight0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N26
cycloneii_lcell_comb \alu|ShiftRight0~130 (
// Equation(s):
// \alu|ShiftRight0~130_combout  = (\alu|ShiftRight0~147_combout ) # ((!\muxShift1|output1[2]~62_combout  & \alu|ShiftRight0~85_combout ))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~85_combout ),
	.datad(\alu|ShiftRight0~147_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~130 .lut_mask = 16'hFF50;
defparam \alu|ShiftRight0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N24
cycloneii_lcell_comb \alu|ShiftRight0~131 (
// Equation(s):
// \alu|ShiftRight0~131_combout  = (\muxShift1|output1[3]~65_combout  & (((\alu|ShiftRight0~130_combout )))) # (!\muxShift1|output1[3]~65_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|ShiftRight0~73_combout ))))

	.dataa(\mux2|output1[13]~52_combout ),
	.datab(\alu|ShiftRight0~73_combout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftRight0~130_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~131 .lut_mask = 16'hFE0E;
defparam \alu|ShiftRight0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cycloneii_lcell_comb \alu|ShiftRight0~143 (
// Equation(s):
// \alu|ShiftRight0~143_combout  = (\alu|ShiftRight0~142_combout ) # ((!\muxShift1|output1[4]~59_combout  & \alu|ShiftRight0~131_combout ))

	.dataa(\muxShift1|output1[4]~59_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~142_combout ),
	.datad(\alu|ShiftRight0~131_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~143_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~143 .lut_mask = 16'hF5F0;
defparam \alu|ShiftRight0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N8
cycloneii_lcell_comb \alu|O_out~274 (
// Equation(s):
// \alu|O_out~274_combout  = (\IDEXPipe|Func_inIDEX [0] & (!\alu|ShiftLeft0~60_combout  & ((\alu|ShiftRight0~143_combout )))) # (!\IDEXPipe|Func_inIDEX [0] & (((\alu|O_out~273_combout ))))

	.dataa(\alu|ShiftLeft0~60_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|O_out~273_combout ),
	.datad(\alu|ShiftRight0~143_combout ),
	.cin(gnd),
	.combout(\alu|O_out~274_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~274 .lut_mask = 16'h7430;
defparam \alu|O_out~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
cycloneii_lcell_comb \alu|O_out~271 (
// Equation(s):
// \alu|O_out~271_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[1]~71_combout ) # (\mux2|output1[1]~42_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & (\muxShift1|output1[1]~71_combout  
// $ (\mux2|output1[1]~42_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\muxShift1|output1[1]~71_combout  & \mux2|output1[1]~42_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\mux2|output1[1]~42_combout ),
	.cin(gnd),
	.combout(\alu|O_out~271_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~271 .lut_mask = 16'h5668;
defparam \alu|O_out~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N2
cycloneii_lcell_comb \alu|O_out~272 (
// Equation(s):
// \alu|O_out~272_combout  = (!\IDEXPipe|Func_inIDEX [4] & ((\IDEXPipe|Func_inIDEX [2] & (\alu|O_out~271_combout )) # (!\IDEXPipe|Func_inIDEX [2] & ((\alu|Add0~4_combout )))))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|O_out~271_combout ),
	.datac(\IDEXPipe|Func_inIDEX [2]),
	.datad(\alu|Add0~4_combout ),
	.cin(gnd),
	.combout(\alu|O_out~272_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~272 .lut_mask = 16'h4540;
defparam \alu|O_out~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N6
cycloneii_lcell_comb \alu|O_out~275 (
// Equation(s):
// \alu|O_out~275_combout  = (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out~272_combout ) # ((\IDEXPipe|Func_inIDEX [4] & \alu|O_out~274_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out~274_combout ),
	.datad(\alu|O_out~272_combout ),
	.cin(gnd),
	.combout(\alu|O_out~275_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~275 .lut_mask = 16'h3320;
defparam \alu|O_out~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N0
cycloneii_lcell_comb \alu|O_out~276 (
// Equation(s):
// \alu|O_out~276_combout  = (\IDEXPipe|Func_inIDEX [5] & ((\alu|O_out~275_combout ) # ((\alu|Branch_out~3_combout  & \muxShift1|output1[1]~71_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\alu|Branch_out~3_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\alu|O_out~275_combout ),
	.cin(gnd),
	.combout(\alu|O_out~276_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~276 .lut_mask = 16'hAA80;
defparam \alu|O_out~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y29_N1
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out~276_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|upperIDEX~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [1]));

// Location: LCCOMB_X23_Y26_N20
cycloneii_lcell_comb \mux101|output1[1]~57 (
// Equation(s):
// \mux101|output1[1]~57_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [1] & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [1]),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[1]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[1]~57 .lut_mask = 16'h8800;
defparam \mux101|output1[1]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N28
cycloneii_lcell_comb \mux2|output1[1]~42 (
// Equation(s):
// \mux2|output1[1]~42_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [1])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[1]~57_combout ) # (\mux101|output1[1]~58_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [1]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[1]~57_combout ),
	.datad(\mux101|output1[1]~58_combout ),
	.cin(gnd),
	.combout(\mux2|output1[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[1]~42 .lut_mask = 16'hBBB8;
defparam \mux2|output1[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N0
cycloneii_lcell_comb \alu|ShiftLeft0~34 (
// Equation(s):
// \alu|ShiftLeft0~34_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[0]~41_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[1]~42_combout ))

	.dataa(vcc),
	.datab(\mux2|output1[1]~42_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux2|output1[0]~41_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~34 .lut_mask = 16'hFC0C;
defparam \alu|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N8
cycloneii_lcell_comb \alu|ShiftLeft0~89 (
// Equation(s):
// \alu|ShiftLeft0~89_combout  = (\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~72_combout )) # (!\muxShift1|output1[2]~62_combout  & (((!\muxShift1|output1[1]~71_combout  & \alu|ShiftLeft0~34_combout ))))

	.dataa(\alu|ShiftLeft0~72_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(\alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~89 .lut_mask = 16'h8B88;
defparam \alu|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y30_N22
cycloneii_lcell_comb \alu|ShiftLeft0~90 (
// Equation(s):
// \alu|ShiftLeft0~90_combout  = (!\muxShift1|output1[3]~65_combout  & \alu|ShiftLeft0~89_combout )

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~89_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~90 .lut_mask = 16'h5050;
defparam \alu|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N24
cycloneii_lcell_comb \alu|O_out[5]~76 (
// Equation(s):
// \alu|O_out[5]~76_combout  = (\alu|O_out[4]~74_combout  & (((\alu|O_out[4]~75_combout )))) # (!\alu|O_out[4]~74_combout  & ((\alu|O_out[4]~75_combout  & ((\alu|ShiftRight0~76_combout ))) # (!\alu|O_out[4]~75_combout  & (\alu|ShiftRight0~114_combout ))))

	.dataa(\alu|ShiftRight0~114_combout ),
	.datab(\alu|O_out[4]~74_combout ),
	.datac(\alu|O_out[4]~75_combout ),
	.datad(\alu|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~76 .lut_mask = 16'hF2C2;
defparam \alu|O_out[5]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N4
cycloneii_lcell_comb \alu|ShiftRight0~111 (
// Equation(s):
// \alu|ShiftRight0~111_combout  = (!\muxShift1|output1[2]~62_combout  & ((\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~67_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~68_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~68_combout ),
	.datad(\alu|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~111 .lut_mask = 16'h5410;
defparam \alu|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cycloneii_lcell_comb \alu|ShiftRight0~110 (
// Equation(s):
// \alu|ShiftRight0~110_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~77_combout ) # ((\muxShift1|output1[1]~71_combout  & \alu|ShiftRight0~78_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\alu|ShiftRight0~77_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~110 .lut_mask = 16'hE0C0;
defparam \alu|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneii_lcell_comb \alu|ShiftRight0~158 (
// Equation(s):
// \alu|ShiftRight0~158_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\alu|ShiftRight0~111_combout ) # (\alu|ShiftRight0~110_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~111_combout ),
	.datad(\alu|ShiftRight0~110_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~158_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~158 .lut_mask = 16'hBBB8;
defparam \alu|ShiftRight0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N2
cycloneii_lcell_comb \alu|ShiftRight0~116 (
// Equation(s):
// \alu|ShiftRight0~116_combout  = (\muxShift1|output1[3]~65_combout  & (\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~85_combout ))) # (!\muxShift1|output1[3]~65_combout  & (((\alu|ShiftRight0~159_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(\alu|ShiftRight0~85_combout ),
	.datad(\alu|ShiftRight0~159_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~116_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~116 .lut_mask = 16'hB380;
defparam \alu|ShiftRight0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N20
cycloneii_lcell_comb \alu|O_out[5]~77 (
// Equation(s):
// \alu|O_out[5]~77_combout  = (\alu|O_out[4]~74_combout  & ((\alu|O_out[5]~76_combout  & ((\alu|ShiftRight0~116_combout ))) # (!\alu|O_out[5]~76_combout  & (\alu|ShiftRight0~158_combout )))) # (!\alu|O_out[4]~74_combout  & (\alu|O_out[5]~76_combout ))

	.dataa(\alu|O_out[4]~74_combout ),
	.datab(\alu|O_out[5]~76_combout ),
	.datac(\alu|ShiftRight0~158_combout ),
	.datad(\alu|ShiftRight0~116_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~77 .lut_mask = 16'hEC64;
defparam \alu|O_out[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N18
cycloneii_lcell_comb \alu|O_out[5]~279 (
// Equation(s):
// \alu|O_out[5]~279_combout  = (!\muxShift1|output1[31]~1_combout  & (\alu|Equal0~10_combout  & (\alu|O_out[5]~77_combout  & \alu|Equal0~7_combout )))

	.dataa(\muxShift1|output1[31]~1_combout ),
	.datab(\alu|Equal0~10_combout ),
	.datac(\alu|O_out[5]~77_combout ),
	.datad(\alu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~279_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~279 .lut_mask = 16'h4000;
defparam \alu|O_out[5]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneii_lcell_comb \alu|O_out[5]~78 (
// Equation(s):
// \alu|O_out[5]~78_combout  = (\alu|O_out[4]~73_combout  & ((\alu|O_out[4]~72_combout  & ((\alu|O_out[5]~279_combout ))) # (!\alu|O_out[4]~72_combout  & (\alu|Add0~12_combout )))) # (!\alu|O_out[4]~73_combout  & (((\alu|O_out[4]~72_combout ))))

	.dataa(\alu|O_out[4]~73_combout ),
	.datab(\alu|Add0~12_combout ),
	.datac(\alu|O_out[4]~72_combout ),
	.datad(\alu|O_out[5]~279_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~78 .lut_mask = 16'hF858;
defparam \alu|O_out[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cycloneii_lcell_comb \alu|O_out[5]~79 (
// Equation(s):
// \alu|O_out[5]~79_combout  = (\alu|O_out[4]~285_combout  & ((\alu|O_out[5]~78_combout  & (\mux2|output1[5]~48_combout )) # (!\alu|O_out[5]~78_combout  & ((\alu|ShiftLeft0~90_combout ))))) # (!\alu|O_out[4]~285_combout  & (((\alu|O_out[5]~78_combout ))))

	.dataa(\mux2|output1[5]~48_combout ),
	.datab(\alu|O_out[4]~285_combout ),
	.datac(\alu|ShiftLeft0~90_combout ),
	.datad(\alu|O_out[5]~78_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~79 .lut_mask = 16'hBBC0;
defparam \alu|O_out[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cycloneii_lcell_comb \alu|O_out[5]~81 (
// Equation(s):
// \alu|O_out[5]~81_combout  = (\IDEXPipe|Func_inIDEX [2] & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[5]~79_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|O_out[5]~80_combout )))) # (!\IDEXPipe|Func_inIDEX [2] & (((\alu|O_out[5]~79_combout ))))

	.dataa(\alu|O_out[5]~80_combout ),
	.datab(\IDEXPipe|Func_inIDEX [2]),
	.datac(\IDEXPipe|Func_inIDEX [4]),
	.datad(\alu|O_out[5]~79_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~81 .lut_mask = 16'hFB08;
defparam \alu|O_out[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cycloneii_lcell_comb \alu|O_out[5]~82 (
// Equation(s):
// \alu|O_out[5]~82_combout  = (\alu|O_out[4]~27_combout  & ((\alu|O_out[5]~71_combout ) # ((!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[5]~81_combout ))))

	.dataa(\alu|O_out[5]~71_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[4]~27_combout ),
	.datad(\alu|O_out[5]~81_combout ),
	.cin(gnd),
	.combout(\alu|O_out[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[5]~82 .lut_mask = 16'hB0A0;
defparam \alu|O_out[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y27_N7
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[5]~82_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [5]));

// Location: LCFF_X23_Y25_N23
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[22]~130_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [22]));

// Location: LCFF_X20_Y25_N11
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[23]~131_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [23]));

// Location: LCCOMB_X28_Y25_N22
cycloneii_lcell_comb \dmem|data_seg|rd[21]~22 (
// Equation(s):
// \dmem|data_seg|rd[21]~22_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem2~6_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem2~6_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[21]~22 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N4
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[31]~3 (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[31]~3_combout  = !\EXMEMPipe|o_RT_DataEXMEM [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [21]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[31]~3 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y26_N5
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[31]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [31]));

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell_combout  = !\dmem|stack_seg|mem2_rtl_0_bypass [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0_bypass [31]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N23
cycloneii_lcell_ff \dmem|data_seg|rd[21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[21]~22_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [21]));

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \dmem|stack_seg|rd[21]~22 (
// Equation(s):
// \dmem|stack_seg|rd[21]~22_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem2~6_regout ))

	.dataa(\dmem|stack_seg|mem2~6_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[21]~22 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N15
cycloneii_lcell_ff \dmem|stack_seg|rd[21] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[21]~22_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[31]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [21]));

// Location: LCCOMB_X28_Y25_N18
cycloneii_lcell_comb \dmem|readdata_out[21]~49 (
// Equation(s):
// \dmem|readdata_out[21]~49_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|data_seg|rd [21]) # ((\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & 
// (((!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & \dmem|stack_seg|rd [21]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datab(\dmem|data_seg|rd [21]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|stack_seg|rd [21]),
	.cin(gnd),
	.combout(\dmem|readdata_out[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[21]~49 .lut_mask = 16'hADA8;
defparam \dmem|readdata_out[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneii_lcell_comb \dmem|readdata_out[21]~50 (
// Equation(s):
// \dmem|readdata_out[21]~50_combout  = (\dmem|readdata_out[21]~49_combout  & ((\dmem|heap_seg|rd [21]) # ((!\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\dmem|readdata_out[21]~49_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// \dmem|Selector16~3_combout ))))

	.dataa(\dmem|heap_seg|rd [21]),
	.datab(\dmem|readdata_out[21]~49_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[21]~50 .lut_mask = 16'hBC8C;
defparam \dmem|readdata_out[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneii_lcell_comb \dmem|readdata_out[21]~51 (
// Equation(s):
// \dmem|readdata_out[21]~51_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout  & ((\dmem|Selector24~2_combout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[21]~50_combout )))) # (!\EXMEMPipe|lbsigned_outEXMEM~regout  & 
// (!\dmem|readdata_out[31]~17_combout  & (\dmem|readdata_out[21]~50_combout )))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\dmem|readdata_out[31]~17_combout ),
	.datac(\dmem|readdata_out[21]~50_combout ),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[21]~51_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[21]~51 .lut_mask = 16'hBA30;
defparam \dmem|readdata_out[21]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N23
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[21]~51_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [21]));

// Location: LCFF_X27_Y25_N21
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [21]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [21]));

// Location: LCCOMB_X27_Y25_N20
cycloneii_lcell_comb \mux7|output1[21]~34 (
// Equation(s):
// \mux7|output1[21]~34_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [21])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [21])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\MEMWBPipe|readdata_outMEMWB [21]),
	.datac(\MEMWBPipe|O_outMEMWB [21]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[21]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[21]~34 .lut_mask = 16'h4450;
defparam \mux7|output1[21]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneii_lcell_comb \mux7|output1[21]~35 (
// Equation(s):
// \mux7|output1[21]~35_combout  = (\mux7|output1[21]~34_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a13 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\mux7|output1[21]~34_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a13 ),
	.cin(gnd),
	.combout(\mux7|output1[21]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[21]~35 .lut_mask = 16'hFAF0;
defparam \mux7|output1[21]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N30
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~65 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~65_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a31 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[0]~61_combout 
// ))))

	.dataa(\mux7|output1[0]~61_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\regfile|Register_rtl_0|auto_generated|ram_block1a31 ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~65_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~65 .lut_mask = 16'hE200;
defparam \IDEXPipe|o_RS_DataIDEX~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N1
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[42] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[0]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [42]));

// Location: LCCOMB_X23_Y19_N22
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~66 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~66_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~65_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [42]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX~65_combout ),
	.datac(\regfile|Register_rtl_0_bypass [42]),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~66_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~66 .lut_mask = 16'h00EC;
defparam \IDEXPipe|o_RS_DataIDEX~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N23
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~66_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [0]));

// Location: LCCOMB_X22_Y24_N12
cycloneii_lcell_comb \muxShift1|output1[0]~67 (
// Equation(s):
// \muxShift1|output1[0]~67_combout  = (\muxShift1|output1[1]~14_combout  & (((\IDEXPipe|muxShiftSelectIDEX~regout ) # (\hdnsWB|hazardReg1~2_combout )))) # (!\muxShift1|output1[1]~14_combout  & (\muxShift1|output1[0]~66_combout ))

	.dataa(\muxShift1|output1[0]~66_combout ),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\hdnsWB|hazardReg1~2_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[0]~67_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[0]~67 .lut_mask = 16'hFACA;
defparam \muxShift1|output1[0]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N18
cycloneii_lcell_comb \muxShift1|output1[0]~68 (
// Equation(s):
// \muxShift1|output1[0]~68_combout  = (\muxShift1|output1[1]~14_combout  & ((\muxShift1|output1[0]~67_combout  & (\mux7|output1[0]~61_combout )) # (!\muxShift1|output1[0]~67_combout  & ((\IDEXPipe|o_RS_DataIDEX [0]))))) # (!\muxShift1|output1[1]~14_combout  
// & (((\muxShift1|output1[0]~67_combout ))))

	.dataa(\mux7|output1[0]~61_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [0]),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\muxShift1|output1[0]~67_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[0]~68 .lut_mask = 16'hAFC0;
defparam \muxShift1|output1[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y24_N2
cycloneii_lcell_comb \alu|ShiftRight0~64 (
// Equation(s):
// \alu|ShiftRight0~64_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[29]~134_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[28]~133_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux101|output1[28]~133_combout ),
	.datad(\mux101|output1[29]~134_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~64 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N0
cycloneii_lcell_comb \alu|ShiftRight0~65 (
// Equation(s):
// \alu|ShiftRight0~65_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~63_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~64_combout ))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\alu|ShiftRight0~64_combout ),
	.datac(\alu|ShiftRight0~63_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~65 .lut_mask = 16'hE4E4;
defparam \alu|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N20
cycloneii_lcell_comb \alu|ShiftRight0~129 (
// Equation(s):
// \alu|ShiftRight0~129_combout  = (!\muxShift1|output1[2]~62_combout  & ((\muxShift1|output1[3]~65_combout  & ((\alu|ShiftRight0~65_combout ))) # (!\muxShift1|output1[3]~65_combout  & (\alu|ShiftRight0~51_combout ))))

	.dataa(\alu|ShiftRight0~51_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~129 .lut_mask = 16'h3202;
defparam \alu|ShiftRight0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N2
cycloneii_lcell_comb \alu|ShiftRight0~48 (
// Equation(s):
// \alu|ShiftRight0~48_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~46_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~47_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~46_combout ),
	.datad(\alu|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~48 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N30
cycloneii_lcell_comb \alu|ShiftRight0~128 (
// Equation(s):
// \alu|ShiftRight0~128_combout  = (\muxShift1|output1[2]~62_combout  & ((\muxShift1|output1[3]~65_combout  & (\alu|ShiftRight0~62_combout )) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftRight0~48_combout )))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(\alu|ShiftRight0~62_combout ),
	.datad(\alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~128 .lut_mask = 16'hA280;
defparam \alu|ShiftRight0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N4
cycloneii_lcell_comb \alu|ShiftRight0~165 (
// Equation(s):
// \alu|ShiftRight0~165_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\alu|ShiftRight0~129_combout ) # (\alu|ShiftRight0~128_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~129_combout ),
	.datad(\alu|ShiftRight0~128_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~165_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~165 .lut_mask = 16'hBBB8;
defparam \alu|ShiftRight0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cycloneii_lcell_comb \alu|ShiftRight0~54 (
// Equation(s):
// \alu|ShiftRight0~54_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux101|output1[9]~114_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[8]~113_combout ))

	.dataa(vcc),
	.datab(\mux101|output1[8]~113_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux101|output1[9]~114_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~54 .lut_mask = 16'hFC0C;
defparam \alu|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N8
cycloneii_lcell_comb \alu|ShiftRight0~55 (
// Equation(s):
// \alu|ShiftRight0~55_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~53_combout )) # (!\muxShift1|output1[1]~71_combout  & (((!\IDEXPipe|mux2SelectIDEX~regout  & \alu|ShiftRight0~54_combout ))))

	.dataa(\alu|ShiftRight0~53_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~54_combout ),
	.datad(\muxShift1|output1[1]~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~55 .lut_mask = 16'hAA30;
defparam \alu|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N20
cycloneii_lcell_comb \alu|ShiftRight0~56 (
// Equation(s):
// \alu|ShiftRight0~56_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[13]~54_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[12]~51_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\mux2|output1[12]~51_combout ),
	.datad(\mux2|output1[13]~54_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~56 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y26_N28
cycloneii_lcell_comb \alu|ShiftRight0~57 (
// Equation(s):
// \alu|ShiftRight0~57_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[0]~68_combout  & (\mux101|output1[15]~119_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux101|output1[14]~118_combout )))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux101|output1[15]~119_combout ),
	.datac(\mux101|output1[14]~118_combout ),
	.datad(\IDEXPipe|mux2SelectIDEX~regout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~57 .lut_mask = 16'h00D8;
defparam \alu|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N30
cycloneii_lcell_comb \alu|ShiftRight0~58 (
// Equation(s):
// \alu|ShiftRight0~58_combout  = (\muxShift1|output1[1]~71_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|ShiftRight0~57_combout )))) # (!\muxShift1|output1[1]~71_combout  & (((\alu|ShiftRight0~56_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\mux2|output1[13]~52_combout ),
	.datac(\alu|ShiftRight0~56_combout ),
	.datad(\alu|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~58 .lut_mask = 16'hFAD8;
defparam \alu|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N2
cycloneii_lcell_comb \alu|ShiftRight0~59 (
// Equation(s):
// \alu|ShiftRight0~59_combout  = (\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~55_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~58_combout )))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~55_combout ),
	.datad(\alu|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~59 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cycloneii_lcell_comb \alu|ShiftRight0~135 (
// Equation(s):
// \alu|ShiftRight0~135_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[5]~48_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[4]~45_combout )))

	.dataa(\mux2|output1[5]~48_combout ),
	.datab(\mux2|output1[4]~45_combout ),
	.datac(vcc),
	.datad(\muxShift1|output1[0]~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~135 .lut_mask = 16'hAACC;
defparam \alu|ShiftRight0~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N30
cycloneii_lcell_comb \alu|ShiftRight0~118 (
// Equation(s):
// \alu|ShiftRight0~118_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[7]~50_combout )) # (!\muxShift1|output1[0]~68_combout  & ((\mux2|output1[6]~47_combout )))

	.dataa(vcc),
	.datab(\mux2|output1[7]~50_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux2|output1[6]~47_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~118 .lut_mask = 16'hCFC0;
defparam \alu|ShiftRight0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cycloneii_lcell_comb \alu|ShiftRight0~136 (
// Equation(s):
// \alu|ShiftRight0~136_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~118_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~135_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~135_combout ),
	.datad(\alu|ShiftRight0~118_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~136 .lut_mask = 16'hFC30;
defparam \alu|ShiftRight0~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N4
cycloneii_lcell_comb \alu|Mux64~0 (
// Equation(s):
// \alu|Mux64~0_combout  = (\muxShift1|output1[0]~68_combout  & (\mux2|output1[1]~42_combout  & (\IDEXPipe|Func_inIDEX [0]))) # (!\muxShift1|output1[0]~68_combout  & (((\mux2|output1[0]~41_combout ))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\mux2|output1[1]~42_combout ),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\mux2|output1[0]~41_combout ),
	.cin(gnd),
	.combout(\alu|Mux64~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux64~0 .lut_mask = 16'hD580;
defparam \alu|Mux64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N26
cycloneii_lcell_comb \alu|ShiftRight0~137 (
// Equation(s):
// \alu|ShiftRight0~137_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[3]~44_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[2]~43_combout ))

	.dataa(vcc),
	.datab(\mux2|output1[2]~43_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\mux2|output1[3]~44_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~137 .lut_mask = 16'hFC0C;
defparam \alu|ShiftRight0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N18
cycloneii_lcell_comb \alu|Mux64~1 (
// Equation(s):
// \alu|Mux64~1_combout  = (\muxShift1|output1[1]~71_combout  & (\IDEXPipe|Func_inIDEX [0] & ((\alu|ShiftRight0~137_combout )))) # (!\muxShift1|output1[1]~71_combout  & (((\alu|Mux64~0_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|Mux64~0_combout ),
	.datad(\alu|ShiftRight0~137_combout ),
	.cin(gnd),
	.combout(\alu|Mux64~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux64~1 .lut_mask = 16'hD850;
defparam \alu|Mux64~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N28
cycloneii_lcell_comb \alu|Mux64~2 (
// Equation(s):
// \alu|Mux64~2_combout  = (\muxShift1|output1[2]~62_combout  & (((\alu|Mux64~1_combout )))) # (!\muxShift1|output1[2]~62_combout  & (\IDEXPipe|Func_inIDEX [0] & (\alu|ShiftRight0~136_combout )))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|ShiftRight0~136_combout ),
	.datad(\alu|Mux64~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux64~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux64~2 .lut_mask = 16'hEA40;
defparam \alu|Mux64~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N18
cycloneii_lcell_comb \alu|Mux64~3 (
// Equation(s):
// \alu|Mux64~3_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftRight0~59_combout  & (\IDEXPipe|Func_inIDEX [0]))) # (!\muxShift1|output1[3]~65_combout  & (((\alu|Mux64~2_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|ShiftRight0~59_combout ),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\alu|Mux64~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux64~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux64~3 .lut_mask = 16'hD580;
defparam \alu|Mux64~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N24
cycloneii_lcell_comb \alu|Mux64~4 (
// Equation(s):
// \alu|Mux64~4_combout  = (\muxShift1|output1[4]~59_combout  & (((\alu|Mux64~3_combout )))) # (!\muxShift1|output1[4]~59_combout  & (\IDEXPipe|Func_inIDEX [0] & (\alu|ShiftRight0~165_combout )))

	.dataa(\muxShift1|output1[4]~59_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|ShiftRight0~165_combout ),
	.datad(\alu|Mux64~3_combout ),
	.cin(gnd),
	.combout(\alu|Mux64~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux64~4 .lut_mask = 16'hEA40;
defparam \alu|Mux64~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N22
cycloneii_lcell_comb \alu|Mux64~5 (
// Equation(s):
// \alu|Mux64~5_combout  = (\alu|ShiftLeft0~60_combout  & (\alu|Mux32~7_combout  & (\mux2|output1[0]~41_combout ))) # (!\alu|ShiftLeft0~60_combout  & ((\alu|Mux64~4_combout ) # ((\alu|Mux32~7_combout  & \mux2|output1[0]~41_combout ))))

	.dataa(\alu|ShiftLeft0~60_combout ),
	.datab(\alu|Mux32~7_combout ),
	.datac(\mux2|output1[0]~41_combout ),
	.datad(\alu|Mux64~4_combout ),
	.cin(gnd),
	.combout(\alu|Mux64~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux64~5 .lut_mask = 16'hD5C0;
defparam \alu|Mux64~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N24
cycloneii_lcell_comb \alu|O_out~268 (
// Equation(s):
// \alu|O_out~268_combout  = (\IDEXPipe|Func_inIDEX [4] & (((\IDEXPipe|Func_inIDEX [3]) # (\alu|Mux64~5_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|O_out~267_combout  & (!\IDEXPipe|Func_inIDEX [3])))

	.dataa(\alu|O_out~267_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\alu|Mux64~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out~268_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~268 .lut_mask = 16'hCEC2;
defparam \alu|O_out~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N6
cycloneii_lcell_comb \mux2|output1[30]~72 (
// Equation(s):
// \mux2|output1[30]~72_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[30]~112_combout )))

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\mux101|output1[30]~112_combout ),
	.cin(gnd),
	.combout(\mux2|output1[30]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[30]~72 .lut_mask = 16'hCFC0;
defparam \mux2|output1[30]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N10
cycloneii_lcell_comb \muxShift1|output1[25]~46 (
// Equation(s):
// \muxShift1|output1[25]~46_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[25]~43_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [25])))))

	.dataa(\mux7|output1[25]~43_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [25]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[25]~46_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[25]~46 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[25]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N8
cycloneii_lcell_comb \muxShift1|output1[25]~47 (
// Equation(s):
// \muxShift1|output1[25]~47_combout  = (\muxShift1|output1[25]~46_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (!\hdnsMEM|hazardReg1~10_combout  & \EXMEMPipe|O_outEXMEM [25])))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [25]),
	.datad(\muxShift1|output1[25]~46_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[25]~47_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[25]~47 .lut_mask = 16'hFF10;
defparam \muxShift1|output1[25]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N0
cycloneii_lcell_comb \alu|LessThan1~1 (
// Equation(s):
// \alu|LessThan1~1_cout  = CARRY((\mux2|output1[0]~41_combout  & !\muxShift1|output1[0]~68_combout ))

	.dataa(\mux2|output1[0]~41_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan1~1_cout ));
// synopsys translate_off
defparam \alu|LessThan1~1 .lut_mask = 16'h0022;
defparam \alu|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N2
cycloneii_lcell_comb \alu|LessThan1~3 (
// Equation(s):
// \alu|LessThan1~3_cout  = CARRY((\mux2|output1[1]~42_combout  & (\muxShift1|output1[1]~71_combout  & !\alu|LessThan1~1_cout )) # (!\mux2|output1[1]~42_combout  & ((\muxShift1|output1[1]~71_combout ) # (!\alu|LessThan1~1_cout ))))

	.dataa(\mux2|output1[1]~42_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~1_cout ),
	.combout(),
	.cout(\alu|LessThan1~3_cout ));
// synopsys translate_off
defparam \alu|LessThan1~3 .lut_mask = 16'h004D;
defparam \alu|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N4
cycloneii_lcell_comb \alu|LessThan1~5 (
// Equation(s):
// \alu|LessThan1~5_cout  = CARRY((\mux2|output1[2]~43_combout  & ((\muxShift1|output1[2]~62_combout ) # (!\alu|LessThan1~3_cout ))) # (!\mux2|output1[2]~43_combout  & (\muxShift1|output1[2]~62_combout  & !\alu|LessThan1~3_cout )))

	.dataa(\mux2|output1[2]~43_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~3_cout ),
	.combout(),
	.cout(\alu|LessThan1~5_cout ));
// synopsys translate_off
defparam \alu|LessThan1~5 .lut_mask = 16'h008E;
defparam \alu|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N6
cycloneii_lcell_comb \alu|LessThan1~7 (
// Equation(s):
// \alu|LessThan1~7_cout  = CARRY((\mux2|output1[3]~44_combout  & (\muxShift1|output1[3]~65_combout  & !\alu|LessThan1~5_cout )) # (!\mux2|output1[3]~44_combout  & ((\muxShift1|output1[3]~65_combout ) # (!\alu|LessThan1~5_cout ))))

	.dataa(\mux2|output1[3]~44_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~5_cout ),
	.combout(),
	.cout(\alu|LessThan1~7_cout ));
// synopsys translate_off
defparam \alu|LessThan1~7 .lut_mask = 16'h004D;
defparam \alu|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N8
cycloneii_lcell_comb \alu|LessThan1~9 (
// Equation(s):
// \alu|LessThan1~9_cout  = CARRY((\muxShift1|output1[4]~59_combout  & ((\mux2|output1[4]~45_combout ) # (!\alu|LessThan1~7_cout ))) # (!\muxShift1|output1[4]~59_combout  & (\mux2|output1[4]~45_combout  & !\alu|LessThan1~7_cout )))

	.dataa(\muxShift1|output1[4]~59_combout ),
	.datab(\mux2|output1[4]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~7_cout ),
	.combout(),
	.cout(\alu|LessThan1~9_cout ));
// synopsys translate_off
defparam \alu|LessThan1~9 .lut_mask = 16'h008E;
defparam \alu|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N10
cycloneii_lcell_comb \alu|LessThan1~11 (
// Equation(s):
// \alu|LessThan1~11_cout  = CARRY((\muxShift1|output1[5]~72_combout  & ((!\alu|LessThan1~9_cout ) # (!\mux2|output1[5]~48_combout ))) # (!\muxShift1|output1[5]~72_combout  & (!\mux2|output1[5]~48_combout  & !\alu|LessThan1~9_cout )))

	.dataa(\muxShift1|output1[5]~72_combout ),
	.datab(\mux2|output1[5]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~9_cout ),
	.combout(),
	.cout(\alu|LessThan1~11_cout ));
// synopsys translate_off
defparam \alu|LessThan1~11 .lut_mask = 16'h002B;
defparam \alu|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N12
cycloneii_lcell_comb \alu|LessThan1~13 (
// Equation(s):
// \alu|LessThan1~13_cout  = CARRY((\mux2|output1[6]~47_combout  & ((!\alu|LessThan1~11_cout ) # (!\muxShift1|output1[6]~73_combout ))) # (!\mux2|output1[6]~47_combout  & (!\muxShift1|output1[6]~73_combout  & !\alu|LessThan1~11_cout )))

	.dataa(\mux2|output1[6]~47_combout ),
	.datab(\muxShift1|output1[6]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~11_cout ),
	.combout(),
	.cout(\alu|LessThan1~13_cout ));
// synopsys translate_off
defparam \alu|LessThan1~13 .lut_mask = 16'h002B;
defparam \alu|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N14
cycloneii_lcell_comb \alu|LessThan1~15 (
// Equation(s):
// \alu|LessThan1~15_cout  = CARRY((\mux2|output1[7]~50_combout  & (\muxShift1|output1[7]~74_combout  & !\alu|LessThan1~13_cout )) # (!\mux2|output1[7]~50_combout  & ((\muxShift1|output1[7]~74_combout ) # (!\alu|LessThan1~13_cout ))))

	.dataa(\mux2|output1[7]~50_combout ),
	.datab(\muxShift1|output1[7]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~13_cout ),
	.combout(),
	.cout(\alu|LessThan1~15_cout ));
// synopsys translate_off
defparam \alu|LessThan1~15 .lut_mask = 16'h004D;
defparam \alu|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N16
cycloneii_lcell_comb \alu|LessThan1~17 (
// Equation(s):
// \alu|LessThan1~17_cout  = CARRY((\muxShift1|output1[8]~4_combout  & (\mux2|output1[8]~39_combout  & !\alu|LessThan1~15_cout )) # (!\muxShift1|output1[8]~4_combout  & ((\mux2|output1[8]~39_combout ) # (!\alu|LessThan1~15_cout ))))

	.dataa(\muxShift1|output1[8]~4_combout ),
	.datab(\mux2|output1[8]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~15_cout ),
	.combout(),
	.cout(\alu|LessThan1~17_cout ));
// synopsys translate_off
defparam \alu|LessThan1~17 .lut_mask = 16'h004D;
defparam \alu|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N18
cycloneii_lcell_comb \alu|LessThan1~19 (
// Equation(s):
// \alu|LessThan1~19_cout  = CARRY((\mux2|output1[9]~38_combout  & (\muxShift1|output1[9]~7_combout  & !\alu|LessThan1~17_cout )) # (!\mux2|output1[9]~38_combout  & ((\muxShift1|output1[9]~7_combout ) # (!\alu|LessThan1~17_cout ))))

	.dataa(\mux2|output1[9]~38_combout ),
	.datab(\muxShift1|output1[9]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~17_cout ),
	.combout(),
	.cout(\alu|LessThan1~19_cout ));
// synopsys translate_off
defparam \alu|LessThan1~19 .lut_mask = 16'h004D;
defparam \alu|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N20
cycloneii_lcell_comb \alu|LessThan1~21 (
// Equation(s):
// \alu|LessThan1~21_cout  = CARRY((\mux2|output1[10]~53_combout  & ((!\alu|LessThan1~19_cout ) # (!\muxShift1|output1[10]~13_combout ))) # (!\mux2|output1[10]~53_combout  & (!\muxShift1|output1[10]~13_combout  & !\alu|LessThan1~19_cout )))

	.dataa(\mux2|output1[10]~53_combout ),
	.datab(\muxShift1|output1[10]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~19_cout ),
	.combout(),
	.cout(\alu|LessThan1~21_cout ));
// synopsys translate_off
defparam \alu|LessThan1~21 .lut_mask = 16'h002B;
defparam \alu|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N22
cycloneii_lcell_comb \alu|LessThan1~23 (
// Equation(s):
// \alu|LessThan1~23_cout  = CARRY((\muxShift1|output1[11]~10_combout  & ((!\alu|LessThan1~21_cout ) # (!\mux2|output1[11]~49_combout ))) # (!\muxShift1|output1[11]~10_combout  & (!\mux2|output1[11]~49_combout  & !\alu|LessThan1~21_cout )))

	.dataa(\muxShift1|output1[11]~10_combout ),
	.datab(\mux2|output1[11]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~21_cout ),
	.combout(),
	.cout(\alu|LessThan1~23_cout ));
// synopsys translate_off
defparam \alu|LessThan1~23 .lut_mask = 16'h002B;
defparam \alu|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N24
cycloneii_lcell_comb \alu|LessThan1~25 (
// Equation(s):
// \alu|LessThan1~25_cout  = CARRY((\mux2|output1[12]~51_combout  & ((!\alu|LessThan1~23_cout ) # (!\muxShift1|output1[12]~75_combout ))) # (!\mux2|output1[12]~51_combout  & (!\muxShift1|output1[12]~75_combout  & !\alu|LessThan1~23_cout )))

	.dataa(\mux2|output1[12]~51_combout ),
	.datab(\muxShift1|output1[12]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~23_cout ),
	.combout(),
	.cout(\alu|LessThan1~25_cout ));
// synopsys translate_off
defparam \alu|LessThan1~25 .lut_mask = 16'h002B;
defparam \alu|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N26
cycloneii_lcell_comb \alu|LessThan1~27 (
// Equation(s):
// \alu|LessThan1~27_cout  = CARRY((\muxShift1|output1[13]~23_combout  & ((!\alu|LessThan1~25_cout ) # (!\mux2|output1[13]~54_combout ))) # (!\muxShift1|output1[13]~23_combout  & (!\mux2|output1[13]~54_combout  & !\alu|LessThan1~25_cout )))

	.dataa(\muxShift1|output1[13]~23_combout ),
	.datab(\mux2|output1[13]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~25_cout ),
	.combout(),
	.cout(\alu|LessThan1~27_cout ));
// synopsys translate_off
defparam \alu|LessThan1~27 .lut_mask = 16'h002B;
defparam \alu|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N28
cycloneii_lcell_comb \alu|LessThan1~29 (
// Equation(s):
// \alu|LessThan1~29_cout  = CARRY((\muxShift1|output1[14]~25_combout  & (\mux2|output1[14]~55_combout  & !\alu|LessThan1~27_cout )) # (!\muxShift1|output1[14]~25_combout  & ((\mux2|output1[14]~55_combout ) # (!\alu|LessThan1~27_cout ))))

	.dataa(\muxShift1|output1[14]~25_combout ),
	.datab(\mux2|output1[14]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~27_cout ),
	.combout(),
	.cout(\alu|LessThan1~29_cout ));
// synopsys translate_off
defparam \alu|LessThan1~29 .lut_mask = 16'h004D;
defparam \alu|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y26_N30
cycloneii_lcell_comb \alu|LessThan1~31 (
// Equation(s):
// \alu|LessThan1~31_cout  = CARRY((\muxShift1|output1[15]~27_combout  & ((!\alu|LessThan1~29_cout ) # (!\mux2|output1[15]~56_combout ))) # (!\muxShift1|output1[15]~27_combout  & (!\mux2|output1[15]~56_combout  & !\alu|LessThan1~29_cout )))

	.dataa(\muxShift1|output1[15]~27_combout ),
	.datab(\mux2|output1[15]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~29_cout ),
	.combout(),
	.cout(\alu|LessThan1~31_cout ));
// synopsys translate_off
defparam \alu|LessThan1~31 .lut_mask = 16'h002B;
defparam \alu|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N0
cycloneii_lcell_comb \alu|LessThan1~33 (
// Equation(s):
// \alu|LessThan1~33_cout  = CARRY((\muxShift1|output1[16]~29_combout  & (\mux2|output1[16]~57_combout  & !\alu|LessThan1~31_cout )) # (!\muxShift1|output1[16]~29_combout  & ((\mux2|output1[16]~57_combout ) # (!\alu|LessThan1~31_cout ))))

	.dataa(\muxShift1|output1[16]~29_combout ),
	.datab(\mux2|output1[16]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~31_cout ),
	.combout(),
	.cout(\alu|LessThan1~33_cout ));
// synopsys translate_off
defparam \alu|LessThan1~33 .lut_mask = 16'h004D;
defparam \alu|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N2
cycloneii_lcell_comb \alu|LessThan1~35 (
// Equation(s):
// \alu|LessThan1~35_cout  = CARRY((\mux2|output1[17]~58_combout  & (\muxShift1|output1[17]~31_combout  & !\alu|LessThan1~33_cout )) # (!\mux2|output1[17]~58_combout  & ((\muxShift1|output1[17]~31_combout ) # (!\alu|LessThan1~33_cout ))))

	.dataa(\mux2|output1[17]~58_combout ),
	.datab(\muxShift1|output1[17]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~33_cout ),
	.combout(),
	.cout(\alu|LessThan1~35_cout ));
// synopsys translate_off
defparam \alu|LessThan1~35 .lut_mask = 16'h004D;
defparam \alu|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N4
cycloneii_lcell_comb \alu|LessThan1~37 (
// Equation(s):
// \alu|LessThan1~37_cout  = CARRY((\muxShift1|output1[18]~33_combout  & (\mux2|output1[18]~59_combout  & !\alu|LessThan1~35_cout )) # (!\muxShift1|output1[18]~33_combout  & ((\mux2|output1[18]~59_combout ) # (!\alu|LessThan1~35_cout ))))

	.dataa(\muxShift1|output1[18]~33_combout ),
	.datab(\mux2|output1[18]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~35_cout ),
	.combout(),
	.cout(\alu|LessThan1~37_cout ));
// synopsys translate_off
defparam \alu|LessThan1~37 .lut_mask = 16'h004D;
defparam \alu|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N6
cycloneii_lcell_comb \alu|LessThan1~39 (
// Equation(s):
// \alu|LessThan1~39_cout  = CARRY((\muxShift1|output1[19]~35_combout  & ((!\alu|LessThan1~37_cout ) # (!\mux2|output1[19]~60_combout ))) # (!\muxShift1|output1[19]~35_combout  & (!\mux2|output1[19]~60_combout  & !\alu|LessThan1~37_cout )))

	.dataa(\muxShift1|output1[19]~35_combout ),
	.datab(\mux2|output1[19]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~37_cout ),
	.combout(),
	.cout(\alu|LessThan1~39_cout ));
// synopsys translate_off
defparam \alu|LessThan1~39 .lut_mask = 16'h002B;
defparam \alu|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N8
cycloneii_lcell_comb \alu|LessThan1~41 (
// Equation(s):
// \alu|LessThan1~41_cout  = CARRY((\mux2|output1[20]~61_combout  & ((!\alu|LessThan1~39_cout ) # (!\muxShift1|output1[20]~37_combout ))) # (!\mux2|output1[20]~61_combout  & (!\muxShift1|output1[20]~37_combout  & !\alu|LessThan1~39_cout )))

	.dataa(\mux2|output1[20]~61_combout ),
	.datab(\muxShift1|output1[20]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~39_cout ),
	.combout(),
	.cout(\alu|LessThan1~41_cout ));
// synopsys translate_off
defparam \alu|LessThan1~41 .lut_mask = 16'h002B;
defparam \alu|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N10
cycloneii_lcell_comb \alu|LessThan1~43 (
// Equation(s):
// \alu|LessThan1~43_cout  = CARRY((\mux2|output1[21]~62_combout  & (\muxShift1|output1[21]~39_combout  & !\alu|LessThan1~41_cout )) # (!\mux2|output1[21]~62_combout  & ((\muxShift1|output1[21]~39_combout ) # (!\alu|LessThan1~41_cout ))))

	.dataa(\mux2|output1[21]~62_combout ),
	.datab(\muxShift1|output1[21]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~41_cout ),
	.combout(),
	.cout(\alu|LessThan1~43_cout ));
// synopsys translate_off
defparam \alu|LessThan1~43 .lut_mask = 16'h004D;
defparam \alu|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N12
cycloneii_lcell_comb \alu|LessThan1~45 (
// Equation(s):
// \alu|LessThan1~45_cout  = CARRY((\muxShift1|output1[22]~41_combout  & (\mux2|output1[22]~63_combout  & !\alu|LessThan1~43_cout )) # (!\muxShift1|output1[22]~41_combout  & ((\mux2|output1[22]~63_combout ) # (!\alu|LessThan1~43_cout ))))

	.dataa(\muxShift1|output1[22]~41_combout ),
	.datab(\mux2|output1[22]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~43_cout ),
	.combout(),
	.cout(\alu|LessThan1~45_cout ));
// synopsys translate_off
defparam \alu|LessThan1~45 .lut_mask = 16'h004D;
defparam \alu|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N14
cycloneii_lcell_comb \alu|LessThan1~47 (
// Equation(s):
// \alu|LessThan1~47_cout  = CARRY((\muxShift1|output1[23]~43_combout  & ((!\alu|LessThan1~45_cout ) # (!\mux2|output1[23]~64_combout ))) # (!\muxShift1|output1[23]~43_combout  & (!\mux2|output1[23]~64_combout  & !\alu|LessThan1~45_cout )))

	.dataa(\muxShift1|output1[23]~43_combout ),
	.datab(\mux2|output1[23]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~45_cout ),
	.combout(),
	.cout(\alu|LessThan1~47_cout ));
// synopsys translate_off
defparam \alu|LessThan1~47 .lut_mask = 16'h002B;
defparam \alu|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N16
cycloneii_lcell_comb \alu|LessThan1~49 (
// Equation(s):
// \alu|LessThan1~49_cout  = CARRY((\mux2|output1[24]~65_combout  & ((!\alu|LessThan1~47_cout ) # (!\muxShift1|output1[24]~45_combout ))) # (!\mux2|output1[24]~65_combout  & (!\muxShift1|output1[24]~45_combout  & !\alu|LessThan1~47_cout )))

	.dataa(\mux2|output1[24]~65_combout ),
	.datab(\muxShift1|output1[24]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~47_cout ),
	.combout(),
	.cout(\alu|LessThan1~49_cout ));
// synopsys translate_off
defparam \alu|LessThan1~49 .lut_mask = 16'h002B;
defparam \alu|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N18
cycloneii_lcell_comb \alu|LessThan1~51 (
// Equation(s):
// \alu|LessThan1~51_cout  = CARRY((\mux2|output1[25]~66_combout  & (\muxShift1|output1[25]~47_combout  & !\alu|LessThan1~49_cout )) # (!\mux2|output1[25]~66_combout  & ((\muxShift1|output1[25]~47_combout ) # (!\alu|LessThan1~49_cout ))))

	.dataa(\mux2|output1[25]~66_combout ),
	.datab(\muxShift1|output1[25]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~49_cout ),
	.combout(),
	.cout(\alu|LessThan1~51_cout ));
// synopsys translate_off
defparam \alu|LessThan1~51 .lut_mask = 16'h004D;
defparam \alu|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N20
cycloneii_lcell_comb \alu|LessThan1~53 (
// Equation(s):
// \alu|LessThan1~53_cout  = CARRY((\mux2|output1[26]~67_combout  & ((!\alu|LessThan1~51_cout ) # (!\muxShift1|output1[26]~49_combout ))) # (!\mux2|output1[26]~67_combout  & (!\muxShift1|output1[26]~49_combout  & !\alu|LessThan1~51_cout )))

	.dataa(\mux2|output1[26]~67_combout ),
	.datab(\muxShift1|output1[26]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~51_cout ),
	.combout(),
	.cout(\alu|LessThan1~53_cout ));
// synopsys translate_off
defparam \alu|LessThan1~53 .lut_mask = 16'h002B;
defparam \alu|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N22
cycloneii_lcell_comb \alu|LessThan1~55 (
// Equation(s):
// \alu|LessThan1~55_cout  = CARRY((\muxShift1|output1[27]~51_combout  & ((!\alu|LessThan1~53_cout ) # (!\mux2|output1[27]~68_combout ))) # (!\muxShift1|output1[27]~51_combout  & (!\mux2|output1[27]~68_combout  & !\alu|LessThan1~53_cout )))

	.dataa(\muxShift1|output1[27]~51_combout ),
	.datab(\mux2|output1[27]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~53_cout ),
	.combout(),
	.cout(\alu|LessThan1~55_cout ));
// synopsys translate_off
defparam \alu|LessThan1~55 .lut_mask = 16'h002B;
defparam \alu|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N24
cycloneii_lcell_comb \alu|LessThan1~57 (
// Equation(s):
// \alu|LessThan1~57_cout  = CARRY((\muxShift1|output1[28]~53_combout  & (\mux2|output1[28]~69_combout  & !\alu|LessThan1~55_cout )) # (!\muxShift1|output1[28]~53_combout  & ((\mux2|output1[28]~69_combout ) # (!\alu|LessThan1~55_cout ))))

	.dataa(\muxShift1|output1[28]~53_combout ),
	.datab(\mux2|output1[28]~69_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~55_cout ),
	.combout(),
	.cout(\alu|LessThan1~57_cout ));
// synopsys translate_off
defparam \alu|LessThan1~57 .lut_mask = 16'h004D;
defparam \alu|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N26
cycloneii_lcell_comb \alu|LessThan1~59 (
// Equation(s):
// \alu|LessThan1~59_cout  = CARRY((\muxShift1|output1[29]~55_combout  & ((!\alu|LessThan1~57_cout ) # (!\mux2|output1[29]~70_combout ))) # (!\muxShift1|output1[29]~55_combout  & (!\mux2|output1[29]~70_combout  & !\alu|LessThan1~57_cout )))

	.dataa(\muxShift1|output1[29]~55_combout ),
	.datab(\mux2|output1[29]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~57_cout ),
	.combout(),
	.cout(\alu|LessThan1~59_cout ));
// synopsys translate_off
defparam \alu|LessThan1~59 .lut_mask = 16'h002B;
defparam \alu|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N28
cycloneii_lcell_comb \alu|LessThan1~61 (
// Equation(s):
// \alu|LessThan1~61_cout  = CARRY((\muxShift1|output1[30]~57_combout  & (\mux2|output1[30]~72_combout  & !\alu|LessThan1~59_cout )) # (!\muxShift1|output1[30]~57_combout  & ((\mux2|output1[30]~72_combout ) # (!\alu|LessThan1~59_cout ))))

	.dataa(\muxShift1|output1[30]~57_combout ),
	.datab(\mux2|output1[30]~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan1~59_cout ),
	.combout(),
	.cout(\alu|LessThan1~61_cout ));
// synopsys translate_off
defparam \alu|LessThan1~61 .lut_mask = 16'h004D;
defparam \alu|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y25_N30
cycloneii_lcell_comb \alu|LessThan1~62 (
// Equation(s):
// \alu|LessThan1~62_combout  = (\muxShift1|output1[31]~1_combout  & ((\alu|LessThan1~61_cout ) # (!\mux2|output1[31]~71_combout ))) # (!\muxShift1|output1[31]~1_combout  & (\alu|LessThan1~61_cout  & !\mux2|output1[31]~71_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[31]~1_combout ),
	.datac(vcc),
	.datad(\mux2|output1[31]~71_combout ),
	.cin(\alu|LessThan1~61_cout ),
	.combout(\alu|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \alu|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N24
cycloneii_lcell_comb \mux101|output1[24]~96 (
// Equation(s):
// \mux101|output1[24]~96_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [24] & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [24]),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[24]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[24]~96 .lut_mask = 16'h8800;
defparam \mux101|output1[24]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y27_N0
cycloneii_lcell_comb \mux2|output1[24]~65 (
// Equation(s):
// \mux2|output1[24]~65_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[24]~96_combout ) # (\mux101|output1[24]~97_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[24]~96_combout ),
	.datad(\mux101|output1[24]~97_combout ),
	.cin(gnd),
	.combout(\mux2|output1[24]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[24]~65 .lut_mask = 16'hBBB8;
defparam \mux2|output1[24]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N4
cycloneii_lcell_comb \muxShift1|output1[22]~40 (
// Equation(s):
// \muxShift1|output1[22]~40_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[22]~37_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [22]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [22]),
	.datab(\hdnsWB|hazardReg1~2_combout ),
	.datac(\mux7|output1[22]~37_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[22]~40_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[22]~40 .lut_mask = 16'hE200;
defparam \muxShift1|output1[22]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y23_N6
cycloneii_lcell_comb \muxShift1|output1[22]~41 (
// Equation(s):
// \muxShift1|output1[22]~41_combout  = (\muxShift1|output1[22]~40_combout ) # ((\EXMEMPipe|O_outEXMEM [22] & (!\IDEXPipe|muxShiftSelectIDEX~regout  & !\hdnsMEM|hazardReg1~10_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [22]),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\muxShift1|output1[22]~40_combout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[22]~41_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[22]~41 .lut_mask = 16'hF0F2;
defparam \muxShift1|output1[22]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N16
cycloneii_lcell_comb \mux2|output1[20]~61 (
// Equation(s):
// \mux2|output1[20]~61_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[20]~89_combout ) # (\mux101|output1[20]~88_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[20]~89_combout ),
	.datad(\mux101|output1[20]~88_combout ),
	.cin(gnd),
	.combout(\mux2|output1[20]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[20]~61 .lut_mask = 16'hDDD8;
defparam \mux2|output1[20]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \muxShift1|output1[5]~16 (
// Equation(s):
// \muxShift1|output1[5]~16_combout  = (\hdnsWB|hazardReg1~1_combout  & ((\hdnsWB|Equal6~0_combout  & (\IDEXPipe|o_RS_DataIDEX [5])) # (!\hdnsWB|Equal6~0_combout  & ((\mux7|output1[5]~13_combout ))))) # (!\hdnsWB|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [5]))

	.dataa(\hdnsWB|hazardReg1~1_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [5]),
	.datac(\mux7|output1[5]~13_combout ),
	.datad(\hdnsWB|Equal6~0_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[5]~16 .lut_mask = 16'hCCE4;
defparam \muxShift1|output1[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \muxShift1|output1[5]~17 (
// Equation(s):
// \muxShift1|output1[5]~17_combout  = (\hdns|hazardReg1~1_combout  & ((\hdnsWB|hazardReg1~0_combout  & ((\muxShift1|output1[5]~16_combout ))) # (!\hdnsWB|hazardReg1~0_combout  & (\IDEXPipe|o_RS_DataIDEX [5])))) # (!\hdns|hazardReg1~1_combout  & 
// (\IDEXPipe|o_RS_DataIDEX [5]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [5]),
	.datab(\hdns|hazardReg1~1_combout ),
	.datac(\hdnsWB|hazardReg1~0_combout ),
	.datad(\muxShift1|output1[5]~16_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[5]~17 .lut_mask = 16'hEA2A;
defparam \muxShift1|output1[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N0
cycloneii_lcell_comb \muxShift1|output1[5]~72 (
// Equation(s):
// \muxShift1|output1[5]~72_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & (\muxShift1|output1[5]~17_combout )) # (!\hdnsMEM|hazardReg1~10_combout  & ((\EXMEMPipe|O_outEXMEM [5])))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\muxShift1|output1[5]~17_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [5]),
	.cin(gnd),
	.combout(\muxShift1|output1[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[5]~72 .lut_mask = 16'h5140;
defparam \muxShift1|output1[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N0
cycloneii_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_cout  = CARRY((\mux2|output1[0]~41_combout  & !\muxShift1|output1[0]~68_combout ))

	.dataa(\mux2|output1[0]~41_combout ),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\alu|LessThan0~1_cout ));
// synopsys translate_off
defparam \alu|LessThan0~1 .lut_mask = 16'h0022;
defparam \alu|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N2
cycloneii_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_cout  = CARRY((\mux2|output1[1]~42_combout  & (\muxShift1|output1[1]~71_combout  & !\alu|LessThan0~1_cout )) # (!\mux2|output1[1]~42_combout  & ((\muxShift1|output1[1]~71_combout ) # (!\alu|LessThan0~1_cout ))))

	.dataa(\mux2|output1[1]~42_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~1_cout ),
	.combout(),
	.cout(\alu|LessThan0~3_cout ));
// synopsys translate_off
defparam \alu|LessThan0~3 .lut_mask = 16'h004D;
defparam \alu|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N4
cycloneii_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_cout  = CARRY((\muxShift1|output1[2]~62_combout  & ((\mux2|output1[2]~43_combout ) # (!\alu|LessThan0~3_cout ))) # (!\muxShift1|output1[2]~62_combout  & (\mux2|output1[2]~43_combout  & !\alu|LessThan0~3_cout )))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\mux2|output1[2]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~3_cout ),
	.combout(),
	.cout(\alu|LessThan0~5_cout ));
// synopsys translate_off
defparam \alu|LessThan0~5 .lut_mask = 16'h008E;
defparam \alu|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N6
cycloneii_lcell_comb \alu|LessThan0~7 (
// Equation(s):
// \alu|LessThan0~7_cout  = CARRY((\mux2|output1[3]~44_combout  & (\muxShift1|output1[3]~65_combout  & !\alu|LessThan0~5_cout )) # (!\mux2|output1[3]~44_combout  & ((\muxShift1|output1[3]~65_combout ) # (!\alu|LessThan0~5_cout ))))

	.dataa(\mux2|output1[3]~44_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~5_cout ),
	.combout(),
	.cout(\alu|LessThan0~7_cout ));
// synopsys translate_off
defparam \alu|LessThan0~7 .lut_mask = 16'h004D;
defparam \alu|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N8
cycloneii_lcell_comb \alu|LessThan0~9 (
// Equation(s):
// \alu|LessThan0~9_cout  = CARRY((\muxShift1|output1[4]~59_combout  & ((\mux2|output1[4]~45_combout ) # (!\alu|LessThan0~7_cout ))) # (!\muxShift1|output1[4]~59_combout  & (\mux2|output1[4]~45_combout  & !\alu|LessThan0~7_cout )))

	.dataa(\muxShift1|output1[4]~59_combout ),
	.datab(\mux2|output1[4]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~7_cout ),
	.combout(),
	.cout(\alu|LessThan0~9_cout ));
// synopsys translate_off
defparam \alu|LessThan0~9 .lut_mask = 16'h008E;
defparam \alu|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N10
cycloneii_lcell_comb \alu|LessThan0~11 (
// Equation(s):
// \alu|LessThan0~11_cout  = CARRY((\mux2|output1[5]~48_combout  & (\muxShift1|output1[5]~72_combout  & !\alu|LessThan0~9_cout )) # (!\mux2|output1[5]~48_combout  & ((\muxShift1|output1[5]~72_combout ) # (!\alu|LessThan0~9_cout ))))

	.dataa(\mux2|output1[5]~48_combout ),
	.datab(\muxShift1|output1[5]~72_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~9_cout ),
	.combout(),
	.cout(\alu|LessThan0~11_cout ));
// synopsys translate_off
defparam \alu|LessThan0~11 .lut_mask = 16'h004D;
defparam \alu|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N12
cycloneii_lcell_comb \alu|LessThan0~13 (
// Equation(s):
// \alu|LessThan0~13_cout  = CARRY((\muxShift1|output1[6]~73_combout  & (\mux2|output1[6]~47_combout  & !\alu|LessThan0~11_cout )) # (!\muxShift1|output1[6]~73_combout  & ((\mux2|output1[6]~47_combout ) # (!\alu|LessThan0~11_cout ))))

	.dataa(\muxShift1|output1[6]~73_combout ),
	.datab(\mux2|output1[6]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~11_cout ),
	.combout(),
	.cout(\alu|LessThan0~13_cout ));
// synopsys translate_off
defparam \alu|LessThan0~13 .lut_mask = 16'h004D;
defparam \alu|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N14
cycloneii_lcell_comb \alu|LessThan0~15 (
// Equation(s):
// \alu|LessThan0~15_cout  = CARRY((\muxShift1|output1[7]~74_combout  & ((!\alu|LessThan0~13_cout ) # (!\mux2|output1[7]~50_combout ))) # (!\muxShift1|output1[7]~74_combout  & (!\mux2|output1[7]~50_combout  & !\alu|LessThan0~13_cout )))

	.dataa(\muxShift1|output1[7]~74_combout ),
	.datab(\mux2|output1[7]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~13_cout ),
	.combout(),
	.cout(\alu|LessThan0~15_cout ));
// synopsys translate_off
defparam \alu|LessThan0~15 .lut_mask = 16'h002B;
defparam \alu|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N16
cycloneii_lcell_comb \alu|LessThan0~17 (
// Equation(s):
// \alu|LessThan0~17_cout  = CARRY((\mux2|output1[8]~39_combout  & ((!\alu|LessThan0~15_cout ) # (!\muxShift1|output1[8]~4_combout ))) # (!\mux2|output1[8]~39_combout  & (!\muxShift1|output1[8]~4_combout  & !\alu|LessThan0~15_cout )))

	.dataa(\mux2|output1[8]~39_combout ),
	.datab(\muxShift1|output1[8]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~15_cout ),
	.combout(),
	.cout(\alu|LessThan0~17_cout ));
// synopsys translate_off
defparam \alu|LessThan0~17 .lut_mask = 16'h002B;
defparam \alu|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N18
cycloneii_lcell_comb \alu|LessThan0~19 (
// Equation(s):
// \alu|LessThan0~19_cout  = CARRY((\muxShift1|output1[9]~7_combout  & ((!\alu|LessThan0~17_cout ) # (!\mux2|output1[9]~38_combout ))) # (!\muxShift1|output1[9]~7_combout  & (!\mux2|output1[9]~38_combout  & !\alu|LessThan0~17_cout )))

	.dataa(\muxShift1|output1[9]~7_combout ),
	.datab(\mux2|output1[9]~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~17_cout ),
	.combout(),
	.cout(\alu|LessThan0~19_cout ));
// synopsys translate_off
defparam \alu|LessThan0~19 .lut_mask = 16'h002B;
defparam \alu|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N20
cycloneii_lcell_comb \alu|LessThan0~21 (
// Equation(s):
// \alu|LessThan0~21_cout  = CARRY((\mux2|output1[10]~53_combout  & ((!\alu|LessThan0~19_cout ) # (!\muxShift1|output1[10]~13_combout ))) # (!\mux2|output1[10]~53_combout  & (!\muxShift1|output1[10]~13_combout  & !\alu|LessThan0~19_cout )))

	.dataa(\mux2|output1[10]~53_combout ),
	.datab(\muxShift1|output1[10]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~19_cout ),
	.combout(),
	.cout(\alu|LessThan0~21_cout ));
// synopsys translate_off
defparam \alu|LessThan0~21 .lut_mask = 16'h002B;
defparam \alu|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N22
cycloneii_lcell_comb \alu|LessThan0~23 (
// Equation(s):
// \alu|LessThan0~23_cout  = CARRY((\mux2|output1[11]~49_combout  & (\muxShift1|output1[11]~10_combout  & !\alu|LessThan0~21_cout )) # (!\mux2|output1[11]~49_combout  & ((\muxShift1|output1[11]~10_combout ) # (!\alu|LessThan0~21_cout ))))

	.dataa(\mux2|output1[11]~49_combout ),
	.datab(\muxShift1|output1[11]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~21_cout ),
	.combout(),
	.cout(\alu|LessThan0~23_cout ));
// synopsys translate_off
defparam \alu|LessThan0~23 .lut_mask = 16'h004D;
defparam \alu|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N24
cycloneii_lcell_comb \alu|LessThan0~25 (
// Equation(s):
// \alu|LessThan0~25_cout  = CARRY((\mux2|output1[12]~51_combout  & ((!\alu|LessThan0~23_cout ) # (!\muxShift1|output1[12]~75_combout ))) # (!\mux2|output1[12]~51_combout  & (!\muxShift1|output1[12]~75_combout  & !\alu|LessThan0~23_cout )))

	.dataa(\mux2|output1[12]~51_combout ),
	.datab(\muxShift1|output1[12]~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~23_cout ),
	.combout(),
	.cout(\alu|LessThan0~25_cout ));
// synopsys translate_off
defparam \alu|LessThan0~25 .lut_mask = 16'h002B;
defparam \alu|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N26
cycloneii_lcell_comb \alu|LessThan0~27 (
// Equation(s):
// \alu|LessThan0~27_cout  = CARRY((\muxShift1|output1[13]~23_combout  & ((!\alu|LessThan0~25_cout ) # (!\mux2|output1[13]~54_combout ))) # (!\muxShift1|output1[13]~23_combout  & (!\mux2|output1[13]~54_combout  & !\alu|LessThan0~25_cout )))

	.dataa(\muxShift1|output1[13]~23_combout ),
	.datab(\mux2|output1[13]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~25_cout ),
	.combout(),
	.cout(\alu|LessThan0~27_cout ));
// synopsys translate_off
defparam \alu|LessThan0~27 .lut_mask = 16'h002B;
defparam \alu|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N28
cycloneii_lcell_comb \alu|LessThan0~29 (
// Equation(s):
// \alu|LessThan0~29_cout  = CARRY((\mux2|output1[14]~55_combout  & ((!\alu|LessThan0~27_cout ) # (!\muxShift1|output1[14]~25_combout ))) # (!\mux2|output1[14]~55_combout  & (!\muxShift1|output1[14]~25_combout  & !\alu|LessThan0~27_cout )))

	.dataa(\mux2|output1[14]~55_combout ),
	.datab(\muxShift1|output1[14]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~27_cout ),
	.combout(),
	.cout(\alu|LessThan0~29_cout ));
// synopsys translate_off
defparam \alu|LessThan0~29 .lut_mask = 16'h002B;
defparam \alu|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y28_N30
cycloneii_lcell_comb \alu|LessThan0~31 (
// Equation(s):
// \alu|LessThan0~31_cout  = CARRY((\muxShift1|output1[15]~27_combout  & ((!\alu|LessThan0~29_cout ) # (!\mux2|output1[15]~56_combout ))) # (!\muxShift1|output1[15]~27_combout  & (!\mux2|output1[15]~56_combout  & !\alu|LessThan0~29_cout )))

	.dataa(\muxShift1|output1[15]~27_combout ),
	.datab(\mux2|output1[15]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~29_cout ),
	.combout(),
	.cout(\alu|LessThan0~31_cout ));
// synopsys translate_off
defparam \alu|LessThan0~31 .lut_mask = 16'h002B;
defparam \alu|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N0
cycloneii_lcell_comb \alu|LessThan0~33 (
// Equation(s):
// \alu|LessThan0~33_cout  = CARRY((\mux2|output1[16]~57_combout  & ((!\alu|LessThan0~31_cout ) # (!\muxShift1|output1[16]~29_combout ))) # (!\mux2|output1[16]~57_combout  & (!\muxShift1|output1[16]~29_combout  & !\alu|LessThan0~31_cout )))

	.dataa(\mux2|output1[16]~57_combout ),
	.datab(\muxShift1|output1[16]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~31_cout ),
	.combout(),
	.cout(\alu|LessThan0~33_cout ));
// synopsys translate_off
defparam \alu|LessThan0~33 .lut_mask = 16'h002B;
defparam \alu|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N2
cycloneii_lcell_comb \alu|LessThan0~35 (
// Equation(s):
// \alu|LessThan0~35_cout  = CARRY((\mux2|output1[17]~58_combout  & (\muxShift1|output1[17]~31_combout  & !\alu|LessThan0~33_cout )) # (!\mux2|output1[17]~58_combout  & ((\muxShift1|output1[17]~31_combout ) # (!\alu|LessThan0~33_cout ))))

	.dataa(\mux2|output1[17]~58_combout ),
	.datab(\muxShift1|output1[17]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~33_cout ),
	.combout(),
	.cout(\alu|LessThan0~35_cout ));
// synopsys translate_off
defparam \alu|LessThan0~35 .lut_mask = 16'h004D;
defparam \alu|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N4
cycloneii_lcell_comb \alu|LessThan0~37 (
// Equation(s):
// \alu|LessThan0~37_cout  = CARRY((\mux2|output1[18]~59_combout  & ((!\alu|LessThan0~35_cout ) # (!\muxShift1|output1[18]~33_combout ))) # (!\mux2|output1[18]~59_combout  & (!\muxShift1|output1[18]~33_combout  & !\alu|LessThan0~35_cout )))

	.dataa(\mux2|output1[18]~59_combout ),
	.datab(\muxShift1|output1[18]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~35_cout ),
	.combout(),
	.cout(\alu|LessThan0~37_cout ));
// synopsys translate_off
defparam \alu|LessThan0~37 .lut_mask = 16'h002B;
defparam \alu|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N6
cycloneii_lcell_comb \alu|LessThan0~39 (
// Equation(s):
// \alu|LessThan0~39_cout  = CARRY((\mux2|output1[19]~60_combout  & (\muxShift1|output1[19]~35_combout  & !\alu|LessThan0~37_cout )) # (!\mux2|output1[19]~60_combout  & ((\muxShift1|output1[19]~35_combout ) # (!\alu|LessThan0~37_cout ))))

	.dataa(\mux2|output1[19]~60_combout ),
	.datab(\muxShift1|output1[19]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~37_cout ),
	.combout(),
	.cout(\alu|LessThan0~39_cout ));
// synopsys translate_off
defparam \alu|LessThan0~39 .lut_mask = 16'h004D;
defparam \alu|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N8
cycloneii_lcell_comb \alu|LessThan0~41 (
// Equation(s):
// \alu|LessThan0~41_cout  = CARRY((\muxShift1|output1[20]~37_combout  & (\mux2|output1[20]~61_combout  & !\alu|LessThan0~39_cout )) # (!\muxShift1|output1[20]~37_combout  & ((\mux2|output1[20]~61_combout ) # (!\alu|LessThan0~39_cout ))))

	.dataa(\muxShift1|output1[20]~37_combout ),
	.datab(\mux2|output1[20]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~39_cout ),
	.combout(),
	.cout(\alu|LessThan0~41_cout ));
// synopsys translate_off
defparam \alu|LessThan0~41 .lut_mask = 16'h004D;
defparam \alu|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N10
cycloneii_lcell_comb \alu|LessThan0~43 (
// Equation(s):
// \alu|LessThan0~43_cout  = CARRY((\mux2|output1[21]~62_combout  & (\muxShift1|output1[21]~39_combout  & !\alu|LessThan0~41_cout )) # (!\mux2|output1[21]~62_combout  & ((\muxShift1|output1[21]~39_combout ) # (!\alu|LessThan0~41_cout ))))

	.dataa(\mux2|output1[21]~62_combout ),
	.datab(\muxShift1|output1[21]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~41_cout ),
	.combout(),
	.cout(\alu|LessThan0~43_cout ));
// synopsys translate_off
defparam \alu|LessThan0~43 .lut_mask = 16'h004D;
defparam \alu|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N12
cycloneii_lcell_comb \alu|LessThan0~45 (
// Equation(s):
// \alu|LessThan0~45_cout  = CARRY((\mux2|output1[22]~63_combout  & ((!\alu|LessThan0~43_cout ) # (!\muxShift1|output1[22]~41_combout ))) # (!\mux2|output1[22]~63_combout  & (!\muxShift1|output1[22]~41_combout  & !\alu|LessThan0~43_cout )))

	.dataa(\mux2|output1[22]~63_combout ),
	.datab(\muxShift1|output1[22]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~43_cout ),
	.combout(),
	.cout(\alu|LessThan0~45_cout ));
// synopsys translate_off
defparam \alu|LessThan0~45 .lut_mask = 16'h002B;
defparam \alu|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N14
cycloneii_lcell_comb \alu|LessThan0~47 (
// Equation(s):
// \alu|LessThan0~47_cout  = CARRY((\muxShift1|output1[23]~43_combout  & ((!\alu|LessThan0~45_cout ) # (!\mux2|output1[23]~64_combout ))) # (!\muxShift1|output1[23]~43_combout  & (!\mux2|output1[23]~64_combout  & !\alu|LessThan0~45_cout )))

	.dataa(\muxShift1|output1[23]~43_combout ),
	.datab(\mux2|output1[23]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~45_cout ),
	.combout(),
	.cout(\alu|LessThan0~47_cout ));
// synopsys translate_off
defparam \alu|LessThan0~47 .lut_mask = 16'h002B;
defparam \alu|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N16
cycloneii_lcell_comb \alu|LessThan0~49 (
// Equation(s):
// \alu|LessThan0~49_cout  = CARRY((\muxShift1|output1[24]~45_combout  & (\mux2|output1[24]~65_combout  & !\alu|LessThan0~47_cout )) # (!\muxShift1|output1[24]~45_combout  & ((\mux2|output1[24]~65_combout ) # (!\alu|LessThan0~47_cout ))))

	.dataa(\muxShift1|output1[24]~45_combout ),
	.datab(\mux2|output1[24]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~47_cout ),
	.combout(),
	.cout(\alu|LessThan0~49_cout ));
// synopsys translate_off
defparam \alu|LessThan0~49 .lut_mask = 16'h004D;
defparam \alu|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N18
cycloneii_lcell_comb \alu|LessThan0~51 (
// Equation(s):
// \alu|LessThan0~51_cout  = CARRY((\muxShift1|output1[25]~47_combout  & ((!\alu|LessThan0~49_cout ) # (!\mux2|output1[25]~66_combout ))) # (!\muxShift1|output1[25]~47_combout  & (!\mux2|output1[25]~66_combout  & !\alu|LessThan0~49_cout )))

	.dataa(\muxShift1|output1[25]~47_combout ),
	.datab(\mux2|output1[25]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~49_cout ),
	.combout(),
	.cout(\alu|LessThan0~51_cout ));
// synopsys translate_off
defparam \alu|LessThan0~51 .lut_mask = 16'h002B;
defparam \alu|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N20
cycloneii_lcell_comb \alu|LessThan0~53 (
// Equation(s):
// \alu|LessThan0~53_cout  = CARRY((\mux2|output1[26]~67_combout  & ((!\alu|LessThan0~51_cout ) # (!\muxShift1|output1[26]~49_combout ))) # (!\mux2|output1[26]~67_combout  & (!\muxShift1|output1[26]~49_combout  & !\alu|LessThan0~51_cout )))

	.dataa(\mux2|output1[26]~67_combout ),
	.datab(\muxShift1|output1[26]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~51_cout ),
	.combout(),
	.cout(\alu|LessThan0~53_cout ));
// synopsys translate_off
defparam \alu|LessThan0~53 .lut_mask = 16'h002B;
defparam \alu|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N22
cycloneii_lcell_comb \alu|LessThan0~55 (
// Equation(s):
// \alu|LessThan0~55_cout  = CARRY((\muxShift1|output1[27]~51_combout  & ((!\alu|LessThan0~53_cout ) # (!\mux2|output1[27]~68_combout ))) # (!\muxShift1|output1[27]~51_combout  & (!\mux2|output1[27]~68_combout  & !\alu|LessThan0~53_cout )))

	.dataa(\muxShift1|output1[27]~51_combout ),
	.datab(\mux2|output1[27]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~53_cout ),
	.combout(),
	.cout(\alu|LessThan0~55_cout ));
// synopsys translate_off
defparam \alu|LessThan0~55 .lut_mask = 16'h002B;
defparam \alu|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N24
cycloneii_lcell_comb \alu|LessThan0~57 (
// Equation(s):
// \alu|LessThan0~57_cout  = CARRY((\muxShift1|output1[28]~53_combout  & (\mux2|output1[28]~69_combout  & !\alu|LessThan0~55_cout )) # (!\muxShift1|output1[28]~53_combout  & ((\mux2|output1[28]~69_combout ) # (!\alu|LessThan0~55_cout ))))

	.dataa(\muxShift1|output1[28]~53_combout ),
	.datab(\mux2|output1[28]~69_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~55_cout ),
	.combout(),
	.cout(\alu|LessThan0~57_cout ));
// synopsys translate_off
defparam \alu|LessThan0~57 .lut_mask = 16'h004D;
defparam \alu|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N26
cycloneii_lcell_comb \alu|LessThan0~59 (
// Equation(s):
// \alu|LessThan0~59_cout  = CARRY((\muxShift1|output1[29]~55_combout  & ((!\alu|LessThan0~57_cout ) # (!\mux2|output1[29]~70_combout ))) # (!\muxShift1|output1[29]~55_combout  & (!\mux2|output1[29]~70_combout  & !\alu|LessThan0~57_cout )))

	.dataa(\muxShift1|output1[29]~55_combout ),
	.datab(\mux2|output1[29]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~57_cout ),
	.combout(),
	.cout(\alu|LessThan0~59_cout ));
// synopsys translate_off
defparam \alu|LessThan0~59 .lut_mask = 16'h002B;
defparam \alu|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N28
cycloneii_lcell_comb \alu|LessThan0~61 (
// Equation(s):
// \alu|LessThan0~61_cout  = CARRY((\mux2|output1[30]~72_combout  & ((!\alu|LessThan0~59_cout ) # (!\muxShift1|output1[30]~57_combout ))) # (!\mux2|output1[30]~72_combout  & (!\muxShift1|output1[30]~57_combout  & !\alu|LessThan0~59_cout )))

	.dataa(\mux2|output1[30]~72_combout ),
	.datab(\muxShift1|output1[30]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|LessThan0~59_cout ),
	.combout(),
	.cout(\alu|LessThan0~61_cout ));
// synopsys translate_off
defparam \alu|LessThan0~61 .lut_mask = 16'h002B;
defparam \alu|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y27_N30
cycloneii_lcell_comb \alu|LessThan0~62 (
// Equation(s):
// \alu|LessThan0~62_combout  = (\muxShift1|output1[31]~1_combout  & (\alu|LessThan0~61_cout  & \mux2|output1[31]~71_combout )) # (!\muxShift1|output1[31]~1_combout  & ((\alu|LessThan0~61_cout ) # (\mux2|output1[31]~71_combout )))

	.dataa(\muxShift1|output1[31]~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux2|output1[31]~71_combout ),
	.cin(\alu|LessThan0~61_cout ),
	.combout(\alu|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|LessThan0~62 .lut_mask = 16'hF550;
defparam \alu|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N18
cycloneii_lcell_comb \alu|SltOut[0]~0 (
// Equation(s):
// \alu|SltOut[0]~0_combout  = (\IDEXPipe|Func_inIDEX [0] & ((\alu|LessThan0~62_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\alu|LessThan1~62_combout ))

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|LessThan1~62_combout ),
	.datad(\alu|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\alu|SltOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|SltOut[0]~0 .lut_mask = 16'hFC30;
defparam \alu|SltOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N2
cycloneii_lcell_comb \alu|O_out~269 (
// Equation(s):
// \alu|O_out~269_combout  = (\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out~268_combout  & (\muxShift1|output1[0]~68_combout )) # (!\alu|O_out~268_combout  & ((\alu|SltOut[0]~0_combout ))))) # (!\IDEXPipe|Func_inIDEX [3] & (((\alu|O_out~268_combout ))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out~268_combout ),
	.datad(\alu|SltOut[0]~0_combout ),
	.cin(gnd),
	.combout(\alu|O_out~269_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~269 .lut_mask = 16'hBCB0;
defparam \alu|O_out~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N24
cycloneii_lcell_comb \alu|O_out~270 (
// Equation(s):
// \alu|O_out~270_combout  = (\IDEXPipe|Func_inIDEX [5] & \alu|O_out~269_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [5]),
	.datad(\alu|O_out~269_combout ),
	.cin(gnd),
	.combout(\alu|O_out~270_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~270 .lut_mask = 16'hF000;
defparam \alu|O_out~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N25
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out~270_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|upperIDEX~regout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [0]));

// Location: LCFF_X28_Y24_N3
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [0]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [0]));

// Location: LCCOMB_X28_Y24_N2
cycloneii_lcell_comb \mux7|output1[0]~60 (
// Equation(s):
// \mux7|output1[0]~60_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [0])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [0])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [0]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [0]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[0]~60 .lut_mask = 16'h2230;
defparam \mux7|output1[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneii_lcell_comb \mux7|output1[0]~61 (
// Equation(s):
// \mux7|output1[0]~61_combout  = (\mux7|output1[0]~60_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \MEMWBPipe|pcPlus4MEMWB [0]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|pcPlus4MEMWB [0]),
	.datad(\mux7|output1[0]~60_combout ),
	.cin(gnd),
	.combout(\mux7|output1[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[0]~61 .lut_mask = 16'hFFC0;
defparam \mux7|output1[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N8
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~9 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~9_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a31 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[0]~61_combout 
// ))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datab(\mux7|output1[0]~61_combout ),
	.datac(\regfile|Register_rtl_1|auto_generated|ram_block1a31 ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~9 .lut_mask = 16'hA088;
defparam \IDEXPipe|o_RT_DataIDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N14
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~10 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~10_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~9_combout ) # ((\regfile|Register_rtl_0_bypass [42] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [42]),
	.datab(\IDEXPipe|o_RT_DataIDEX~9_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~10 .lut_mask = 16'h00EC;
defparam \IDEXPipe|o_RT_DataIDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N13
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|o_RT_DataIDEX~10_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [0]));

// Location: LCCOMB_X20_Y24_N12
cycloneii_lcell_comb \mux101|output1[0]~56 (
// Equation(s):
// \mux101|output1[0]~56_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[0]~61_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [0])))))

	.dataa(\hdnsMEM|hazardReg2~6_combout ),
	.datab(\mux7|output1[0]~61_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX [0]),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[0]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[0]~56 .lut_mask = 16'h4450;
defparam \mux101|output1[0]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N4
cycloneii_lcell_comb \mux2|output1[0]~41 (
// Equation(s):
// \mux2|output1[0]~41_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\mux2|output1[0]~40_combout )) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\mux101|output1[0]~56_combout ) # ((\mux2|output1[0]~40_combout  & \hdnsMEM|hazardReg2~6_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\mux2|output1[0]~40_combout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[0]~56_combout ),
	.cin(gnd),
	.combout(\mux2|output1[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[0]~41 .lut_mask = 16'hDDC8;
defparam \mux2|output1[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N14
cycloneii_lcell_comb \alu|ShiftLeft0~77 (
// Equation(s):
// \alu|ShiftLeft0~77_combout  = (!\muxShift1|output1[0]~68_combout  & ((\muxShift1|output1[1]~71_combout  & (\mux2|output1[0]~41_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\mux2|output1[2]~43_combout )))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\mux2|output1[0]~41_combout ),
	.datac(\mux2|output1[2]~43_combout ),
	.datad(\muxShift1|output1[0]~68_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~77 .lut_mask = 16'h00D8;
defparam \alu|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cycloneii_lcell_comb \alu|ShiftLeft0~78 (
// Equation(s):
// \alu|ShiftLeft0~78_combout  = (\alu|ShiftLeft0~77_combout ) # ((\muxShift1|output1[0]~68_combout  & (!\muxShift1|output1[1]~71_combout  & \mux2|output1[1]~42_combout )))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~77_combout ),
	.datad(\mux2|output1[1]~42_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~78 .lut_mask = 16'hF2F0;
defparam \alu|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N8
cycloneii_lcell_comb \alu|ShiftLeft0~91 (
// Equation(s):
// \alu|ShiftLeft0~91_combout  = (!\muxShift1|output1[3]~65_combout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~81_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~78_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~78_combout ),
	.datad(\alu|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~91 .lut_mask = 16'h5410;
defparam \alu|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N22
cycloneii_lcell_comb \alu|ShiftRight0~53 (
// Equation(s):
// \alu|ShiftRight0~53_combout  = (\muxShift1|output1[0]~68_combout  & ((\mux2|output1[11]~49_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux2|output1[10]~53_combout ))

	.dataa(\mux2|output1[10]~53_combout ),
	.datab(\mux2|output1[11]~49_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~53 .lut_mask = 16'hCACA;
defparam \alu|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y26_N16
cycloneii_lcell_comb \alu|ShiftRight0~103 (
// Equation(s):
// \alu|ShiftRight0~103_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftRight0~56_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftRight0~53_combout )))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~56_combout ),
	.datad(\alu|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~103 .lut_mask = 16'hF5A0;
defparam \alu|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N4
cycloneii_lcell_comb \alu|ShiftRight0~119 (
// Equation(s):
// \alu|ShiftRight0~119_combout  = (\muxShift1|output1[1]~71_combout  & (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~54_combout )))) # (!\muxShift1|output1[1]~71_combout  & (((\alu|ShiftRight0~118_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftRight0~118_combout ),
	.datad(\alu|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~119 .lut_mask = 16'h7430;
defparam \alu|ShiftRight0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N14
cycloneii_lcell_comb \alu|O_out[6]~84 (
// Equation(s):
// \alu|O_out[6]~84_combout  = (\alu|O_out[4]~75_combout  & (\alu|O_out[4]~74_combout )) # (!\alu|O_out[4]~75_combout  & ((\alu|O_out[4]~74_combout  & ((\alu|ShiftRight0~160_combout ))) # (!\alu|O_out[4]~74_combout  & (\alu|ShiftRight0~119_combout ))))

	.dataa(\alu|O_out[4]~75_combout ),
	.datab(\alu|O_out[4]~74_combout ),
	.datac(\alu|ShiftRight0~119_combout ),
	.datad(\alu|ShiftRight0~160_combout ),
	.cin(gnd),
	.combout(\alu|O_out[6]~84_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~84 .lut_mask = 16'hDC98;
defparam \alu|O_out[6]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N22
cycloneii_lcell_comb \alu|ShiftLeft0~70 (
// Equation(s):
// \alu|ShiftLeft0~70_combout  = (\muxShift1|output1[3]~65_combout  & (\muxShift1|output1[2]~62_combout  & !\muxShift1|output1[1]~71_combout ))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\muxShift1|output1[1]~71_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~70 .lut_mask = 16'h0808;
defparam \alu|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
cycloneii_lcell_comb \alu|ShiftRight0~121 (
// Equation(s):
// \alu|ShiftRight0~121_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~70_combout  & (\alu|ShiftRight0~154_combout ))) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftRight0~161_combout ) # ((\alu|ShiftLeft0~70_combout  & 
// \alu|ShiftRight0~154_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|ShiftLeft0~70_combout ),
	.datac(\alu|ShiftRight0~154_combout ),
	.datad(\alu|ShiftRight0~161_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~121 .lut_mask = 16'hD5C0;
defparam \alu|ShiftRight0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N12
cycloneii_lcell_comb \alu|O_out[6]~85 (
// Equation(s):
// \alu|O_out[6]~85_combout  = (\alu|O_out[4]~75_combout  & ((\alu|O_out[6]~84_combout  & ((\alu|ShiftRight0~121_combout ))) # (!\alu|O_out[6]~84_combout  & (\alu|ShiftRight0~103_combout )))) # (!\alu|O_out[4]~75_combout  & (((\alu|O_out[6]~84_combout ))))

	.dataa(\alu|O_out[4]~75_combout ),
	.datab(\alu|ShiftRight0~103_combout ),
	.datac(\alu|O_out[6]~84_combout ),
	.datad(\alu|ShiftRight0~121_combout ),
	.cin(gnd),
	.combout(\alu|O_out[6]~85_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~85 .lut_mask = 16'hF858;
defparam \alu|O_out[6]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N8
cycloneii_lcell_comb \alu|O_out[6]~280 (
// Equation(s):
// \alu|O_out[6]~280_combout  = (!\muxShift1|output1[31]~1_combout  & (\alu|Equal0~7_combout  & (\alu|Equal0~10_combout  & \alu|O_out[6]~85_combout )))

	.dataa(\muxShift1|output1[31]~1_combout ),
	.datab(\alu|Equal0~7_combout ),
	.datac(\alu|Equal0~10_combout ),
	.datad(\alu|O_out[6]~85_combout ),
	.cin(gnd),
	.combout(\alu|O_out[6]~280_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~280 .lut_mask = 16'h4000;
defparam \alu|O_out[6]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N18
cycloneii_lcell_comb \alu|O_out[6]~86 (
// Equation(s):
// \alu|O_out[6]~86_combout  = (\alu|O_out[4]~73_combout  & ((\alu|O_out[4]~72_combout  & ((\alu|O_out[6]~280_combout ))) # (!\alu|O_out[4]~72_combout  & (\alu|Add0~14_combout )))) # (!\alu|O_out[4]~73_combout  & (\alu|O_out[4]~72_combout ))

	.dataa(\alu|O_out[4]~73_combout ),
	.datab(\alu|O_out[4]~72_combout ),
	.datac(\alu|Add0~14_combout ),
	.datad(\alu|O_out[6]~280_combout ),
	.cin(gnd),
	.combout(\alu|O_out[6]~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~86 .lut_mask = 16'hEC64;
defparam \alu|O_out[6]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N24
cycloneii_lcell_comb \alu|O_out[6]~87 (
// Equation(s):
// \alu|O_out[6]~87_combout  = (\alu|O_out[4]~285_combout  & ((\alu|O_out[6]~86_combout  & (\mux2|output1[6]~47_combout )) # (!\alu|O_out[6]~86_combout  & ((\alu|ShiftLeft0~91_combout ))))) # (!\alu|O_out[4]~285_combout  & (((\alu|O_out[6]~86_combout ))))

	.dataa(\mux2|output1[6]~47_combout ),
	.datab(\alu|ShiftLeft0~91_combout ),
	.datac(\alu|O_out[4]~285_combout ),
	.datad(\alu|O_out[6]~86_combout ),
	.cin(gnd),
	.combout(\alu|O_out[6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~87 .lut_mask = 16'hAFC0;
defparam \alu|O_out[6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N18
cycloneii_lcell_comb \alu|O_out[6]~89 (
// Equation(s):
// \alu|O_out[6]~89_combout  = (\IDEXPipe|Func_inIDEX [2] & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[6]~87_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|O_out[6]~88_combout )))) # (!\IDEXPipe|Func_inIDEX [2] & (((\alu|O_out[6]~87_combout ))))

	.dataa(\alu|O_out[6]~88_combout ),
	.datab(\IDEXPipe|Func_inIDEX [2]),
	.datac(\IDEXPipe|Func_inIDEX [4]),
	.datad(\alu|O_out[6]~87_combout ),
	.cin(gnd),
	.combout(\alu|O_out[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~89 .lut_mask = 16'hFB08;
defparam \alu|O_out[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cycloneii_lcell_comb \alu|O_out[6]~90 (
// Equation(s):
// \alu|O_out[6]~90_combout  = (\alu|O_out[4]~27_combout  & ((\alu|O_out[6]~83_combout ) # ((!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[6]~89_combout ))))

	.dataa(\alu|O_out[4]~27_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[6]~83_combout ),
	.datad(\alu|O_out[6]~89_combout ),
	.cin(gnd),
	.combout(\alu|O_out[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[6]~90 .lut_mask = 16'hA2A0;
defparam \alu|O_out[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y27_N21
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[6]~90_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [6]));

// Location: LCCOMB_X24_Y25_N14
cycloneii_lcell_comb \muxShift1|output1[6]~73 (
// Equation(s):
// \muxShift1|output1[6]~73_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[6]~19_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [6]))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [6]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[6]~19_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[6]~73 .lut_mask = 16'h5404;
defparam \muxShift1|output1[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cycloneii_lcell_comb \alu|ShiftLeft0~110 (
// Equation(s):
// \alu|ShiftLeft0~110_combout  = (\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~102_combout )) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~109_combout )))

	.dataa(\alu|ShiftLeft0~102_combout ),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~109_combout ),
	.datad(\muxShift1|output1[1]~71_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~110 .lut_mask = 16'hAAF0;
defparam \alu|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cycloneii_lcell_comb \alu|ShiftLeft0~122 (
// Equation(s):
// \alu|ShiftLeft0~122_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~121_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~110_combout )))))

	.dataa(\alu|ShiftLeft0~121_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~122 .lut_mask = 16'h0B08;
defparam \alu|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N16
cycloneii_lcell_comb \alu|ShiftLeft0~142 (
// Equation(s):
// \alu|ShiftLeft0~142_combout  = (\alu|ShiftLeft0~122_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~142_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~142 .lut_mask = 16'hFFC0;
defparam \alu|ShiftLeft0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N16
cycloneii_lcell_comb \alu|O_out[22]~163 (
// Equation(s):
// \alu|O_out[22]~163_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & (((\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\alu|ShiftLeft0~142_combout ))) # 
// (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & (\alu|ShiftLeft0~91_combout ))))

	.dataa(\alu|ShiftLeft0~91_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datac(\alu|ShiftLeft0~142_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[22]~163_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[22]~163 .lut_mask = 16'hFC22;
defparam \alu|O_out[22]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N18
cycloneii_lcell_comb \alu|O_out[22]~164 (
// Equation(s):
// \alu|O_out[22]~164_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\alu|O_out[22]~163_combout  & ((\alu|ShiftLeft0~99_combout ))) # (!\alu|O_out[22]~163_combout  & (\mux2|output1[22]~63_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & 
// (((\alu|O_out[22]~163_combout ))))

	.dataa(\mux2|output1[22]~63_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datac(\alu|O_out[22]~163_combout ),
	.datad(\alu|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\alu|O_out[22]~164_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[22]~164 .lut_mask = 16'hF838;
defparam \alu|O_out[22]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N12
cycloneii_lcell_comb \alu|O_out[22]~165 (
// Equation(s):
// \alu|O_out[22]~165_combout  = (\IDEXPipe|Func_inIDEX [4] & (((\EXMEMPipe|O_outEXMEM[16]~3_combout ) # (\alu|O_out[22]~164_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|Add0~46_combout  & (!\EXMEMPipe|O_outEXMEM[16]~3_combout )))

	.dataa(\alu|Add0~46_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datad(\alu|O_out[22]~164_combout ),
	.cin(gnd),
	.combout(\alu|O_out[22]~165_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[22]~165 .lut_mask = 16'hCEC2;
defparam \alu|O_out[22]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N26
cycloneii_lcell_comb \alu|O_out[22]~166 (
// Equation(s):
// \alu|O_out[22]~166_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[22]~165_combout  & ((\alu|ShiftRight0~121_combout ))) # (!\alu|O_out[22]~165_combout  & (\alu|O_out[22]~162_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[22]~165_combout ))))

	.dataa(\alu|O_out[22]~162_combout ),
	.datab(\alu|ShiftRight0~121_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datad(\alu|O_out[22]~165_combout ),
	.cin(gnd),
	.combout(\alu|O_out[22]~166_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[22]~166 .lut_mask = 16'hCFA0;
defparam \alu|O_out[22]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N28
cycloneii_lcell_comb \alu|O_out[22]~167 (
// Equation(s):
// \alu|O_out[22]~167_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[22]~41_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[22]~166_combout )))))

	.dataa(\muxShift1|output1[22]~41_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[23]~124_combout ),
	.datad(\alu|O_out[22]~166_combout ),
	.cin(gnd),
	.combout(\alu|O_out[22]~167_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[22]~167 .lut_mask = 16'h0B08;
defparam \alu|O_out[22]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N6
cycloneii_lcell_comb \alu|O_out[22]~168 (
// Equation(s):
// \alu|O_out[22]~168_combout  = (\alu|O_out[22]~167_combout ) # ((\IDEXPipe|upperIDEX~regout  & \alu|Add0~14_combout ))

	.dataa(vcc),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(\alu|Add0~14_combout ),
	.datad(\alu|O_out[22]~167_combout ),
	.cin(gnd),
	.combout(\alu|O_out[22]~168_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[22]~168 .lut_mask = 16'hFFC0;
defparam \alu|O_out[22]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y29_N7
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[22]~168_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [22]));

// Location: LCFF_X27_Y24_N29
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [22]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [22]));

// Location: LCCOMB_X27_Y24_N28
cycloneii_lcell_comb \mux7|output1[22]~36 (
// Equation(s):
// \mux7|output1[22]~36_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [22])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [22])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [22]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [22]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[22]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[22]~36 .lut_mask = 16'h2230;
defparam \mux7|output1[22]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \mux7|output1[22]~37 (
// Equation(s):
// \mux7|output1[22]~37_combout  = (\mux7|output1[22]~36_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a12 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a12 ),
	.datad(\mux7|output1[22]~36_combout ),
	.cin(gnd),
	.combout(\mux7|output1[22]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[22]~37 .lut_mask = 16'hFFC0;
defparam \mux7|output1[22]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~63 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~63_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a28 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[3]~59_combout 
// ))))

	.dataa(\mux7|output1[3]~59_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~63_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~63 .lut_mask = 16'hC0A0;
defparam \IDEXPipe|o_RS_DataIDEX~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N8
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~64 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~64_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~63_combout ) # ((\regfile|Register_rtl_0_bypass [39] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [39]),
	.datab(\IDEXPipe|o_RS_DataIDEX~63_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~64_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~64 .lut_mask = 16'h0E0C;
defparam \IDEXPipe|o_RS_DataIDEX~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N9
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~64_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [3]));

// Location: LCCOMB_X24_Y26_N18
cycloneii_lcell_comb \muxShift1|output1[3]~63 (
// Equation(s):
// \muxShift1|output1[3]~63_combout  = (\hdnsWB|hazardReg1~1_combout  & ((\hdnsWB|Equal6~0_combout  & ((\IDEXPipe|o_RS_DataIDEX [3]))) # (!\hdnsWB|Equal6~0_combout  & (\mux7|output1[3]~59_combout )))) # (!\hdnsWB|hazardReg1~1_combout  & 
// (((\IDEXPipe|o_RS_DataIDEX [3]))))

	.dataa(\mux7|output1[3]~59_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [3]),
	.datac(\hdnsWB|hazardReg1~1_combout ),
	.datad(\hdnsWB|Equal6~0_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[3]~63 .lut_mask = 16'hCCAC;
defparam \muxShift1|output1[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N28
cycloneii_lcell_comb \muxShift1|output1[3]~64 (
// Equation(s):
// \muxShift1|output1[3]~64_combout  = (\hdnsWB|hazardReg1~0_combout  & ((\hdns|hazardReg1~1_combout  & ((\muxShift1|output1[3]~63_combout ))) # (!\hdns|hazardReg1~1_combout  & (\IDEXPipe|o_RS_DataIDEX [3])))) # (!\hdnsWB|hazardReg1~0_combout  & 
// (((\IDEXPipe|o_RS_DataIDEX [3]))))

	.dataa(\hdnsWB|hazardReg1~0_combout ),
	.datab(\hdns|hazardReg1~1_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX [3]),
	.datad(\muxShift1|output1[3]~63_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[3]~64 .lut_mask = 16'hF870;
defparam \muxShift1|output1[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N22
cycloneii_lcell_comb \muxShift1|output1[3]~65 (
// Equation(s):
// \muxShift1|output1[3]~65_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[3]~64_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [3]))))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [3]),
	.datac(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datad(\muxShift1|output1[3]~64_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[3]~65 .lut_mask = 16'h0E04;
defparam \muxShift1|output1[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N14
cycloneii_lcell_comb \alu|ShiftRight0~134 (
// Equation(s):
// \alu|ShiftRight0~134_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftRight0~166_combout  & (\muxShift1|output1[2]~62_combout ))) # (!\muxShift1|output1[3]~65_combout  & (((\alu|ShiftRight0~157_combout ))))

	.dataa(\alu|ShiftRight0~166_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftRight0~157_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~134 .lut_mask = 16'h8F80;
defparam \alu|ShiftRight0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
cycloneii_lcell_comb \alu|O_out[20]~149 (
// Equation(s):
// \alu|O_out[20]~149_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & (((\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\alu|ShiftLeft0~140_combout ))) # 
// (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & (\alu|ShiftLeft0~117_combout ))))

	.dataa(\alu|ShiftLeft0~117_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datac(\alu|ShiftLeft0~140_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[20]~149_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[20]~149 .lut_mask = 16'hFC22;
defparam \alu|O_out[20]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cycloneii_lcell_comb \alu|O_out[20]~150 (
// Equation(s):
// \alu|O_out[20]~150_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\alu|O_out[20]~149_combout  & (\alu|ShiftLeft0~87_combout )) # (!\alu|O_out[20]~149_combout  & ((\mux2|output1[20]~61_combout ))))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & 
// (((\alu|O_out[20]~149_combout ))))

	.dataa(\alu|ShiftLeft0~87_combout ),
	.datab(\mux2|output1[20]~61_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datad(\alu|O_out[20]~149_combout ),
	.cin(gnd),
	.combout(\alu|O_out[20]~150_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[20]~150 .lut_mask = 16'hAFC0;
defparam \alu|O_out[20]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N26
cycloneii_lcell_comb \alu|O_out[20]~151 (
// Equation(s):
// \alu|O_out[20]~151_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[20]~150_combout ) # ((\EXMEMPipe|O_outEXMEM[16]~3_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (((\alu|Add0~42_combout  & !\EXMEMPipe|O_outEXMEM[16]~3_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|O_out[20]~150_combout ),
	.datac(\alu|Add0~42_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.cin(gnd),
	.combout(\alu|O_out[20]~151_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[20]~151 .lut_mask = 16'hAAD8;
defparam \alu|O_out[20]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N0
cycloneii_lcell_comb \alu|O_out[20]~152 (
// Equation(s):
// \alu|O_out[20]~152_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[20]~151_combout  & ((\alu|ShiftRight0~134_combout ))) # (!\alu|O_out[20]~151_combout  & (\alu|O_out[20]~148_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[20]~151_combout ))))

	.dataa(\alu|O_out[20]~148_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datac(\alu|ShiftRight0~134_combout ),
	.datad(\alu|O_out[20]~151_combout ),
	.cin(gnd),
	.combout(\alu|O_out[20]~152_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[20]~152 .lut_mask = 16'hF388;
defparam \alu|O_out[20]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N6
cycloneii_lcell_comb \alu|O_out[20]~153 (
// Equation(s):
// \alu|O_out[20]~153_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[20]~37_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[20]~152_combout )))))

	.dataa(\muxShift1|output1[20]~37_combout ),
	.datab(\alu|O_out[20]~152_combout ),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\alu|O_out[23]~124_combout ),
	.cin(gnd),
	.combout(\alu|O_out[20]~153_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[20]~153 .lut_mask = 16'h00AC;
defparam \alu|O_out[20]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y28_N20
cycloneii_lcell_comb \alu|O_out[20]~154 (
// Equation(s):
// \alu|O_out[20]~154_combout  = (\alu|O_out[20]~153_combout ) # ((\IDEXPipe|upperIDEX~regout  & \alu|Add0~10_combout ))

	.dataa(\IDEXPipe|upperIDEX~regout ),
	.datab(vcc),
	.datac(\alu|Add0~10_combout ),
	.datad(\alu|O_out[20]~153_combout ),
	.cin(gnd),
	.combout(\alu|O_out[20]~154_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[20]~154 .lut_mask = 16'hFFA0;
defparam \alu|O_out[20]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y28_N21
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[20]~154_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [20]));

// Location: LCFF_X25_Y21_N7
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [20]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [20]));

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \mux7|output1[20]~32 (
// Equation(s):
// \mux7|output1[20]~32_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [20])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [20])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [20]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\MEMWBPipe|O_outMEMWB [20]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[20]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[20]~32 .lut_mask = 16'h00B8;
defparam \mux7|output1[20]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \mux7|output1[20]~33 (
// Equation(s):
// \mux7|output1[20]~33_combout  = (\mux7|output1[20]~32_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a14 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a14 ),
	.datad(\mux7|output1[20]~32_combout ),
	.cin(gnd),
	.combout(\mux7|output1[20]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[20]~33 .lut_mask = 16'hFFC0;
defparam \mux7|output1[20]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N20
cycloneii_lcell_comb \mux101|output1[20]~89 (
// Equation(s):
// \mux101|output1[20]~89_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[20]~33_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [20]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [20]),
	.datab(\hdnsMEM|hazardReg2~6_combout ),
	.datac(\mux7|output1[20]~33_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[20]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[20]~89 .lut_mask = 16'h3022;
defparam \mux101|output1[20]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N24
cycloneii_lcell_comb \mux101|output1[20]~128 (
// Equation(s):
// \mux101|output1[20]~128_combout  = (\mux101|output1[20]~89_combout ) # ((\hdnsMEM|hazardReg2~7_combout  & (\hdnsMEM|hazardReg1~9_combout  & \EXMEMPipe|O_outEXMEM [20])))

	.dataa(\hdnsMEM|hazardReg2~7_combout ),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\mux101|output1[20]~89_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [20]),
	.cin(gnd),
	.combout(\mux101|output1[20]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[20]~128 .lut_mask = 16'hF8F0;
defparam \mux101|output1[20]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N25
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[20]~128_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [20]));

// Location: LCCOMB_X30_Y28_N12
cycloneii_lcell_comb \dmem|data_seg|rd[23]~24 (
// Equation(s):
// \dmem|data_seg|rd[23]~24_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem2~8_regout ))

	.dataa(\dmem|data_seg|mem2~8_regout ),
	.datab(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[23]~24 .lut_mask = 16'hCC55;
defparam \dmem|data_seg|rd[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N28
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[35]~4 (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[35]~4_combout  = !\EXMEMPipe|o_RT_DataEXMEM [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [23]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[35]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[35]~4 .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[35]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N29
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[35]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [35]));

// Location: LCCOMB_X31_Y27_N14
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell_combout  = !\dmem|stack_seg|mem2_rtl_0_bypass [35]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N13
cycloneii_lcell_ff \dmem|data_seg|rd[23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[23]~24_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [23]));

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \dmem|stack_seg|mem2~13 (
// Equation(s):
// \dmem|stack_seg|mem2~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [23]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2~13 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N0
cycloneii_lcell_comb \dmem|stack_seg|mem3~9 (
// Equation(s):
// \dmem|stack_seg|mem3~9_combout  = (!\EXMEMPipe|O_outEXMEM [31] & (\dmem|data_seg|mem3~11_combout  & (\dmem|heap_seg|mem3~9_combout  & \dmem|Equal2~4_combout )))

	.dataa(\EXMEMPipe|O_outEXMEM [31]),
	.datab(\dmem|data_seg|mem3~11_combout ),
	.datac(\dmem|heap_seg|mem3~9_combout ),
	.datad(\dmem|Equal2~4_combout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~9 .lut_mask = 16'h4000;
defparam \dmem|stack_seg|mem3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N23
cycloneii_lcell_ff \dmem|stack_seg|mem2~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2~8_regout ));

// Location: LCCOMB_X31_Y26_N2
cycloneii_lcell_comb \dmem|stack_seg|rd[23]~24 (
// Equation(s):
// \dmem|stack_seg|rd[23]~24_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem2~8_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|stack_seg|mem2~8_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[23]~24 .lut_mask = 16'hBB11;
defparam \dmem|stack_seg|rd[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N3
cycloneii_lcell_ff \dmem|stack_seg|rd[23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[23]~24_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [23]));

// Location: LCCOMB_X31_Y27_N8
cycloneii_lcell_comb \dmem|readdata_out[23]~55 (
// Equation(s):
// \dmem|readdata_out[23]~55_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|data_seg|rd [23]) # ((\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & 
// (((!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & \dmem|stack_seg|rd [23]))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datab(\dmem|data_seg|rd [23]),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|stack_seg|rd [23]),
	.cin(gnd),
	.combout(\dmem|readdata_out[23]~55_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[23]~55 .lut_mask = 16'hADA8;
defparam \dmem|readdata_out[23]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cycloneii_lcell_comb \dmem|heap_seg|mem2~13 (
// Equation(s):
// \dmem|heap_seg|mem2~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [23]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem2~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem2~13 .lut_mask = 16'h0F0F;
defparam \dmem|heap_seg|mem2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N1
cycloneii_lcell_ff \dmem|heap_seg|mem2~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem2~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem2~8_regout ));

// Location: LCCOMB_X31_Y27_N30
cycloneii_lcell_comb \dmem|heap_seg|rd[23]~24 (
// Equation(s):
// \dmem|heap_seg|rd[23]~24_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem2~8_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem2~8_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem2_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[23]~24 .lut_mask = 16'hBB11;
defparam \dmem|heap_seg|rd[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y27_N31
cycloneii_lcell_ff \dmem|heap_seg|rd[23] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[23]~24_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [23]));

// Location: LCCOMB_X31_Y27_N2
cycloneii_lcell_comb \dmem|readdata_out[23]~56 (
// Equation(s):
// \dmem|readdata_out[23]~56_combout  = (\dmem|readdata_out[23]~55_combout  & (((\dmem|heap_seg|rd [23]) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\dmem|readdata_out[23]~55_combout  & (\dmem|Selector16~3_combout  & 
// (\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))

	.dataa(\dmem|Selector16~3_combout ),
	.datab(\dmem|readdata_out[23]~55_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|heap_seg|rd [23]),
	.cin(gnd),
	.combout(\dmem|readdata_out[23]~56_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[23]~56 .lut_mask = 16'hEC2C;
defparam \dmem|readdata_out[23]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \dmem|readdata_out[23]~57 (
// Equation(s):
// \dmem|readdata_out[23]~57_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[23]~56_combout )))) # (!\dmem|Selector24~2_combout  & 
// (!\dmem|readdata_out[31]~17_combout  & ((\dmem|readdata_out[23]~56_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\dmem|readdata_out[31]~17_combout ),
	.datac(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datad(\dmem|readdata_out[23]~56_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[23]~57_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[23]~57 .lut_mask = 16'hB3A0;
defparam \dmem|readdata_out[23]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N25
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[23]~57_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [23]));

// Location: LCFF_X27_Y23_N15
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [23]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [23]));

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \mux7|output1[23]~38 (
// Equation(s):
// \mux7|output1[23]~38_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [23])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [23])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\MEMWBPipe|readdata_outMEMWB [23]),
	.datac(\MEMWBPipe|O_outMEMWB [23]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[23]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[23]~38 .lut_mask = 16'h00D8;
defparam \mux7|output1[23]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \mux7|output1[23]~39 (
// Equation(s):
// \mux7|output1[23]~39_combout  = (\mux7|output1[23]~38_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a11  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a11 ),
	.datac(\mux7|output1[23]~38_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[23]~39 .lut_mask = 16'hFCF0;
defparam \mux7|output1[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N26
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~15 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~15_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a28 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[3]~59_combout 
// )))))

	.dataa(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datac(\regfile|Register_rtl_1|auto_generated|ram_block1a28 ),
	.datad(\mux7|output1[3]~59_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~15_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~15 .lut_mask = 16'hC480;
defparam \IDEXPipe|o_RT_DataIDEX~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y26_N13
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[39] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[3]~59_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [39]));

// Location: LCCOMB_X23_Y26_N30
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~16 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~16_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~15_combout ) # ((\IDEXPipe|o_RT_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [39]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~15_combout ),
	.datad(\regfile|Register_rtl_0_bypass [39]),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~16_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~16 .lut_mask = 16'h3230;
defparam \IDEXPipe|o_RT_DataIDEX~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N31
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [3]));

// Location: LCCOMB_X23_Y26_N12
cycloneii_lcell_comb \mux101|output1[3]~62 (
// Equation(s):
// \mux101|output1[3]~62_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[3]~59_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [3]))))

	.dataa(\hdnsMEM|hazardReg2~6_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [3]),
	.datac(\mux7|output1[3]~59_combout ),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[3]~62 .lut_mask = 16'h5044;
defparam \mux101|output1[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N6
cycloneii_lcell_comb \mux2|output1[3]~44 (
// Equation(s):
// \mux2|output1[3]~44_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [3])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[3]~61_combout ) # (\mux101|output1[3]~62_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [3]),
	.datac(\mux101|output1[3]~61_combout ),
	.datad(\mux101|output1[3]~62_combout ),
	.cin(gnd),
	.combout(\mux2|output1[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[3]~44 .lut_mask = 16'hDDD8;
defparam \mux2|output1[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N6
cycloneii_lcell_comb \alu|O_out[3]~257 (
// Equation(s):
// \alu|O_out[3]~257_combout  = (\muxShift1|output1[3]~65_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\IDEXPipe|Func_inIDEX [0]) # (\mux2|output1[3]~44_combout ))))) # (!\muxShift1|output1[3]~65_combout  & ((\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX 
// [1] $ (\mux2|output1[3]~44_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] & \mux2|output1[3]~44_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[3]~44_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~257_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~257 .lut_mask = 16'h1E68;
defparam \alu|O_out[3]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N14
cycloneii_lcell_comb \alu|O_out[2]~250 (
// Equation(s):
// \alu|O_out[2]~250_combout  = (\IDEXPipe|Func_inIDEX [0] & ((!\muxShift1|output1[4]~59_combout ))) # (!\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1]))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\muxShift1|output1[4]~59_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~250_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~250 .lut_mask = 16'h0AFA;
defparam \alu|O_out[2]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N24
cycloneii_lcell_comb \alu|O_out[2]~249 (
// Equation(s):
// \alu|O_out[2]~249_combout  = (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1]) # (\alu|O_out[2]~21_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [0]),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~249_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~249 .lut_mask = 16'h0F0A;
defparam \alu|O_out[2]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N20
cycloneii_lcell_comb \alu|O_out[3]~260 (
// Equation(s):
// \alu|O_out[3]~260_combout  = (\alu|O_out[2]~250_combout  & ((\mux2|output1[3]~44_combout ) # ((!\alu|O_out[2]~249_combout )))) # (!\alu|O_out[2]~250_combout  & (((\alu|ShiftLeft0~113_combout  & \alu|O_out[2]~249_combout ))))

	.dataa(\mux2|output1[3]~44_combout ),
	.datab(\alu|ShiftLeft0~113_combout ),
	.datac(\alu|O_out[2]~250_combout ),
	.datad(\alu|O_out[2]~249_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~260_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~260 .lut_mask = 16'hACF0;
defparam \alu|O_out[3]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y28_N14
cycloneii_lcell_comb \alu|ShiftRight0~150 (
// Equation(s):
// \alu|ShiftRight0~150_combout  = (!\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~90_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftRight0~90_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~150_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~150 .lut_mask = 16'h0D08;
defparam \alu|ShiftRight0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N28
cycloneii_lcell_comb \alu|ShiftRight0~93 (
// Equation(s):
// \alu|ShiftRight0~93_combout  = (\alu|ShiftRight0~150_combout ) # ((\muxShift1|output1[2]~62_combout  & \alu|ShiftRight0~92_combout ))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~92_combout ),
	.datad(\alu|ShiftRight0~150_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~93 .lut_mask = 16'hFFA0;
defparam \alu|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N0
cycloneii_lcell_comb \alu|O_out[3]~258 (
// Equation(s):
// \alu|O_out[3]~258_combout  = (\alu|O_out[2]~65_combout  & ((\alu|O_out[2]~211_combout  & ((\alu|ShiftRight0~93_combout ))) # (!\alu|O_out[2]~211_combout  & (\alu|ShiftRight0~123_combout )))) # (!\alu|O_out[2]~65_combout  & (((\alu|O_out[2]~211_combout 
// ))))

	.dataa(\alu|O_out[2]~65_combout ),
	.datab(\alu|ShiftRight0~123_combout ),
	.datac(\alu|O_out[2]~211_combout ),
	.datad(\alu|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~258_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~258 .lut_mask = 16'hF858;
defparam \alu|O_out[3]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N26
cycloneii_lcell_comb \alu|O_out[3]~259 (
// Equation(s):
// \alu|O_out[3]~259_combout  = (\alu|O_out[2]~65_combout  & (((\alu|O_out[3]~258_combout )))) # (!\alu|O_out[2]~65_combout  & ((\alu|O_out[3]~258_combout  & ((\alu|ShiftRight0~113_combout ))) # (!\alu|O_out[3]~258_combout  & (\alu|ShiftRight0~138_combout 
// ))))

	.dataa(\alu|ShiftRight0~138_combout ),
	.datab(\alu|ShiftRight0~113_combout ),
	.datac(\alu|O_out[2]~65_combout ),
	.datad(\alu|O_out[3]~258_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~259_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~259 .lut_mask = 16'hFC0A;
defparam \alu|O_out[3]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N24
cycloneii_lcell_comb \alu|O_out[3]~261 (
// Equation(s):
// \alu|O_out[3]~261_combout  = (\IDEXPipe|Func_inIDEX [0] & ((\alu|O_out[3]~260_combout  & (\alu|ShiftRight0~133_combout )) # (!\alu|O_out[3]~260_combout  & ((\alu|O_out[3]~259_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & (((\alu|O_out[3]~260_combout ))))

	.dataa(\alu|ShiftRight0~133_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|O_out[3]~260_combout ),
	.datad(\alu|O_out[3]~259_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~261_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~261 .lut_mask = 16'hBCB0;
defparam \alu|O_out[3]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N10
cycloneii_lcell_comb \alu|O_out[3]~262 (
// Equation(s):
// \alu|O_out[3]~262_combout  = (\IDEXPipe|Func_inIDEX [5] & (\alu|O_out[3]~261_combout  & ((!\alu|ShiftLeft0~60_combout ) # (!\IDEXPipe|Func_inIDEX [0]))))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|O_out[3]~261_combout ),
	.datad(\alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~262_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~262 .lut_mask = 16'h20A0;
defparam \alu|O_out[3]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N0
cycloneii_lcell_comb \alu|O_out[3]~263 (
// Equation(s):
// \alu|O_out[3]~263_combout  = (\alu|O_out[2]~218_combout  & ((\alu|O_out[2]~219_combout  & (\muxShift1|output1[3]~65_combout )) # (!\alu|O_out[2]~219_combout  & ((\alu|O_out[3]~262_combout ))))) # (!\alu|O_out[2]~218_combout  & 
// (((!\alu|O_out[2]~219_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|O_out[2]~218_combout ),
	.datac(\alu|O_out[2]~219_combout ),
	.datad(\alu|O_out[3]~262_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~263_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~263 .lut_mask = 16'h8F83;
defparam \alu|O_out[3]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N22
cycloneii_lcell_comb \alu|O_out[3]~264 (
// Equation(s):
// \alu|O_out[3]~264_combout  = (\alu|O_out[2]~210_combout  & (((\alu|O_out[3]~263_combout )))) # (!\alu|O_out[2]~210_combout  & ((\alu|O_out[3]~263_combout  & ((\alu|Add0~8_combout ))) # (!\alu|O_out[3]~263_combout  & (\alu|O_out[3]~257_combout ))))

	.dataa(\alu|O_out[2]~210_combout ),
	.datab(\alu|O_out[3]~257_combout ),
	.datac(\alu|Add0~8_combout ),
	.datad(\alu|O_out[3]~263_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~264_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~264 .lut_mask = 16'hFA44;
defparam \alu|O_out[3]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N24
cycloneii_lcell_comb \alu|O_out[3]~265 (
// Equation(s):
// \alu|O_out[3]~265_combout  = (!\IDEXPipe|upperIDEX~regout  & \alu|O_out[3]~264_combout )

	.dataa(vcc),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(vcc),
	.datad(\alu|O_out[3]~264_combout ),
	.cin(gnd),
	.combout(\alu|O_out[3]~265_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[3]~265 .lut_mask = 16'h3300;
defparam \alu|O_out[3]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y28_N19
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[3]~265_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [3]));

// Location: LCCOMB_X27_Y27_N24
cycloneii_lcell_comb \EXMEMPipe|o_RT_DataEXMEM[25]~feeder (
// Equation(s):
// \EXMEMPipe|o_RT_DataEXMEM[25]~feeder_combout  = \mux101|output1[25]~125_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux101|output1[25]~125_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|o_RT_DataEXMEM[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|o_RT_DataEXMEM[25]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|o_RT_DataEXMEM[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y27_N25
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|o_RT_DataEXMEM[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [25]));

// Location: LCFF_X22_Y27_N23
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[26]~126_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [26]));

// Location: LCFF_X24_Y27_N23
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[27]~127_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [27]));

// Location: LCCOMB_X31_Y26_N8
cycloneii_lcell_comb \dmem|stack_seg|rd[24]~25 (
// Equation(s):
// \dmem|stack_seg|rd[24]~25_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem3~1_regout ))

	.dataa(\dmem|stack_seg|mem3~1_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[24]~25 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N30
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[21]~2 (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[21]~2_combout  = !\EXMEMPipe|o_RT_DataEXMEM [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [24]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[21]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[21]~2 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[21]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N31
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[21]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [21]));

// Location: LCCOMB_X30_Y28_N16
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell_combout  = !\dmem|stack_seg|mem3_rtl_0_bypass [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0_bypass [21]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N9
cycloneii_lcell_ff \dmem|stack_seg|rd[24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[24]~25_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [24]));

// Location: LCCOMB_X30_Y26_N8
cycloneii_lcell_comb \dmem|readdata_out[24]~58 (
// Equation(s):
// \dmem|readdata_out[24]~58_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout ) # ((\dmem|Selector16~3_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|stack_seg|rd [24])))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|stack_seg|rd [24]),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[24]~58_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[24]~58 .lut_mask = 16'hBA98;
defparam \dmem|readdata_out[24]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cycloneii_lcell_comb \dmem|heap_seg|mem3~13 (
// Equation(s):
// \dmem|heap_seg|mem3~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [24]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~13 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N27
cycloneii_lcell_ff \dmem|heap_seg|mem3~1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~1_regout ));

// Location: LCCOMB_X30_Y26_N22
cycloneii_lcell_comb \dmem|heap_seg|rd[24]~25 (
// Equation(s):
// \dmem|heap_seg|rd[24]~25_combout  = (\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\regfile|Mux0~0_regout  & ((!\dmem|heap_seg|mem3~1_regout )))

	.dataa(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3~1_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[24]~25 .lut_mask = 16'h88BB;
defparam \dmem|heap_seg|rd[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N23
cycloneii_lcell_ff \dmem|heap_seg|rd[24] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[24]~25_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[21]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [24]));

// Location: LCCOMB_X30_Y26_N6
cycloneii_lcell_comb \dmem|readdata_out[24]~59 (
// Equation(s):
// \dmem|readdata_out[24]~59_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|readdata_out[24]~58_combout  & ((\dmem|heap_seg|rd [24]))) # (!\dmem|readdata_out[24]~58_combout  & (\dmem|data_seg|rd [24])))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\dmem|readdata_out[24]~58_combout ))))

	.dataa(\dmem|data_seg|rd [24]),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|readdata_out[24]~58_combout ),
	.datad(\dmem|heap_seg|rd [24]),
	.cin(gnd),
	.combout(\dmem|readdata_out[24]~59_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[24]~59 .lut_mask = 16'hF838;
defparam \dmem|readdata_out[24]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \dmem|readdata_out[24]~60 (
// Equation(s):
// \dmem|readdata_out[24]~60_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[24]~59_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[24]~59_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[24]~59_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[24]~60_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[24]~60 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[24]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N19
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[24]~60_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [24]));

// Location: LCFF_X27_Y23_N21
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [24]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [24]));

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \mux7|output1[24]~40 (
// Equation(s):
// \mux7|output1[24]~40_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [24])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [24])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\MEMWBPipe|readdata_outMEMWB [24]),
	.datac(\MEMWBPipe|O_outMEMWB [24]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[24]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[24]~40 .lut_mask = 16'h4450;
defparam \mux7|output1[24]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \mux7|output1[24]~41 (
// Equation(s):
// \mux7|output1[24]~41_combout  = (\mux7|output1[24]~40_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a10 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\mux7|output1[24]~40_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a10 ),
	.cin(gnd),
	.combout(\mux7|output1[24]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[24]~41 .lut_mask = 16'hFAF0;
defparam \mux7|output1[24]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~7 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~7_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\regfile|Register_rtl_1|auto_generated|ram_block1a23 ))) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\mux7|output1[8]~3_combout ))))

	.dataa(\mux7|output1[8]~3_combout ),
	.datab(\regfile|Register_rtl_1|auto_generated|ram_block1a23 ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~7 .lut_mask = 16'hC0A0;
defparam \IDEXPipe|o_RT_DataIDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~8 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~8_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~7_combout ) # ((\regfile|Register_rtl_0_bypass [34] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [34]),
	.datab(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~7_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~8 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RT_DataIDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N29
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [8]));

// Location: LCCOMB_X23_Y24_N18
cycloneii_lcell_comb \mux101|output1[8]~54 (
// Equation(s):
// \mux101|output1[8]~54_combout  = (\hdnsWB|Equal7~0_combout  & (((\IDEXPipe|o_RT_DataIDEX [8])))) # (!\hdnsWB|Equal7~0_combout  & ((\hdnsWB|hazardReg2~1_combout  & (\mux7|output1[8]~3_combout )) # (!\hdnsWB|hazardReg2~1_combout  & ((\IDEXPipe|o_RT_DataIDEX 
// [8])))))

	.dataa(\mux7|output1[8]~3_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [8]),
	.datac(\hdnsWB|Equal7~0_combout ),
	.datad(\hdnsWB|hazardReg2~1_combout ),
	.cin(gnd),
	.combout(\mux101|output1[8]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[8]~54 .lut_mask = 16'hCACC;
defparam \mux101|output1[8]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cycloneii_lcell_comb \mux101|output1[8]~55 (
// Equation(s):
// \mux101|output1[8]~55_combout  = (\hdnsWB|hazardReg2~0_combout  & ((\hdns|hazardReg1~1_combout  & ((\mux101|output1[8]~54_combout ))) # (!\hdns|hazardReg1~1_combout  & (\IDEXPipe|o_RT_DataIDEX [8])))) # (!\hdnsWB|hazardReg2~0_combout  & 
// (\IDEXPipe|o_RT_DataIDEX [8]))

	.dataa(\IDEXPipe|o_RT_DataIDEX [8]),
	.datab(\hdnsWB|hazardReg2~0_combout ),
	.datac(\hdns|hazardReg1~1_combout ),
	.datad(\mux101|output1[8]~54_combout ),
	.cin(gnd),
	.combout(\mux101|output1[8]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[8]~55 .lut_mask = 16'hEA2A;
defparam \mux101|output1[8]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N4
cycloneii_lcell_comb \mux2|output1[8]~39 (
// Equation(s):
// \mux2|output1[8]~39_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\hdnsMEM|hazardReg2~6_combout  & (\EXMEMPipe|O_outEXMEM [8])) # (!\hdnsMEM|hazardReg2~6_combout  & ((\mux101|output1[8]~55_combout )))))

	.dataa(\EXMEMPipe|O_outEXMEM [8]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[8]~55_combout ),
	.cin(gnd),
	.combout(\mux2|output1[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[8]~39 .lut_mask = 16'h2320;
defparam \mux2|output1[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N30
cycloneii_lcell_comb \alu|O_out[8]~29 (
// Equation(s):
// \alu|O_out[8]~29_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[8]~4_combout ) # (\mux2|output1[8]~39_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\muxShift1|output1[8]~4_combout  & (\IDEXPipe|Func_inIDEX [1] 
// $ (\mux2|output1[8]~39_combout ))) # (!\muxShift1|output1[8]~4_combout  & (\IDEXPipe|Func_inIDEX [1] & \mux2|output1[8]~39_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\muxShift1|output1[8]~4_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[8]~39_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~29_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~29 .lut_mask = 16'h1E68;
defparam \alu|O_out[8]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N28
cycloneii_lcell_comb \alu|ShiftRight0~52 (
// Equation(s):
// \alu|ShiftRight0~52_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~48_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~51_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftRight0~51_combout ),
	.datad(\alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~52 .lut_mask = 16'h5410;
defparam \alu|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N4
cycloneii_lcell_comb \alu|ShiftRight0~144 (
// Equation(s):
// \alu|ShiftRight0~144_combout  = (\alu|ShiftRight0~52_combout ) # ((\IDEXPipe|instructionROMOutIDEX [15] & \IDEXPipe|mux2SelectIDEX~regout ))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(vcc),
	.datac(\IDEXPipe|mux2SelectIDEX~regout ),
	.datad(\alu|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~144_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~144 .lut_mask = 16'hFFA0;
defparam \alu|ShiftRight0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N20
cycloneii_lcell_comb \alu|O_out[8]~32 (
// Equation(s):
// \alu|O_out[8]~32_combout  = (\alu|ShiftLeft0~69_combout  & \alu|O_out[2]~21_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~69_combout ),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~32 .lut_mask = 16'hF000;
defparam \alu|O_out[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N22
cycloneii_lcell_comb \alu|O_out[8]~35 (
// Equation(s):
// \alu|O_out[8]~35_combout  = (\alu|O_out[8]~33_combout  & ((\alu|O_out[8]~34_combout  & (\alu|ShiftRight0~145_combout )) # (!\alu|O_out[8]~34_combout  & ((\alu|O_out[8]~32_combout ))))) # (!\alu|O_out[8]~33_combout  & (((!\alu|O_out[8]~34_combout ))))

	.dataa(\alu|O_out[8]~33_combout ),
	.datab(\alu|ShiftRight0~145_combout ),
	.datac(\alu|O_out[8]~32_combout ),
	.datad(\alu|O_out[8]~34_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~35_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~35 .lut_mask = 16'h88F5;
defparam \alu|O_out[8]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N8
cycloneii_lcell_comb \alu|O_out[8]~36 (
// Equation(s):
// \alu|O_out[8]~36_combout  = (\alu|O_out[8]~31_combout  & ((\alu|O_out[8]~35_combout  & (\alu|ShiftRight0~59_combout )) # (!\alu|O_out[8]~35_combout  & ((\alu|ShiftRight0~144_combout ))))) # (!\alu|O_out[8]~31_combout  & (((\alu|O_out[8]~35_combout ))))

	.dataa(\alu|O_out[8]~31_combout ),
	.datab(\alu|ShiftRight0~59_combout ),
	.datac(\alu|ShiftRight0~144_combout ),
	.datad(\alu|O_out[8]~35_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~36_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~36 .lut_mask = 16'hDDA0;
defparam \alu|O_out[8]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \alu|O_out[8]~37 (
// Equation(s):
// \alu|O_out[8]~37_combout  = (\alu|O_out[8]~30_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\alu|O_out[8]~30_combout  & ((\IDEXPipe|Func_inIDEX [4] & (\alu|O_out[8]~36_combout )) # (!\IDEXPipe|Func_inIDEX [4] & ((\alu|Add0~18_combout )))))

	.dataa(\alu|O_out[8]~30_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|O_out[8]~36_combout ),
	.datad(\alu|Add0~18_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~37_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~37 .lut_mask = 16'hD9C8;
defparam \alu|O_out[8]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \alu|O_out[8]~38 (
// Equation(s):
// \alu|O_out[8]~38_combout  = (\alu|O_out[8]~30_combout  & ((\alu|O_out[8]~37_combout  & (\mux2|output1[8]~39_combout )) # (!\alu|O_out[8]~37_combout  & ((\alu|O_out[8]~29_combout ))))) # (!\alu|O_out[8]~30_combout  & (((\alu|O_out[8]~37_combout ))))

	.dataa(\mux2|output1[8]~39_combout ),
	.datab(\alu|O_out[8]~29_combout ),
	.datac(\alu|O_out[8]~30_combout ),
	.datad(\alu|O_out[8]~37_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~38_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~38 .lut_mask = 16'hAFC0;
defparam \alu|O_out[8]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N16
cycloneii_lcell_comb \alu|O_out[8]~39 (
// Equation(s):
// \alu|O_out[8]~39_combout  = (\alu|O_out[4]~27_combout  & ((\alu|O_out[8]~28_combout ) # ((!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[8]~38_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [3]),
	.datab(\alu|O_out[8]~28_combout ),
	.datac(\alu|O_out[4]~27_combout ),
	.datad(\alu|O_out[8]~38_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~39_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~39 .lut_mask = 16'hD0C0;
defparam \alu|O_out[8]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N25
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[8]~39_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [8]));

// Location: LCCOMB_X25_Y24_N22
cycloneii_lcell_comb \muxShift1|output1[8]~4 (
// Equation(s):
// \muxShift1|output1[8]~4_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\hdnsMEM|hazardReg1~10_combout  & ((\muxShift1|output1[8]~3_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (\EXMEMPipe|O_outEXMEM [8]))))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\EXMEMPipe|O_outEXMEM [8]),
	.datad(\muxShift1|output1[8]~3_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[8]~4 .lut_mask = 16'h3210;
defparam \muxShift1|output1[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N4
cycloneii_lcell_comb \alu|Add0~20 (
// Equation(s):
// \alu|Add0~20_combout  = ((\muxShift1|output1[9]~7_combout  $ (\alu|AdderInputB[9]~23_combout  $ (!\alu|Add0~19 )))) # (GND)
// \alu|Add0~21  = CARRY((\muxShift1|output1[9]~7_combout  & ((\alu|AdderInputB[9]~23_combout ) # (!\alu|Add0~19 ))) # (!\muxShift1|output1[9]~7_combout  & (\alu|AdderInputB[9]~23_combout  & !\alu|Add0~19 )))

	.dataa(\muxShift1|output1[9]~7_combout ),
	.datab(\alu|AdderInputB[9]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~19 ),
	.combout(\alu|Add0~20_combout ),
	.cout(\alu|Add0~21 ));
// synopsys translate_off
defparam \alu|Add0~20 .lut_mask = 16'h698E;
defparam \alu|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N14
cycloneii_lcell_comb \alu|ShiftRight0~86 (
// Equation(s):
// \alu|ShiftRight0~86_combout  = (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftRight0~147_combout ) # ((!\muxShift1|output1[2]~62_combout  & \alu|ShiftRight0~85_combout ))))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(\alu|ShiftRight0~85_combout ),
	.datad(\alu|ShiftRight0~147_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~86 .lut_mask = 16'h3310;
defparam \alu|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N6
cycloneii_lcell_comb \alu|ShiftLeft0~72 (
// Equation(s):
// \alu|ShiftLeft0~72_combout  = (\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~35_combout ))) # (!\muxShift1|output1[1]~71_combout  & (\alu|ShiftLeft0~31_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[1]~71_combout ),
	.datac(\alu|ShiftLeft0~31_combout ),
	.datad(\alu|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~72 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N8
cycloneii_lcell_comb \alu|ShiftLeft0~73 (
// Equation(s):
// \alu|ShiftLeft0~73_combout  = (\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~71_combout )) # (!\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~72_combout )))

	.dataa(vcc),
	.datab(\alu|ShiftLeft0~71_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftLeft0~72_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~73 .lut_mask = 16'hCFC0;
defparam \alu|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N14
cycloneii_lcell_comb \alu|ShiftLeft0~74 (
// Equation(s):
// \alu|ShiftLeft0~74_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~70_combout  & ((\alu|ShiftLeft0~34_combout )))) # (!\muxShift1|output1[3]~65_combout  & ((\alu|ShiftLeft0~73_combout ) # ((\alu|ShiftLeft0~70_combout  & 
// \alu|ShiftLeft0~34_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|ShiftLeft0~70_combout ),
	.datac(\alu|ShiftLeft0~73_combout ),
	.datad(\alu|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~74 .lut_mask = 16'hDC50;
defparam \alu|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N20
cycloneii_lcell_comb \alu|O_out[9]~42 (
// Equation(s):
// \alu|O_out[9]~42_combout  = (\alu|ShiftLeft0~74_combout  & \alu|O_out[2]~21_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|ShiftLeft0~74_combout ),
	.datad(\alu|O_out[2]~21_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~42_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~42 .lut_mask = 16'hF000;
defparam \alu|O_out[9]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N12
cycloneii_lcell_comb \alu|O_out[9]~43 (
// Equation(s):
// \alu|O_out[9]~43_combout  = (\alu|O_out[8]~33_combout  & ((\alu|O_out[8]~34_combout  & (\alu|ShiftRight0~86_combout )) # (!\alu|O_out[8]~34_combout  & ((\alu|O_out[9]~42_combout ))))) # (!\alu|O_out[8]~33_combout  & (!\alu|O_out[8]~34_combout ))

	.dataa(\alu|O_out[8]~33_combout ),
	.datab(\alu|O_out[8]~34_combout ),
	.datac(\alu|ShiftRight0~86_combout ),
	.datad(\alu|O_out[9]~42_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~43_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~43 .lut_mask = 16'hB391;
defparam \alu|O_out[9]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y27_N10
cycloneii_lcell_comb \alu|O_out[9]~44 (
// Equation(s):
// \alu|O_out[9]~44_combout  = (\alu|O_out[8]~31_combout  & ((\alu|O_out[9]~43_combout  & ((\alu|ShiftRight0~80_combout ))) # (!\alu|O_out[9]~43_combout  & (\alu|ShiftRight0~146_combout )))) # (!\alu|O_out[8]~31_combout  & (((\alu|O_out[9]~43_combout ))))

	.dataa(\alu|ShiftRight0~146_combout ),
	.datab(\alu|ShiftRight0~80_combout ),
	.datac(\alu|O_out[8]~31_combout ),
	.datad(\alu|O_out[9]~43_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~44_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~44 .lut_mask = 16'hCFA0;
defparam \alu|O_out[9]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N28
cycloneii_lcell_comb \alu|O_out[9]~45 (
// Equation(s):
// \alu|O_out[9]~45_combout  = (\alu|O_out[8]~30_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\alu|O_out[8]~30_combout  & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[9]~44_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|Add0~20_combout ))))

	.dataa(\alu|O_out[8]~30_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|Add0~20_combout ),
	.datad(\alu|O_out[9]~44_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~45_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~45 .lut_mask = 16'hDC98;
defparam \alu|O_out[9]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N6
cycloneii_lcell_comb \alu|O_out[9]~46 (
// Equation(s):
// \alu|O_out[9]~46_combout  = (\alu|O_out[8]~30_combout  & ((\alu|O_out[9]~45_combout  & ((\mux2|output1[9]~38_combout ))) # (!\alu|O_out[9]~45_combout  & (\alu|O_out[9]~41_combout )))) # (!\alu|O_out[8]~30_combout  & (((\alu|O_out[9]~45_combout ))))

	.dataa(\alu|O_out[8]~30_combout ),
	.datab(\alu|O_out[9]~41_combout ),
	.datac(\mux2|output1[9]~38_combout ),
	.datad(\alu|O_out[9]~45_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~46_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~46 .lut_mask = 16'hF588;
defparam \alu|O_out[9]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N20
cycloneii_lcell_comb \alu|O_out[9]~47 (
// Equation(s):
// \alu|O_out[9]~47_combout  = (\alu|O_out[4]~27_combout  & ((\alu|O_out[9]~40_combout ) # ((!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[9]~46_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [3]),
	.datab(\alu|O_out[4]~27_combout ),
	.datac(\alu|O_out[9]~40_combout ),
	.datad(\alu|O_out[9]~46_combout ),
	.cin(gnd),
	.combout(\alu|O_out[9]~47_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[9]~47 .lut_mask = 16'hC4C0;
defparam \alu|O_out[9]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N9
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[9]~47_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [9]));

// Location: LCFF_X25_Y22_N5
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [9]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [9]));

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \mux7|output1[9]~4 (
// Equation(s):
// \mux7|output1[9]~4_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [9])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [9])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [9]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [9]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[9]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[9]~4 .lut_mask = 16'h2230;
defparam \mux7|output1[9]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \mux7|output1[9]~5 (
// Equation(s):
// \mux7|output1[9]~5_combout  = (\mux7|output1[9]~4_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a25 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\mux7|output1[9]~4_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a25 ),
	.cin(gnd),
	.combout(\mux7|output1[9]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[9]~5 .lut_mask = 16'hFCF0;
defparam \mux7|output1[9]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cycloneii_lcell_comb \mux101|output1[9]~52 (
// Equation(s):
// \mux101|output1[9]~52_combout  = (\hdnsWB|Equal7~0_combout  & (\IDEXPipe|o_RT_DataIDEX [9])) # (!\hdnsWB|Equal7~0_combout  & ((\hdnsWB|hazardReg2~1_combout  & ((\mux7|output1[9]~5_combout ))) # (!\hdnsWB|hazardReg2~1_combout  & (\IDEXPipe|o_RT_DataIDEX 
// [9]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [9]),
	.datab(\mux7|output1[9]~5_combout ),
	.datac(\hdnsWB|Equal7~0_combout ),
	.datad(\hdnsWB|hazardReg2~1_combout ),
	.cin(gnd),
	.combout(\mux101|output1[9]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[9]~52 .lut_mask = 16'hACAA;
defparam \mux101|output1[9]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cycloneii_lcell_comb \mux101|output1[9]~53 (
// Equation(s):
// \mux101|output1[9]~53_combout  = (\hdnsWB|hazardReg2~0_combout  & ((\hdns|hazardReg1~1_combout  & ((\mux101|output1[9]~52_combout ))) # (!\hdns|hazardReg1~1_combout  & (\IDEXPipe|o_RT_DataIDEX [9])))) # (!\hdnsWB|hazardReg2~0_combout  & 
// (\IDEXPipe|o_RT_DataIDEX [9]))

	.dataa(\IDEXPipe|o_RT_DataIDEX [9]),
	.datab(\hdnsWB|hazardReg2~0_combout ),
	.datac(\hdns|hazardReg1~1_combout ),
	.datad(\mux101|output1[9]~52_combout ),
	.cin(gnd),
	.combout(\mux101|output1[9]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[9]~53 .lut_mask = 16'hEA2A;
defparam \mux101|output1[9]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \mux2|output1[9]~38 (
// Equation(s):
// \mux2|output1[9]~38_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\hdnsMEM|hazardReg2~6_combout  & (\EXMEMPipe|O_outEXMEM [9])) # (!\hdnsMEM|hazardReg2~6_combout  & ((\mux101|output1[9]~53_combout )))))

	.dataa(\EXMEMPipe|O_outEXMEM [9]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[9]~53_combout ),
	.cin(gnd),
	.combout(\mux2|output1[9]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[9]~38 .lut_mask = 16'h2320;
defparam \mux2|output1[9]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y25_N18
cycloneii_lcell_comb \alu|AdderInputB[9]~23 (
// Equation(s):
// \alu|AdderInputB[9]~23_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[9]~38_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[9]~38_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[9]~23_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[9]~23 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[9]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y25_N6
cycloneii_lcell_comb \alu|Add0~22 (
// Equation(s):
// \alu|Add0~22_combout  = (\muxShift1|output1[10]~13_combout  & ((\alu|AdderInputB[10]~22_combout  & (\alu|Add0~21  & VCC)) # (!\alu|AdderInputB[10]~22_combout  & (!\alu|Add0~21 )))) # (!\muxShift1|output1[10]~13_combout  & ((\alu|AdderInputB[10]~22_combout 
//  & (!\alu|Add0~21 )) # (!\alu|AdderInputB[10]~22_combout  & ((\alu|Add0~21 ) # (GND)))))
// \alu|Add0~23  = CARRY((\muxShift1|output1[10]~13_combout  & (!\alu|AdderInputB[10]~22_combout  & !\alu|Add0~21 )) # (!\muxShift1|output1[10]~13_combout  & ((!\alu|Add0~21 ) # (!\alu|AdderInputB[10]~22_combout ))))

	.dataa(\muxShift1|output1[10]~13_combout ),
	.datab(\alu|AdderInputB[10]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\alu|Add0~21 ),
	.combout(\alu|Add0~22_combout ),
	.cout(\alu|Add0~23 ));
// synopsys translate_off
defparam \alu|Add0~22 .lut_mask = 16'h9617;
defparam \alu|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
cycloneii_lcell_comb \alu|ShiftRight0~100 (
// Equation(s):
// \alu|ShiftRight0~100_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftRight0~98_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftRight0~99_combout ))))

	.dataa(\alu|ShiftRight0~99_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~98_combout ),
	.datad(\muxShift1|output1[2]~62_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~100 .lut_mask = 16'h3022;
defparam \alu|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
cycloneii_lcell_comb \alu|ShiftRight0~151 (
// Equation(s):
// \alu|ShiftRight0~151_combout  = (\alu|ShiftRight0~100_combout ) # ((\IDEXPipe|mux2SelectIDEX~regout  & \IDEXPipe|instructionROMOutIDEX [15]))

	.dataa(vcc),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\alu|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~151_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~151 .lut_mask = 16'hFFC0;
defparam \alu|ShiftRight0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N10
cycloneii_lcell_comb \alu|ShiftRight0~152 (
// Equation(s):
// \alu|ShiftRight0~152_combout  = (!\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~102_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\alu|ShiftRight0~102_combout ),
	.datad(\muxShift1|output1[2]~62_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~152_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~152 .lut_mask = 16'h00B8;
defparam \alu|ShiftRight0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N4
cycloneii_lcell_comb \alu|ShiftRight0~104 (
// Equation(s):
// \alu|ShiftRight0~104_combout  = (\alu|ShiftRight0~152_combout ) # ((\muxShift1|output1[2]~62_combout  & \alu|ShiftRight0~103_combout ))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~103_combout ),
	.datad(\alu|ShiftRight0~152_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~104 .lut_mask = 16'hFFA0;
defparam \alu|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N2
cycloneii_lcell_comb \alu|O_out[8]~33 (
// Equation(s):
// \alu|O_out[8]~33_combout  = ((!\alu|O_out[2]~21_combout  & !\alu|ShiftLeft0~60_combout )) # (!\IDEXPipe|Func_inIDEX [0])

	.dataa(vcc),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|O_out[2]~21_combout ),
	.datad(\alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\alu|O_out[8]~33_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[8]~33 .lut_mask = 16'h333F;
defparam \alu|O_out[8]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N12
cycloneii_lcell_comb \alu|O_out[10]~58 (
// Equation(s):
// \alu|O_out[10]~58_combout  = (\alu|O_out[2]~21_combout  & \alu|ShiftLeft0~83_combout )

	.dataa(\alu|O_out[2]~21_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|ShiftLeft0~83_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~58_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~58 .lut_mask = 16'hAA00;
defparam \alu|O_out[10]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N26
cycloneii_lcell_comb \alu|O_out[10]~59 (
// Equation(s):
// \alu|O_out[10]~59_combout  = (\alu|O_out[8]~34_combout  & (\alu|O_out[8]~33_combout  & (\alu|ShiftRight0~107_combout ))) # (!\alu|O_out[8]~34_combout  & (((\alu|O_out[10]~58_combout )) # (!\alu|O_out[8]~33_combout )))

	.dataa(\alu|O_out[8]~34_combout ),
	.datab(\alu|O_out[8]~33_combout ),
	.datac(\alu|ShiftRight0~107_combout ),
	.datad(\alu|O_out[10]~58_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~59_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~59 .lut_mask = 16'hD591;
defparam \alu|O_out[10]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N28
cycloneii_lcell_comb \alu|O_out[10]~60 (
// Equation(s):
// \alu|O_out[10]~60_combout  = (\alu|O_out[8]~31_combout  & ((\alu|O_out[10]~59_combout  & ((\alu|ShiftRight0~104_combout ))) # (!\alu|O_out[10]~59_combout  & (\alu|ShiftRight0~151_combout )))) # (!\alu|O_out[8]~31_combout  & (((\alu|O_out[10]~59_combout 
// ))))

	.dataa(\alu|O_out[8]~31_combout ),
	.datab(\alu|ShiftRight0~151_combout ),
	.datac(\alu|ShiftRight0~104_combout ),
	.datad(\alu|O_out[10]~59_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~60 .lut_mask = 16'hF588;
defparam \alu|O_out[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N22
cycloneii_lcell_comb \alu|O_out[10]~61 (
// Equation(s):
// \alu|O_out[10]~61_combout  = (\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[8]~30_combout ) # ((\alu|O_out[10]~60_combout )))) # (!\IDEXPipe|Func_inIDEX [4] & (!\alu|O_out[8]~30_combout  & (\alu|Add0~22_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [4]),
	.datab(\alu|O_out[8]~30_combout ),
	.datac(\alu|Add0~22_combout ),
	.datad(\alu|O_out[10]~60_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~61 .lut_mask = 16'hBA98;
defparam \alu|O_out[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N12
cycloneii_lcell_comb \alu|O_out[10]~62 (
// Equation(s):
// \alu|O_out[10]~62_combout  = (\alu|O_out[8]~30_combout  & ((\alu|O_out[10]~61_combout  & (\mux2|output1[10]~53_combout )) # (!\alu|O_out[10]~61_combout  & ((\alu|O_out[10]~57_combout ))))) # (!\alu|O_out[8]~30_combout  & (((\alu|O_out[10]~61_combout ))))

	.dataa(\mux2|output1[10]~53_combout ),
	.datab(\alu|O_out[8]~30_combout ),
	.datac(\alu|O_out[10]~57_combout ),
	.datad(\alu|O_out[10]~61_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~62 .lut_mask = 16'hBBC0;
defparam \alu|O_out[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N18
cycloneii_lcell_comb \alu|O_out[10]~63 (
// Equation(s):
// \alu|O_out[10]~63_combout  = (\alu|O_out[4]~27_combout  & ((\alu|O_out[10]~56_combout ) # ((!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[10]~62_combout ))))

	.dataa(\alu|O_out[10]~56_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[4]~27_combout ),
	.datad(\alu|O_out[10]~62_combout ),
	.cin(gnd),
	.combout(\alu|O_out[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[10]~63 .lut_mask = 16'hB0A0;
defparam \alu|O_out[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N31
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[10]~63_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [10]));

// Location: LCCOMB_X25_Y26_N24
cycloneii_lcell_comb \mux2|output1[10]~53 (
// Equation(s):
// \mux2|output1[10]~53_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\hdnsMEM|hazardReg2~6_combout  & (\EXMEMPipe|O_outEXMEM [10])) # (!\hdnsMEM|hazardReg2~6_combout  & ((\mux101|output1[10]~110_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\EXMEMPipe|O_outEXMEM [10]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[10]~110_combout ),
	.cin(gnd),
	.combout(\mux2|output1[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[10]~53 .lut_mask = 16'h4540;
defparam \mux2|output1[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N6
cycloneii_lcell_comb \alu|AdderInputB[10]~22 (
// Equation(s):
// \alu|AdderInputB[10]~22_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[10]~53_combout )

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(vcc),
	.datac(\mux2|output1[10]~53_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\alu|AdderInputB[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[10]~22 .lut_mask = 16'h5A5A;
defparam \alu|AdderInputB[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N18
cycloneii_lcell_comb \alu|ShiftRight0~97 (
// Equation(s):
// \alu|ShiftRight0~97_combout  = (!\muxShift1|output1[3]~65_combout  & \alu|ShiftRight0~96_combout )

	.dataa(vcc),
	.datab(\muxShift1|output1[3]~65_combout ),
	.datac(vcc),
	.datad(\alu|ShiftRight0~96_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~97 .lut_mask = 16'h3300;
defparam \alu|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N26
cycloneii_lcell_comb \alu|ShiftLeft0~75 (
// Equation(s):
// \alu|ShiftLeft0~75_combout  = (\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~43_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~33_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~33_combout ),
	.datad(\alu|ShiftLeft0~43_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~75 .lut_mask = 16'hFC30;
defparam \alu|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N10
cycloneii_lcell_comb \alu|ShiftLeft0~76 (
// Equation(s):
// \alu|ShiftLeft0~76_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftLeft0~36_combout  & (\muxShift1|output1[2]~62_combout ))) # (!\muxShift1|output1[3]~65_combout  & (((\alu|ShiftLeft0~75_combout ))))

	.dataa(\muxShift1|output1[3]~65_combout ),
	.datab(\alu|ShiftLeft0~36_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~76 .lut_mask = 16'hD580;
defparam \alu|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N16
cycloneii_lcell_comb \alu|O_out[11]~50 (
// Equation(s):
// \alu|O_out[11]~50_combout  = (\alu|O_out[2]~21_combout  & \alu|ShiftLeft0~76_combout )

	.dataa(\alu|O_out[2]~21_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\alu|O_out[11]~50_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~50 .lut_mask = 16'hAA00;
defparam \alu|O_out[11]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N16
cycloneii_lcell_comb \alu|O_out[11]~51 (
// Equation(s):
// \alu|O_out[11]~51_combout  = (\alu|O_out[8]~33_combout  & ((\alu|O_out[8]~34_combout  & (\alu|ShiftRight0~97_combout )) # (!\alu|O_out[8]~34_combout  & ((\alu|O_out[11]~50_combout ))))) # (!\alu|O_out[8]~33_combout  & (((!\alu|O_out[8]~34_combout ))))

	.dataa(\alu|O_out[8]~33_combout ),
	.datab(\alu|ShiftRight0~97_combout ),
	.datac(\alu|O_out[8]~34_combout ),
	.datad(\alu|O_out[11]~50_combout ),
	.cin(gnd),
	.combout(\alu|O_out[11]~51_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~51 .lut_mask = 16'h8F85;
defparam \alu|O_out[11]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N2
cycloneii_lcell_comb \alu|O_out[11]~52 (
// Equation(s):
// \alu|O_out[11]~52_combout  = (\alu|O_out[8]~31_combout  & ((\alu|O_out[11]~51_combout  & ((\alu|ShiftRight0~93_combout ))) # (!\alu|O_out[11]~51_combout  & (\alu|ShiftRight0~149_combout )))) # (!\alu|O_out[8]~31_combout  & (((\alu|O_out[11]~51_combout 
// ))))

	.dataa(\alu|ShiftRight0~149_combout ),
	.datab(\alu|O_out[8]~31_combout ),
	.datac(\alu|O_out[11]~51_combout ),
	.datad(\alu|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\alu|O_out[11]~52_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~52 .lut_mask = 16'hF838;
defparam \alu|O_out[11]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N18
cycloneii_lcell_comb \alu|O_out[11]~53 (
// Equation(s):
// \alu|O_out[11]~53_combout  = (\alu|O_out[8]~30_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\alu|O_out[8]~30_combout  & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[11]~52_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|Add0~24_combout ))))

	.dataa(\alu|O_out[8]~30_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|Add0~24_combout ),
	.datad(\alu|O_out[11]~52_combout ),
	.cin(gnd),
	.combout(\alu|O_out[11]~53_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~53 .lut_mask = 16'hDC98;
defparam \alu|O_out[11]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N24
cycloneii_lcell_comb \alu|O_out[11]~54 (
// Equation(s):
// \alu|O_out[11]~54_combout  = (\alu|O_out[8]~30_combout  & ((\alu|O_out[11]~53_combout  & (\mux2|output1[11]~49_combout )) # (!\alu|O_out[11]~53_combout  & ((\alu|O_out[11]~49_combout ))))) # (!\alu|O_out[8]~30_combout  & (((\alu|O_out[11]~53_combout ))))

	.dataa(\mux2|output1[11]~49_combout ),
	.datab(\alu|O_out[8]~30_combout ),
	.datac(\alu|O_out[11]~49_combout ),
	.datad(\alu|O_out[11]~53_combout ),
	.cin(gnd),
	.combout(\alu|O_out[11]~54_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~54 .lut_mask = 16'hBBC0;
defparam \alu|O_out[11]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cycloneii_lcell_comb \alu|O_out[11]~55 (
// Equation(s):
// \alu|O_out[11]~55_combout  = (\alu|O_out[4]~27_combout  & ((\alu|O_out[11]~48_combout ) # ((!\IDEXPipe|Func_inIDEX [3] & \alu|O_out[11]~54_combout ))))

	.dataa(\alu|O_out[4]~27_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[11]~48_combout ),
	.datad(\alu|O_out[11]~54_combout ),
	.cin(gnd),
	.combout(\alu|O_out[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[11]~55 .lut_mask = 16'hA2A0;
defparam \alu|O_out[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y27_N9
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\alu|O_out[11]~55_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [11]));

// Location: LCCOMB_X32_Y24_N18
cycloneii_lcell_comb \dmem|data_seg|mem3~9 (
// Equation(s):
// \dmem|data_seg|mem3~9_combout  = (!\EXMEMPipe|O_outEXMEM [10] & (!\EXMEMPipe|O_outEXMEM [11] & (!\EXMEMPipe|O_outEXMEM [8] & !\EXMEMPipe|O_outEXMEM [9])))

	.dataa(\EXMEMPipe|O_outEXMEM [10]),
	.datab(\EXMEMPipe|O_outEXMEM [11]),
	.datac(\EXMEMPipe|O_outEXMEM [8]),
	.datad(\EXMEMPipe|O_outEXMEM [9]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~9 .lut_mask = 16'h0001;
defparam \dmem|data_seg|mem3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneii_lcell_comb \dmem|data_seg|mem3~11 (
// Equation(s):
// \dmem|data_seg|mem3~11_combout  = (\dmem|data_seg|mem3~10_combout  & (\dmem|data_seg|mem3~9_combout  & (!\EXMEMPipe|O_outEXMEM [3] & !\EXMEMPipe|O_outEXMEM [2])))

	.dataa(\dmem|data_seg|mem3~10_combout ),
	.datab(\dmem|data_seg|mem3~9_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [3]),
	.datad(\EXMEMPipe|O_outEXMEM [2]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~11 .lut_mask = 16'h0008;
defparam \dmem|data_seg|mem3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N24
cycloneii_lcell_comb \dmem|heap_seg|mem3~10 (
// Equation(s):
// \dmem|heap_seg|mem3~10_combout  = (\dmem|data_seg|mem3~11_combout  & (\dmem|Equal1~0_combout  & \dmem|heap_seg|mem3~9_combout ))

	.dataa(vcc),
	.datab(\dmem|data_seg|mem3~11_combout ),
	.datac(\dmem|Equal1~0_combout ),
	.datad(\dmem|heap_seg|mem3~9_combout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~10 .lut_mask = 16'hC000;
defparam \dmem|heap_seg|mem3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N15
cycloneii_lcell_ff \dmem|heap_seg|mem0~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem0~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem0~3_regout ));

// Location: LCCOMB_X29_Y24_N26
cycloneii_lcell_comb \dmem|heap_seg|rd[2]~5 (
// Equation(s):
// \dmem|heap_seg|rd[2]~5_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|heap_seg|mem0~3_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem0~3_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[2]~5 .lut_mask = 16'hBB11;
defparam \dmem|heap_seg|rd[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[25]~1 (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[25]~1_combout  = !\EXMEMPipe|o_RT_DataEXMEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [2]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[25]~1 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N29
cycloneii_lcell_ff \dmem|stack_seg|mem0_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0_rtl_0_bypass[25]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0_rtl_0_bypass [25]));

// Location: LCCOMB_X29_Y24_N6
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell_combout  = !\dmem|stack_seg|mem0_rtl_0_bypass [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N27
cycloneii_lcell_ff \dmem|heap_seg|rd[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[2]~5_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [2]));

// Location: LCCOMB_X30_Y24_N22
cycloneii_lcell_comb \dmem|stack_seg|rd[2]~5 (
// Equation(s):
// \dmem|stack_seg|rd[2]~5_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem0~3_regout ))

	.dataa(\dmem|stack_seg|mem0~3_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[2]~5 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N23
cycloneii_lcell_ff \dmem|stack_seg|rd[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[2]~5_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [2]));

// Location: LCCOMB_X29_Y28_N20
cycloneii_lcell_comb \dmem|data_seg|rd[2]~5 (
// Equation(s):
// \dmem|data_seg|rd[2]~5_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem0~3_regout ))

	.dataa(\dmem|data_seg|mem0~3_regout ),
	.datab(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(\regfile|Mux0~0_regout ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[2]~5 .lut_mask = 16'hCC55;
defparam \dmem|data_seg|rd[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N21
cycloneii_lcell_ff \dmem|data_seg|rd[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[2]~5_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [2]));

// Location: LCCOMB_X29_Y24_N0
cycloneii_lcell_comb \dmem|Selector29~0 (
// Equation(s):
// \dmem|Selector29~0_combout  = (\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & (((\dmem|Equal2~4_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|Equal2~4_combout  & (\dmem|stack_seg|rd [2])) # (!\dmem|Equal2~4_combout  & 
// ((\dmem|data_seg|rd [2])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datab(\dmem|stack_seg|rd [2]),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\dmem|data_seg|rd [2]),
	.cin(gnd),
	.combout(\dmem|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector29~0 .lut_mask = 16'hE5E0;
defparam \dmem|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneii_lcell_comb \dmem|Selector29~1 (
// Equation(s):
// \dmem|Selector29~1_combout  = (\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|Selector29~0_combout  & (\serial_in~combout [2])) # (!\dmem|Selector29~0_combout  & ((\dmem|heap_seg|rd [2]))))) # (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & 
// (((\dmem|Selector29~0_combout ))))

	.dataa(\serial_in~combout [2]),
	.datab(\dmem|heap_seg|rd [2]),
	.datac(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datad(\dmem|Selector29~0_combout ),
	.cin(gnd),
	.combout(\dmem|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector29~1 .lut_mask = 16'hAFC0;
defparam \dmem|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N12
cycloneii_lcell_comb \dmem|Selector29~2 (
// Equation(s):
// \dmem|Selector29~2_combout  = (!\MEMWBPipe|readdata_outMEMWB[6]~14_combout  & \dmem|Selector29~1_combout )

	.dataa(vcc),
	.datab(\MEMWBPipe|readdata_outMEMWB[6]~14_combout ),
	.datac(vcc),
	.datad(\dmem|Selector29~1_combout ),
	.cin(gnd),
	.combout(\dmem|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector29~2 .lut_mask = 16'h3300;
defparam \dmem|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y26_N13
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|Selector29~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [2]));

// Location: LCFF_X27_Y26_N31
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [2]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [2]));

// Location: LCCOMB_X27_Y26_N30
cycloneii_lcell_comb \mux7|output1[2]~56 (
// Equation(s):
// \mux7|output1[2]~56_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [2])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [2])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\MEMWBPipe|readdata_outMEMWB [2]),
	.datac(\MEMWBPipe|O_outMEMWB [2]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[2]~56 .lut_mask = 16'h00D8;
defparam \mux7|output1[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N20
cycloneii_lcell_comb \mux7|output1[2]~57 (
// Equation(s):
// \mux7|output1[2]~57_combout  = (\mux7|output1[2]~56_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a32 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a32 ),
	.datad(\mux7|output1[2]~56_combout ),
	.cin(gnd),
	.combout(\mux7|output1[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[2]~57 .lut_mask = 16'hFFA0;
defparam \mux7|output1[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N4
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~13 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~13_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a29 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[2]~57_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a29 ),
	.datab(\mux7|output1[2]~57_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~13_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~13 .lut_mask = 16'hA0C0;
defparam \IDEXPipe|o_RT_DataIDEX~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N16
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~14 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~14_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~13_combout ) # ((\regfile|Register_rtl_0_bypass [40] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [40]),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX~13_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~14_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~14 .lut_mask = 16'h3320;
defparam \IDEXPipe|o_RT_DataIDEX~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N17
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~14_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [2]));

// Location: LCCOMB_X23_Y26_N10
cycloneii_lcell_comb \mux101|output1[2]~60 (
// Equation(s):
// \mux101|output1[2]~60_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[2]~57_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [2])))))

	.dataa(\hdnsMEM|hazardReg2~6_combout ),
	.datab(\mux7|output1[2]~57_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX [2]),
	.datad(\hdnsWB|hazardReg2~2_combout ),
	.cin(gnd),
	.combout(\mux101|output1[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[2]~60 .lut_mask = 16'h4450;
defparam \mux101|output1[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N24
cycloneii_lcell_comb \mux2|output1[2]~43 (
// Equation(s):
// \mux2|output1[2]~43_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [2])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[2]~59_combout ) # (\mux101|output1[2]~60_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [2]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[2]~59_combout ),
	.datad(\mux101|output1[2]~60_combout ),
	.cin(gnd),
	.combout(\mux2|output1[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[2]~43 .lut_mask = 16'hBBB8;
defparam \mux2|output1[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N4
cycloneii_lcell_comb \alu|AdderInputB[2]~30 (
// Equation(s):
// \alu|AdderInputB[2]~30_combout  = \IDEXPipe|Func_inIDEX [1] $ (\mux2|output1[2]~43_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\mux2|output1[2]~43_combout ),
	.cin(gnd),
	.combout(\alu|AdderInputB[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \alu|AdderInputB[2]~30 .lut_mask = 16'h0FF0;
defparam \alu|AdderInputB[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y28_N6
cycloneii_lcell_comb \alu|O_out[2]~210 (
// Equation(s):
// \alu|O_out[2]~210_combout  = ((\IDEXPipe|Func_inIDEX [4]) # (\IDEXPipe|Func_inIDEX [3])) # (!\IDEXPipe|Func_inIDEX [5])

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [3]),
	.cin(gnd),
	.combout(\alu|O_out[2]~210_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~210 .lut_mask = 16'hFFDD;
defparam \alu|O_out[2]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y29_N12
cycloneii_lcell_comb \alu|O_out[2]~251 (
// Equation(s):
// \alu|O_out[2]~251_combout  = (\alu|O_out[2]~250_combout  & (((\mux2|output1[2]~43_combout ) # (!\alu|O_out[2]~249_combout )))) # (!\alu|O_out[2]~250_combout  & (\alu|ShiftLeft0~138_combout  & ((\alu|O_out[2]~249_combout ))))

	.dataa(\alu|ShiftLeft0~138_combout ),
	.datab(\mux2|output1[2]~43_combout ),
	.datac(\alu|O_out[2]~250_combout ),
	.datad(\alu|O_out[2]~249_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~251_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~251 .lut_mask = 16'hCAF0;
defparam \alu|O_out[2]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y28_N22
cycloneii_lcell_comb \alu|O_out[2]~248 (
// Equation(s):
// \alu|O_out[2]~248_combout  = (\alu|O_out[2]~247_combout  & (((\alu|ShiftRight0~135_combout )) # (!\alu|O_out[2]~211_combout ))) # (!\alu|O_out[2]~247_combout  & (\alu|O_out[2]~211_combout  & (\alu|ShiftRight0~104_combout )))

	.dataa(\alu|O_out[2]~247_combout ),
	.datab(\alu|O_out[2]~211_combout ),
	.datac(\alu|ShiftRight0~104_combout ),
	.datad(\alu|ShiftRight0~135_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~248_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~248 .lut_mask = 16'hEA62;
defparam \alu|O_out[2]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cycloneii_lcell_comb \alu|O_out[2]~252 (
// Equation(s):
// \alu|O_out[2]~252_combout  = (\IDEXPipe|Func_inIDEX [0] & ((\alu|O_out[2]~251_combout  & (\alu|ShiftRight0~132_combout )) # (!\alu|O_out[2]~251_combout  & ((\alu|O_out[2]~248_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & (((\alu|O_out[2]~251_combout ))))

	.dataa(\alu|ShiftRight0~132_combout ),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|O_out[2]~251_combout ),
	.datad(\alu|O_out[2]~248_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~252_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~252 .lut_mask = 16'hBCB0;
defparam \alu|O_out[2]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cycloneii_lcell_comb \alu|O_out[2]~253 (
// Equation(s):
// \alu|O_out[2]~253_combout  = (\IDEXPipe|Func_inIDEX [5] & (\alu|O_out[2]~252_combout  & ((!\alu|ShiftLeft0~60_combout ) # (!\IDEXPipe|Func_inIDEX [0]))))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\alu|ShiftLeft0~60_combout ),
	.datad(\alu|O_out[2]~252_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~253_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~253 .lut_mask = 16'h2A00;
defparam \alu|O_out[2]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N6
cycloneii_lcell_comb \alu|O_out[2]~254 (
// Equation(s):
// \alu|O_out[2]~254_combout  = (\alu|O_out[2]~219_combout  & (!\muxShift1|output1[2]~62_combout  & (\alu|O_out[2]~218_combout ))) # (!\alu|O_out[2]~219_combout  & (((\alu|O_out[2]~253_combout ) # (!\alu|O_out[2]~218_combout ))))

	.dataa(\alu|O_out[2]~219_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|O_out[2]~218_combout ),
	.datad(\alu|O_out[2]~253_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~254_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~254 .lut_mask = 16'h7525;
defparam \alu|O_out[2]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N28
cycloneii_lcell_comb \alu|O_out[2]~255 (
// Equation(s):
// \alu|O_out[2]~255_combout  = (\alu|O_out[2]~210_combout  & (((\alu|O_out[2]~254_combout )))) # (!\alu|O_out[2]~210_combout  & ((\alu|O_out[2]~254_combout  & ((\alu|Add0~6_combout ))) # (!\alu|O_out[2]~254_combout  & (\alu|O_out[2]~246_combout ))))

	.dataa(\alu|O_out[2]~246_combout ),
	.datab(\alu|Add0~6_combout ),
	.datac(\alu|O_out[2]~210_combout ),
	.datad(\alu|O_out[2]~254_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~255_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~255 .lut_mask = 16'hFC0A;
defparam \alu|O_out[2]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N30
cycloneii_lcell_comb \alu|O_out[2]~256 (
// Equation(s):
// \alu|O_out[2]~256_combout  = (!\IDEXPipe|upperIDEX~regout  & \alu|O_out[2]~255_combout )

	.dataa(vcc),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(vcc),
	.datad(\alu|O_out[2]~255_combout ),
	.cin(gnd),
	.combout(\alu|O_out[2]~256_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[2]~256 .lut_mask = 16'h3300;
defparam \alu|O_out[2]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[2]~feeder (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[2]~feeder_combout  = \alu|O_out[2]~256_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|O_out[2]~256_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[2]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|O_outEXMEM[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y28_N9
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|O_outEXMEM[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [2]));

// Location: LCCOMB_X24_Y26_N14
cycloneii_lcell_comb \muxShift1|output1[2]~62 (
// Equation(s):
// \muxShift1|output1[2]~62_combout  = (\IDEXPipe|muxShiftSelectIDEX~regout ) # ((\hdnsMEM|hazardReg1~10_combout  & ((!\muxShift1|output1[2]~61_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (!\EXMEMPipe|O_outEXMEM [2])))

	.dataa(\hdnsMEM|hazardReg1~10_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [2]),
	.datac(\muxShift1|output1[2]~61_combout ),
	.datad(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.cin(gnd),
	.combout(\muxShift1|output1[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[2]~62 .lut_mask = 16'hFF1B;
defparam \muxShift1|output1[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y30_N0
cycloneii_lcell_comb \alu|ShiftLeft0~117 (
// Equation(s):
// \alu|ShiftLeft0~117_combout  = (!\muxShift1|output1[3]~65_combout  & ((\muxShift1|output1[2]~62_combout  & ((\alu|ShiftLeft0~67_combout ))) # (!\muxShift1|output1[2]~62_combout  & (\alu|ShiftLeft0~61_combout ))))

	.dataa(\alu|ShiftLeft0~61_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~117 .lut_mask = 16'h0E02;
defparam \alu|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y26_N28
cycloneii_lcell_comb \alu|ShiftRight0~155 (
// Equation(s):
// \alu|ShiftRight0~155_combout  = (!\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|ShiftRight0~48_combout )))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\alu|ShiftRight0~48_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~155_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~155 .lut_mask = 16'h0B08;
defparam \alu|ShiftRight0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
cycloneii_lcell_comb \alu|ShiftRight0~108 (
// Equation(s):
// \alu|ShiftRight0~108_combout  = (\alu|ShiftRight0~155_combout ) # ((\muxShift1|output1[2]~62_combout  & \alu|ShiftRight0~58_combout ))

	.dataa(\muxShift1|output1[2]~62_combout ),
	.datab(vcc),
	.datac(\alu|ShiftRight0~58_combout ),
	.datad(\alu|ShiftRight0~155_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~108 .lut_mask = 16'hFFA0;
defparam \alu|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N12
cycloneii_lcell_comb \alu|O_out[4]~239 (
// Equation(s):
// \alu|O_out[4]~239_combout  = (\alu|O_out[4]~74_combout  & (((\alu|O_out[4]~75_combout ) # (\alu|ShiftRight0~108_combout )))) # (!\alu|O_out[4]~74_combout  & (\alu|ShiftRight0~136_combout  & (!\alu|O_out[4]~75_combout )))

	.dataa(\alu|O_out[4]~74_combout ),
	.datab(\alu|ShiftRight0~136_combout ),
	.datac(\alu|O_out[4]~75_combout ),
	.datad(\alu|ShiftRight0~108_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~239_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~239 .lut_mask = 16'hAEA4;
defparam \alu|O_out[4]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y29_N6
cycloneii_lcell_comb \alu|O_out[4]~240 (
// Equation(s):
// \alu|O_out[4]~240_combout  = (\alu|O_out[4]~75_combout  & ((\alu|O_out[4]~239_combout  & ((\alu|ShiftRight0~134_combout ))) # (!\alu|O_out[4]~239_combout  & (\alu|ShiftRight0~55_combout )))) # (!\alu|O_out[4]~75_combout  & (((\alu|O_out[4]~239_combout 
// ))))

	.dataa(\alu|O_out[4]~75_combout ),
	.datab(\alu|ShiftRight0~55_combout ),
	.datac(\alu|ShiftRight0~134_combout ),
	.datad(\alu|O_out[4]~239_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~240_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~240 .lut_mask = 16'hF588;
defparam \alu|O_out[4]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N30
cycloneii_lcell_comb \alu|O_out[4]~284 (
// Equation(s):
// \alu|O_out[4]~284_combout  = (\alu|Equal0~10_combout  & (!\muxShift1|output1[31]~1_combout  & (\alu|Equal0~7_combout  & \alu|O_out[4]~240_combout )))

	.dataa(\alu|Equal0~10_combout ),
	.datab(\muxShift1|output1[31]~1_combout ),
	.datac(\alu|Equal0~7_combout ),
	.datad(\alu|O_out[4]~240_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~284_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~284 .lut_mask = 16'h2000;
defparam \alu|O_out[4]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N26
cycloneii_lcell_comb \alu|O_out[4]~241 (
// Equation(s):
// \alu|O_out[4]~241_combout  = (\alu|O_out[4]~73_combout  & ((\alu|O_out[4]~72_combout  & ((\alu|O_out[4]~284_combout ))) # (!\alu|O_out[4]~72_combout  & (\alu|Add0~10_combout )))) # (!\alu|O_out[4]~73_combout  & (((\alu|O_out[4]~72_combout ))))

	.dataa(\alu|O_out[4]~73_combout ),
	.datab(\alu|Add0~10_combout ),
	.datac(\alu|O_out[4]~72_combout ),
	.datad(\alu|O_out[4]~284_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~241_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~241 .lut_mask = 16'hF858;
defparam \alu|O_out[4]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N28
cycloneii_lcell_comb \alu|O_out[4]~242 (
// Equation(s):
// \alu|O_out[4]~242_combout  = (\alu|O_out[4]~285_combout  & ((\alu|O_out[4]~241_combout  & (\mux2|output1[4]~45_combout )) # (!\alu|O_out[4]~241_combout  & ((\alu|ShiftLeft0~117_combout ))))) # (!\alu|O_out[4]~285_combout  & (((\alu|O_out[4]~241_combout 
// ))))

	.dataa(\mux2|output1[4]~45_combout ),
	.datab(\alu|O_out[4]~285_combout ),
	.datac(\alu|ShiftLeft0~117_combout ),
	.datad(\alu|O_out[4]~241_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~242_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~242 .lut_mask = 16'hBBC0;
defparam \alu|O_out[4]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N14
cycloneii_lcell_comb \alu|O_out[4]~244 (
// Equation(s):
// \alu|O_out[4]~244_combout  = (\IDEXPipe|Func_inIDEX [2] & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[4]~242_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & (\alu|O_out[4]~243_combout )))) # (!\IDEXPipe|Func_inIDEX [2] & (((\alu|O_out[4]~242_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|O_out[4]~243_combout ),
	.datad(\alu|O_out[4]~242_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~244_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~244 .lut_mask = 16'hFD20;
defparam \alu|O_out[4]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N26
cycloneii_lcell_comb \alu|O_out[4]~245 (
// Equation(s):
// \alu|O_out[4]~245_combout  = (\alu|O_out[4]~27_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[4]~78_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[4]~244_combout )))))

	.dataa(\alu|O_out[4]~27_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\muxShift1|output1[4]~78_combout ),
	.datad(\alu|O_out[4]~244_combout ),
	.cin(gnd),
	.combout(\alu|O_out[4]~245_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[4]~245 .lut_mask = 16'hA280;
defparam \alu|O_out[4]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y27_N27
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[4]~245_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [4]));

// Location: LCFF_X23_Y23_N13
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [4]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [4]));

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \mux7|output1[4]~54 (
// Equation(s):
// \mux7|output1[4]~54_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [4])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [4])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [4]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [4]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[4]~54 .lut_mask = 16'h2230;
defparam \mux7|output1[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \mux7|output1[4]~55 (
// Equation(s):
// \mux7|output1[4]~55_combout  = (\mux7|output1[4]~54_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a30 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a30 ),
	.datad(\mux7|output1[4]~54_combout ),
	.cin(gnd),
	.combout(\mux7|output1[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[4]~55 .lut_mask = 16'hFFC0;
defparam \mux7|output1[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \muxShift1|output1[4]~58 (
// Equation(s):
// \muxShift1|output1[4]~58_combout  = (\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[4]~55_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [4]))

	.dataa(\IDEXPipe|o_RS_DataIDEX [4]),
	.datab(\mux7|output1[4]~55_combout ),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\muxShift1|output1[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[4]~58 .lut_mask = 16'hCACA;
defparam \muxShift1|output1[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \muxShift1|output1[4]~59 (
// Equation(s):
// \muxShift1|output1[4]~59_combout  = (\IDEXPipe|muxShiftSelectIDEX~regout ) # ((\hdnsMEM|hazardReg1~10_combout  & ((!\muxShift1|output1[4]~58_combout ))) # (!\hdnsMEM|hazardReg1~10_combout  & (!\EXMEMPipe|O_outEXMEM [4])))

	.dataa(\EXMEMPipe|O_outEXMEM [4]),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\muxShift1|output1[4]~58_combout ),
	.datad(\hdnsMEM|hazardReg1~10_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[4]~59 .lut_mask = 16'hCFDD;
defparam \muxShift1|output1[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N6
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[27]~8 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[27]~8_combout  = (\alu|O_out[4]~72_combout  & (\alu|O_out[4]~73_combout  & ((\alu|ShiftLeft0~60_combout ) # (!\muxShift1|output1[4]~59_combout )))) # (!\alu|O_out[4]~72_combout  & (!\alu|O_out[4]~73_combout  & 
// ((\alu|ShiftLeft0~60_combout ))))

	.dataa(\alu|O_out[4]~72_combout ),
	.datab(\alu|O_out[4]~73_combout ),
	.datac(\muxShift1|output1[4]~59_combout ),
	.datad(\alu|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[27]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[27]~8 .lut_mask = 16'h9908;
defparam \EXMEMPipe|O_outEXMEM[27]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N12
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[27]~9 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[27]~9_combout  = ((\EXMEMPipe|O_outEXMEM[27]~6_combout  & (!\IDEXPipe|Func_inIDEX [4])) # (!\EXMEMPipe|O_outEXMEM[27]~6_combout  & ((\EXMEMPipe|O_outEXMEM[27]~8_combout )))) # (!\IDEXPipe|Func_inIDEX [5])

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[27]~8_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[27]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[27]~9 .lut_mask = 16'h7F75;
defparam \EXMEMPipe|O_outEXMEM[27]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N2
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[27]~10 (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[27]~10_combout  = (\IDEXPipe|Func_inIDEX [5] & (((!\EXMEMPipe|O_outEXMEM[27]~7_combout  & \EXMEMPipe|O_outEXMEM[27]~9_combout )))) # (!\IDEXPipe|Func_inIDEX [5] & (((!\EXMEMPipe|O_outEXMEM[27]~7_combout  & 
// \EXMEMPipe|O_outEXMEM[27]~9_combout )) # (!\EXMEMPipe|O_outEXMEM[27]~6_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[27]~9_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[27]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[27]~10 .lut_mask = 16'h1F11;
defparam \EXMEMPipe|O_outEXMEM[27]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N20
cycloneii_lcell_comb \alu|O_out[27]~200 (
// Equation(s):
// \alu|O_out[27]~200_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[27]~51_combout ) # (\mux2|output1[27]~68_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\muxShift1|output1[27]~51_combout  & 
// (\mux2|output1[27]~68_combout  $ (\IDEXPipe|Func_inIDEX [1]))) # (!\muxShift1|output1[27]~51_combout  & (\mux2|output1[27]~68_combout  & \IDEXPipe|Func_inIDEX [1]))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\muxShift1|output1[27]~51_combout ),
	.datac(\mux2|output1[27]~68_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\alu|O_out[27]~200_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~200 .lut_mask = 16'h16E8;
defparam \alu|O_out[27]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N8
cycloneii_lcell_comb \alu|O_out[27]~201 (
// Equation(s):
// \alu|O_out[27]~201_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\alu|O_out[4]~75_combout  & (\alu|ShiftLeft0~55_combout )) # (!\alu|O_out[4]~75_combout  & ((\alu|ShiftLeft0~51_combout )))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\alu|O_out[4]~75_combout ),
	.datac(\alu|ShiftLeft0~55_combout ),
	.datad(\alu|ShiftLeft0~51_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~201_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~201 .lut_mask = 16'h5140;
defparam \alu|O_out[27]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N2
cycloneii_lcell_comb \alu|O_out[27]~202 (
// Equation(s):
// \alu|O_out[27]~202_combout  = (\alu|O_out[4]~75_combout  & ((\alu|ShiftLeft0~76_combout ))) # (!\alu|O_out[4]~75_combout  & (\alu|ShiftLeft0~112_combout ))

	.dataa(vcc),
	.datab(\alu|O_out[4]~75_combout ),
	.datac(\alu|ShiftLeft0~112_combout ),
	.datad(\alu|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~202_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~202 .lut_mask = 16'hFC30;
defparam \alu|O_out[27]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N24
cycloneii_lcell_comb \alu|O_out[27]~203 (
// Equation(s):
// \alu|O_out[27]~203_combout  = (\alu|O_out[4]~74_combout  & (((\alu|O_out[27]~202_combout )))) # (!\alu|O_out[4]~74_combout  & ((\mux2|output1[13]~52_combout ) # ((\alu|O_out[27]~201_combout ))))

	.dataa(\alu|O_out[4]~74_combout ),
	.datab(\mux2|output1[13]~52_combout ),
	.datac(\alu|O_out[27]~201_combout ),
	.datad(\alu|O_out[27]~202_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~203_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~203 .lut_mask = 16'hFE54;
defparam \alu|O_out[27]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y27_N8
cycloneii_lcell_comb \alu|O_out[27]~204 (
// Equation(s):
// \alu|O_out[27]~204_combout  = (\alu|O_out[4]~73_combout  & ((\alu|O_out[4]~72_combout ) # ((\alu|Add0~56_combout )))) # (!\alu|O_out[4]~73_combout  & (!\alu|O_out[4]~72_combout  & (\alu|O_out[27]~203_combout )))

	.dataa(\alu|O_out[4]~73_combout ),
	.datab(\alu|O_out[4]~72_combout ),
	.datac(\alu|O_out[27]~203_combout ),
	.datad(\alu|Add0~56_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~204_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~204 .lut_mask = 16'hBA98;
defparam \alu|O_out[27]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y27_N8
cycloneii_lcell_comb \alu|O_out[27]~205 (
// Equation(s):
// \alu|O_out[27]~205_combout  = (\alu|O_out[4]~72_combout  & ((\alu|O_out[27]~204_combout  & ((\alu|ShiftRight0~97_combout ))) # (!\alu|O_out[27]~204_combout  & (\mux2|output1[27]~68_combout )))) # (!\alu|O_out[4]~72_combout  & (((\alu|O_out[27]~204_combout 
// ))))

	.dataa(\alu|O_out[4]~72_combout ),
	.datab(\mux2|output1[27]~68_combout ),
	.datac(\alu|ShiftRight0~97_combout ),
	.datad(\alu|O_out[27]~204_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~205_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~205 .lut_mask = 16'hF588;
defparam \alu|O_out[27]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y27_N22
cycloneii_lcell_comb \alu|O_out[27]~206 (
// Equation(s):
// \alu|O_out[27]~206_combout  = (\EXMEMPipe|O_outEXMEM[27]~6_combout  & ((\EXMEMPipe|O_outEXMEM[27]~7_combout ) # ((\muxShift1|output1[27]~51_combout )))) # (!\EXMEMPipe|O_outEXMEM[27]~6_combout  & (!\EXMEMPipe|O_outEXMEM[27]~7_combout  & 
// ((\alu|O_out[27]~205_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.datac(\muxShift1|output1[27]~51_combout ),
	.datad(\alu|O_out[27]~205_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~206_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~206 .lut_mask = 16'hB9A8;
defparam \alu|O_out[27]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneii_lcell_comb \alu|O_out[27]~207 (
// Equation(s):
// \alu|O_out[27]~207_combout  = (\EXMEMPipe|O_outEXMEM[27]~7_combout  & ((\alu|O_out[27]~206_combout  & (\alu|Add0~24_combout )) # (!\alu|O_out[27]~206_combout  & ((\alu|O_out[27]~200_combout ))))) # (!\EXMEMPipe|O_outEXMEM[27]~7_combout  & 
// (((\alu|O_out[27]~206_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.datab(\alu|Add0~24_combout ),
	.datac(\alu|O_out[27]~200_combout ),
	.datad(\alu|O_out[27]~206_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~207_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~207 .lut_mask = 16'hDDA0;
defparam \alu|O_out[27]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneii_lcell_comb \alu|O_out[27]~208 (
// Equation(s):
// \alu|O_out[27]~208_combout  = (!\EXMEMPipe|O_outEXMEM[27]~10_combout  & \alu|O_out[27]~207_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM[27]~10_combout ),
	.datad(\alu|O_out[27]~207_combout ),
	.cin(gnd),
	.combout(\alu|O_out[27]~208_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[27]~208 .lut_mask = 16'h0F00;
defparam \alu|O_out[27]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N9
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[27]~208_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [27]));

// Location: LCFF_X27_Y24_N31
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [27]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [27]));

// Location: LCCOMB_X27_Y24_N30
cycloneii_lcell_comb \mux7|output1[27]~46 (
// Equation(s):
// \mux7|output1[27]~46_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [27])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [27])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [27]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [27]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[27]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[27]~46 .lut_mask = 16'h2230;
defparam \mux7|output1[27]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneii_lcell_comb \mux7|output1[27]~47 (
// Equation(s):
// \mux7|output1[27]~47_combout  = (\mux7|output1[27]~46_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a7 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a7 ),
	.datad(\mux7|output1[27]~46_combout ),
	.cin(gnd),
	.combout(\mux7|output1[27]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[27]~47 .lut_mask = 16'hFFC0;
defparam \mux7|output1[27]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~29 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~29_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a15 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// (\mux7|output1[16]~25_combout ))))

	.dataa(\mux7|output1[16]~25_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~29_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~29 .lut_mask = 16'hCA00;
defparam \IDEXPipe|o_RS_DataIDEX~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~30 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~30_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~29_combout ) # ((\regfile|Register_rtl_0_bypass [26] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [26]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~29_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~30_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~30 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N13
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~30_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [16]));

// Location: LCCOMB_X21_Y25_N12
cycloneii_lcell_comb \muxShift1|output1[16]~28 (
// Equation(s):
// \muxShift1|output1[16]~28_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[16]~25_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [16])))))

	.dataa(\mux7|output1[16]~25_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [16]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[16]~28 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y25_N22
cycloneii_lcell_comb \muxShift1|output1[16]~29 (
// Equation(s):
// \muxShift1|output1[16]~29_combout  = (\muxShift1|output1[16]~28_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (!\hdnsMEM|hazardReg1~10_combout  & \EXMEMPipe|O_outEXMEM [16])))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [16]),
	.datad(\muxShift1|output1[16]~28_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[16]~29 .lut_mask = 16'hFF10;
defparam \muxShift1|output1[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N2
cycloneii_lcell_comb \alu|O_out[16]~117 (
// Equation(s):
// \alu|O_out[16]~117_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[16]~57_combout ) # (\muxShift1|output1[16]~29_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & 
// (\mux2|output1[16]~57_combout  $ (\muxShift1|output1[16]~29_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[16]~57_combout  & \muxShift1|output1[16]~29_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\mux2|output1[16]~57_combout ),
	.datad(\muxShift1|output1[16]~29_combout ),
	.cin(gnd),
	.combout(\alu|O_out[16]~117_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[16]~117 .lut_mask = 16'h3668;
defparam \alu|O_out[16]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N24
cycloneii_lcell_comb \alu|O_out[16]~118 (
// Equation(s):
// \alu|O_out[16]~118_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & (((\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\alu|ShiftLeft0~104_combout ))) # 
// (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & (\alu|ShiftLeft0~105_combout ))))

	.dataa(\alu|ShiftLeft0~105_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datac(\alu|ShiftLeft0~104_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[16]~118_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[16]~118 .lut_mask = 16'hFC22;
defparam \alu|O_out[16]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N0
cycloneii_lcell_comb \alu|O_out[16]~119 (
// Equation(s):
// \alu|O_out[16]~119_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\alu|O_out[16]~118_combout  & (\alu|ShiftLeft0~68_combout )) # (!\alu|O_out[16]~118_combout  & ((\mux2|output1[16]~57_combout ))))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & 
// (((\alu|O_out[16]~118_combout ))))

	.dataa(\alu|ShiftLeft0~68_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datac(\mux2|output1[16]~57_combout ),
	.datad(\alu|O_out[16]~118_combout ),
	.cin(gnd),
	.combout(\alu|O_out[16]~119_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[16]~119 .lut_mask = 16'hBBC0;
defparam \alu|O_out[16]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N18
cycloneii_lcell_comb \alu|O_out[16]~120 (
// Equation(s):
// \alu|O_out[16]~120_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[16]~119_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & 
// (\alu|Add0~34_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|Add0~34_combout ),
	.datad(\alu|O_out[16]~119_combout ),
	.cin(gnd),
	.combout(\alu|O_out[16]~120_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[16]~120 .lut_mask = 16'hDC98;
defparam \alu|O_out[16]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N20
cycloneii_lcell_comb \alu|O_out[16]~121 (
// Equation(s):
// \alu|O_out[16]~121_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[16]~120_combout  & ((\alu|ShiftRight0~165_combout ))) # (!\alu|O_out[16]~120_combout  & (\alu|O_out[16]~117_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[16]~120_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\alu|O_out[16]~117_combout ),
	.datac(\alu|ShiftRight0~165_combout ),
	.datad(\alu|O_out[16]~120_combout ),
	.cin(gnd),
	.combout(\alu|O_out[16]~121_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[16]~121 .lut_mask = 16'hF588;
defparam \alu|O_out[16]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N14
cycloneii_lcell_comb \alu|O_out[16]~125 (
// Equation(s):
// \alu|O_out[16]~125_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[16]~29_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[16]~121_combout )))))

	.dataa(\muxShift1|output1[16]~29_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[16]~121_combout ),
	.datad(\alu|O_out[23]~124_combout ),
	.cin(gnd),
	.combout(\alu|O_out[16]~125_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[16]~125 .lut_mask = 16'h00B8;
defparam \alu|O_out[16]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N4
cycloneii_lcell_comb \alu|O_out[16]~126 (
// Equation(s):
// \alu|O_out[16]~126_combout  = (\alu|O_out[16]~125_combout ) # ((\alu|Add0~2_combout  & \IDEXPipe|upperIDEX~regout ))

	.dataa(vcc),
	.datab(\alu|Add0~2_combout ),
	.datac(\IDEXPipe|upperIDEX~regout ),
	.datad(\alu|O_out[16]~125_combout ),
	.cin(gnd),
	.combout(\alu|O_out[16]~126_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[16]~126 .lut_mask = 16'hFFC0;
defparam \alu|O_out[16]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y29_N5
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[16]~126_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [16]));

// Location: LCCOMB_X28_Y24_N16
cycloneii_lcell_comb \dmem|Equal1~0 (
// Equation(s):
// \dmem|Equal1~0_combout  = (\dmem|Equal0~4_combout  & (\EXMEMPipe|O_outEXMEM [18] & !\EXMEMPipe|O_outEXMEM [16]))

	.dataa(\dmem|Equal0~4_combout ),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [18]),
	.datad(\EXMEMPipe|O_outEXMEM [16]),
	.cin(gnd),
	.combout(\dmem|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal1~0 .lut_mask = 16'h00A0;
defparam \dmem|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cycloneii_lcell_comb \MEMWBPipe|readdata_outMEMWB[16]~11 (
// Equation(s):
// \MEMWBPipe|readdata_outMEMWB[16]~11_combout  = (\EXMEMPipe|lhsigned_outEXMEM~regout ) # ((\dmem|Equal1~0_combout  & \MEMWBPipe|readdata_outMEMWB[16]~10_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|lhsigned_outEXMEM~regout ),
	.datac(\dmem|Equal1~0_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cin(gnd),
	.combout(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|readdata_outMEMWB[16]~11 .lut_mask = 16'hFCCC;
defparam \MEMWBPipe|readdata_outMEMWB[16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneii_lcell_comb \dmem|heap_seg|mem3~2feeder (
// Equation(s):
// \dmem|heap_seg|mem3~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [25]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~2feeder .lut_mask = 16'hFF00;
defparam \dmem|heap_seg|mem3~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N31
cycloneii_lcell_ff \dmem|heap_seg|mem3~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~2_regout ));

// Location: LCCOMB_X31_Y27_N20
cycloneii_lcell_comb \dmem|heap_seg|rd[25]~26 (
// Equation(s):
// \dmem|heap_seg|rd[25]~26_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem3~2_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|heap_seg|mem3~2_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[25]~26 .lut_mask = 16'hEE44;
defparam \dmem|heap_seg|rd[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[23]~feeder (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[23]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [25]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y28_N19
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [23]));

// Location: LCFF_X31_Y27_N21
cycloneii_lcell_ff \dmem|heap_seg|rd[25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[25]~26_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [25]));

// Location: LCCOMB_X30_Y24_N4
cycloneii_lcell_comb \dmem|stack_seg|rd[25]~26 (
// Equation(s):
// \dmem|stack_seg|rd[25]~26_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem3~2_regout ))

	.dataa(\dmem|stack_seg|mem3~2_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[25]~26 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N5
cycloneii_lcell_ff \dmem|stack_seg|rd[25] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[25]~26_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [25]));

// Location: LCCOMB_X31_Y27_N10
cycloneii_lcell_comb \dmem|readdata_out[25]~61 (
// Equation(s):
// \dmem|readdata_out[25]~61_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~10_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|data_seg|rd 
// [25])) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|stack_seg|rd [25])))))

	.dataa(\dmem|data_seg|rd [25]),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datad(\dmem|stack_seg|rd [25]),
	.cin(gnd),
	.combout(\dmem|readdata_out[25]~61_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[25]~61 .lut_mask = 16'hE3E0;
defparam \dmem|readdata_out[25]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y27_N26
cycloneii_lcell_comb \dmem|readdata_out[25]~62 (
// Equation(s):
// \dmem|readdata_out[25]~62_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\dmem|readdata_out[25]~61_combout  & ((\dmem|heap_seg|rd [25]))) # (!\dmem|readdata_out[25]~61_combout  & (\dmem|Selector16~3_combout )))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\dmem|readdata_out[25]~61_combout ))))

	.dataa(\dmem|Selector16~3_combout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datac(\dmem|heap_seg|rd [25]),
	.datad(\dmem|readdata_out[25]~61_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[25]~62_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[25]~62 .lut_mask = 16'hF388;
defparam \dmem|readdata_out[25]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \dmem|readdata_out[25]~63 (
// Equation(s):
// \dmem|readdata_out[25]~63_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[25]~62_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[25]~62_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[25]~62_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[25]~63_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[25]~63 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[25]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N17
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[25]~63_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [25]));

// Location: LCFF_X27_Y23_N23
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [25]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [25]));

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \mux7|output1[25]~42 (
// Equation(s):
// \mux7|output1[25]~42_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [25])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [25])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\MEMWBPipe|readdata_outMEMWB [25]),
	.datac(\MEMWBPipe|O_outMEMWB [25]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[25]~42 .lut_mask = 16'h00D8;
defparam \mux7|output1[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \mux7|output1[25]~43 (
// Equation(s):
// \mux7|output1[25]~43_combout  = (\mux7|output1[25]~42_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a9 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a9 ),
	.datad(\mux7|output1[25]~42_combout ),
	.cin(gnd),
	.combout(\mux7|output1[25]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[25]~43 .lut_mask = 16'hFFA0;
defparam \mux7|output1[25]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N22
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~53 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~53_combout  = (\IDEXPipe|o_RT_DataIDEX[4]~3_combout  & ((\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & (\regfile|Register_rtl_1|auto_generated|ram_block1a6 )) # (!\IDEXPipe|o_RT_DataIDEX[4]~2_combout  & ((\mux7|output1[25]~43_combout 
// )))))

	.dataa(\regfile|Register_rtl_1|auto_generated|ram_block1a6 ),
	.datab(\IDEXPipe|o_RT_DataIDEX[4]~2_combout ),
	.datac(\mux7|output1[25]~43_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~53_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~53 .lut_mask = 16'hB800;
defparam \IDEXPipe|o_RT_DataIDEX~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N14
cycloneii_lcell_comb \IDEXPipe|o_RT_DataIDEX~54 (
// Equation(s):
// \IDEXPipe|o_RT_DataIDEX~54_combout  = (!\IDEXPipe|o_RT_DataIDEX[4]~5_combout  & ((\IDEXPipe|o_RT_DataIDEX~53_combout ) # ((\regfile|Register_rtl_0_bypass [17] & \IDEXPipe|o_RT_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [17]),
	.datab(\IDEXPipe|o_RT_DataIDEX~53_combout ),
	.datac(\IDEXPipe|o_RT_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RT_DataIDEX[4]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RT_DataIDEX~54_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RT_DataIDEX~54 .lut_mask = 16'h00EC;
defparam \IDEXPipe|o_RT_DataIDEX~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y24_N15
cycloneii_lcell_ff \IDEXPipe|o_RT_DataIDEX[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RT_DataIDEX~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RT_DataIDEX [25]));

// Location: LCCOMB_X19_Y24_N20
cycloneii_lcell_comb \mux101|output1[25]~99 (
// Equation(s):
// \mux101|output1[25]~99_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & (\mux7|output1[25]~43_combout )) # (!\hdnsWB|hazardReg2~2_combout  & ((\IDEXPipe|o_RT_DataIDEX [25])))))

	.dataa(\mux7|output1[25]~43_combout ),
	.datab(\IDEXPipe|o_RT_DataIDEX [25]),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[25]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[25]~99 .lut_mask = 16'h00AC;
defparam \mux101|output1[25]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N12
cycloneii_lcell_comb \mux101|output1[25]~98 (
// Equation(s):
// \mux101|output1[25]~98_combout  = (\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [25] & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\hdnsMEM|hazardReg1~9_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [25]),
	.datac(vcc),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[25]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[25]~98 .lut_mask = 16'h8800;
defparam \mux101|output1[25]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y24_N6
cycloneii_lcell_comb \mux2|output1[25]~66 (
// Equation(s):
// \mux2|output1[25]~66_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[25]~99_combout ) # (\mux101|output1[25]~98_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[25]~99_combout ),
	.datad(\mux101|output1[25]~98_combout ),
	.cin(gnd),
	.combout(\mux2|output1[25]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[25]~66 .lut_mask = 16'hBBB8;
defparam \mux2|output1[25]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N16
cycloneii_lcell_comb \alu|O_out[25]~184 (
// Equation(s):
// \alu|O_out[25]~184_combout  = (\muxShift1|output1[25]~47_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[25]~66_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\muxShift1|output1[25]~47_combout  & ((\mux2|output1[25]~66_combout  & 
// (\IDEXPipe|Func_inIDEX [1] $ (\IDEXPipe|Func_inIDEX [0]))) # (!\mux2|output1[25]~66_combout  & (\IDEXPipe|Func_inIDEX [1] & \IDEXPipe|Func_inIDEX [0]))))

	.dataa(\muxShift1|output1[25]~47_combout ),
	.datab(\mux2|output1[25]~66_combout ),
	.datac(\IDEXPipe|Func_inIDEX [1]),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[25]~184_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~184 .lut_mask = 16'h1E68;
defparam \alu|O_out[25]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cycloneii_lcell_comb \alu|ShiftLeft0~108 (
// Equation(s):
// \alu|ShiftLeft0~108_combout  = (\alu|ShiftLeft0~135_combout ) # ((!\muxShift1|output1[2]~62_combout  & \alu|ShiftLeft0~93_combout ))

	.dataa(\alu|ShiftLeft0~135_combout ),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(vcc),
	.datad(\alu|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~108 .lut_mask = 16'hBBAA;
defparam \alu|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cycloneii_lcell_comb \alu|O_out[25]~185 (
// Equation(s):
// \alu|O_out[25]~185_combout  = (\alu|O_out[4]~75_combout  & (((\alu|O_out[4]~74_combout )))) # (!\alu|O_out[4]~75_combout  & ((\alu|O_out[4]~74_combout  & ((\alu|ShiftLeft0~108_combout ))) # (!\alu|O_out[4]~74_combout  & (\alu|ShiftLeft0~147_combout ))))

	.dataa(\alu|ShiftLeft0~147_combout ),
	.datab(\alu|O_out[4]~75_combout ),
	.datac(\alu|O_out[4]~74_combout ),
	.datad(\alu|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\alu|O_out[25]~185_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~185 .lut_mask = 16'hF2C2;
defparam \alu|O_out[25]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
cycloneii_lcell_comb \alu|O_out[25]~186 (
// Equation(s):
// \alu|O_out[25]~186_combout  = (\alu|O_out[4]~75_combout  & ((\alu|O_out[25]~185_combout  & ((\alu|ShiftLeft0~74_combout ))) # (!\alu|O_out[25]~185_combout  & (\alu|ShiftLeft0~146_combout )))) # (!\alu|O_out[4]~75_combout  & (((\alu|O_out[25]~185_combout 
// ))))

	.dataa(\alu|ShiftLeft0~146_combout ),
	.datab(\alu|O_out[4]~75_combout ),
	.datac(\alu|ShiftLeft0~74_combout ),
	.datad(\alu|O_out[25]~185_combout ),
	.cin(gnd),
	.combout(\alu|O_out[25]~186_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~186 .lut_mask = 16'hF388;
defparam \alu|O_out[25]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N26
cycloneii_lcell_comb \alu|O_out[25]~187 (
// Equation(s):
// \alu|O_out[25]~187_combout  = (\alu|O_out[4]~72_combout  & ((\mux2|output1[25]~66_combout ) # ((\alu|O_out[4]~73_combout )))) # (!\alu|O_out[4]~72_combout  & (((\alu|O_out[25]~186_combout  & !\alu|O_out[4]~73_combout ))))

	.dataa(\alu|O_out[4]~72_combout ),
	.datab(\mux2|output1[25]~66_combout ),
	.datac(\alu|O_out[25]~186_combout ),
	.datad(\alu|O_out[4]~73_combout ),
	.cin(gnd),
	.combout(\alu|O_out[25]~187_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~187 .lut_mask = 16'hAAD8;
defparam \alu|O_out[25]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N0
cycloneii_lcell_comb \alu|O_out[25]~188 (
// Equation(s):
// \alu|O_out[25]~188_combout  = (\alu|O_out[4]~73_combout  & ((\alu|O_out[25]~187_combout  & ((\alu|ShiftRight0~86_combout ))) # (!\alu|O_out[25]~187_combout  & (\alu|Add0~52_combout )))) # (!\alu|O_out[4]~73_combout  & (((\alu|O_out[25]~187_combout ))))

	.dataa(\alu|Add0~52_combout ),
	.datab(\alu|O_out[4]~73_combout ),
	.datac(\alu|ShiftRight0~86_combout ),
	.datad(\alu|O_out[25]~187_combout ),
	.cin(gnd),
	.combout(\alu|O_out[25]~188_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~188 .lut_mask = 16'hF388;
defparam \alu|O_out[25]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N10
cycloneii_lcell_comb \alu|O_out[25]~189 (
// Equation(s):
// \alu|O_out[25]~189_combout  = (\EXMEMPipe|O_outEXMEM[27]~7_combout  & (((\EXMEMPipe|O_outEXMEM[27]~6_combout )))) # (!\EXMEMPipe|O_outEXMEM[27]~7_combout  & ((\EXMEMPipe|O_outEXMEM[27]~6_combout  & (\muxShift1|output1[25]~47_combout )) # 
// (!\EXMEMPipe|O_outEXMEM[27]~6_combout  & ((\alu|O_out[25]~188_combout )))))

	.dataa(\muxShift1|output1[25]~47_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[27]~6_combout ),
	.datad(\alu|O_out[25]~188_combout ),
	.cin(gnd),
	.combout(\alu|O_out[25]~189_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~189 .lut_mask = 16'hE3E0;
defparam \alu|O_out[25]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N20
cycloneii_lcell_comb \alu|O_out[25]~190 (
// Equation(s):
// \alu|O_out[25]~190_combout  = (\EXMEMPipe|O_outEXMEM[27]~7_combout  & ((\alu|O_out[25]~189_combout  & (\alu|Add0~20_combout )) # (!\alu|O_out[25]~189_combout  & ((\alu|O_out[25]~184_combout ))))) # (!\EXMEMPipe|O_outEXMEM[27]~7_combout  & 
// (((\alu|O_out[25]~189_combout ))))

	.dataa(\alu|Add0~20_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[27]~7_combout ),
	.datac(\alu|O_out[25]~184_combout ),
	.datad(\alu|O_out[25]~189_combout ),
	.cin(gnd),
	.combout(\alu|O_out[25]~190_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~190 .lut_mask = 16'hBBC0;
defparam \alu|O_out[25]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y27_N8
cycloneii_lcell_comb \alu|O_out[25]~191 (
// Equation(s):
// \alu|O_out[25]~191_combout  = (\alu|O_out[25]~190_combout  & !\EXMEMPipe|O_outEXMEM[27]~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\alu|O_out[25]~190_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[27]~10_combout ),
	.cin(gnd),
	.combout(\alu|O_out[25]~191_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[25]~191 .lut_mask = 16'h00F0;
defparam \alu|O_out[25]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y27_N9
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[25]~191_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [25]));

// Location: LCCOMB_X27_Y27_N4
cycloneii_lcell_comb \dmem|Equal2~0 (
// Equation(s):
// \dmem|Equal2~0_combout  = (\EXMEMPipe|O_outEXMEM [24] & (\EXMEMPipe|O_outEXMEM [25] & (\EXMEMPipe|O_outEXMEM [26] & \EXMEMPipe|O_outEXMEM [27])))

	.dataa(\EXMEMPipe|O_outEXMEM [24]),
	.datab(\EXMEMPipe|O_outEXMEM [25]),
	.datac(\EXMEMPipe|O_outEXMEM [26]),
	.datad(\EXMEMPipe|O_outEXMEM [27]),
	.cin(gnd),
	.combout(\dmem|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal2~0 .lut_mask = 16'h8000;
defparam \dmem|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N14
cycloneii_lcell_comb \dmem|Equal2~1 (
// Equation(s):
// \dmem|Equal2~1_combout  = (\EXMEMPipe|O_outEXMEM [20] & (\EXMEMPipe|O_outEXMEM [23] & (\EXMEMPipe|O_outEXMEM [21] & \EXMEMPipe|O_outEXMEM [22])))

	.dataa(\EXMEMPipe|O_outEXMEM [20]),
	.datab(\EXMEMPipe|O_outEXMEM [23]),
	.datac(\EXMEMPipe|O_outEXMEM [21]),
	.datad(\EXMEMPipe|O_outEXMEM [22]),
	.cin(gnd),
	.combout(\dmem|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal2~1 .lut_mask = 16'h8000;
defparam \dmem|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N18
cycloneii_lcell_comb \dmem|Equal2~3 (
// Equation(s):
// \dmem|Equal2~3_combout  = (\EXMEMPipe|O_outEXMEM [29] & (\EXMEMPipe|O_outEXMEM [30] & \EXMEMPipe|O_outEXMEM [28]))

	.dataa(\EXMEMPipe|O_outEXMEM [29]),
	.datab(\EXMEMPipe|O_outEXMEM [30]),
	.datac(vcc),
	.datad(\EXMEMPipe|O_outEXMEM [28]),
	.cin(gnd),
	.combout(\dmem|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal2~3 .lut_mask = 16'h8800;
defparam \dmem|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y27_N0
cycloneii_lcell_comb \dmem|Equal2~4 (
// Equation(s):
// \dmem|Equal2~4_combout  = (\dmem|Equal2~2_combout  & (\dmem|Equal2~0_combout  & (\dmem|Equal2~1_combout  & \dmem|Equal2~3_combout )))

	.dataa(\dmem|Equal2~2_combout ),
	.datab(\dmem|Equal2~0_combout ),
	.datac(\dmem|Equal2~1_combout ),
	.datad(\dmem|Equal2~3_combout ),
	.cin(gnd),
	.combout(\dmem|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Equal2~4 .lut_mask = 16'h8000;
defparam \dmem|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cycloneii_lcell_comb \dmem|ser|Equal0~0 (
// Equation(s):
// \dmem|ser|Equal0~0_combout  = (\dmem|Equal2~4_combout  & \EXMEMPipe|O_outEXMEM [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [31]),
	.cin(gnd),
	.combout(\dmem|ser|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|Equal0~0 .lut_mask = 16'hF000;
defparam \dmem|ser|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N0
cycloneii_lcell_comb \MEMWBPipe|readdata_outMEMWB[6]~14 (
// Equation(s):
// \MEMWBPipe|readdata_outMEMWB[6]~14_combout  = ((\dmem|ser|Equal0~0_combout  & ((\EXMEMPipe|O_outEXMEM [3]) # (!\EXMEMPipe|O_outEXMEM [2])))) # (!\dmem|WideNor0~combout )

	.dataa(\EXMEMPipe|O_outEXMEM [3]),
	.datab(\dmem|WideNor0~combout ),
	.datac(\dmem|ser|Equal0~0_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [2]),
	.cin(gnd),
	.combout(\MEMWBPipe|readdata_outMEMWB[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|readdata_outMEMWB[6]~14 .lut_mask = 16'hB3F3;
defparam \MEMWBPipe|readdata_outMEMWB[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \serial_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\serial_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_in[1]));
// synopsys translate_off
defparam \serial_in[1]~I .input_async_reset = "none";
defparam \serial_in[1]~I .input_power_up = "low";
defparam \serial_in[1]~I .input_register_mode = "none";
defparam \serial_in[1]~I .input_sync_reset = "none";
defparam \serial_in[1]~I .oe_async_reset = "none";
defparam \serial_in[1]~I .oe_power_up = "low";
defparam \serial_in[1]~I .oe_register_mode = "none";
defparam \serial_in[1]~I .oe_sync_reset = "none";
defparam \serial_in[1]~I .operation_mode = "input";
defparam \serial_in[1]~I .output_async_reset = "none";
defparam \serial_in[1]~I .output_power_up = "low";
defparam \serial_in[1]~I .output_register_mode = "none";
defparam \serial_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cycloneii_lcell_comb \dmem|stack_seg|rd[1]~4 (
// Equation(s):
// \dmem|stack_seg|rd[1]~4_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem0~2_regout ))

	.dataa(\dmem|stack_seg|mem0~2_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[1]~4 .lut_mask = 16'hEE22;
defparam \dmem|stack_seg|rd[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cycloneii_lcell_comb \dmem|stack_seg|mem0_rtl_0_bypass[23]~feeder (
// Equation(s):
// \dmem|stack_seg|mem0_rtl_0_bypass[23]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [1]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem0_rtl_0_bypass[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem0_rtl_0_bypass[23]~feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem0_rtl_0_bypass[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N1
cycloneii_lcell_ff \dmem|stack_seg|mem0_rtl_0_bypass[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem0_rtl_0_bypass[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem0_rtl_0_bypass [23]));

// Location: LCFF_X28_Y27_N19
cycloneii_lcell_ff \dmem|stack_seg|rd[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[1]~4_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [1]));

// Location: LCCOMB_X29_Y28_N18
cycloneii_lcell_comb \dmem|data_seg|mem0~2feeder (
// Equation(s):
// \dmem|data_seg|mem0~2feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [1]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem0~2feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem0~2feeder .lut_mask = 16'hFF00;
defparam \dmem|data_seg|mem0~2feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N19
cycloneii_lcell_ff \dmem|data_seg|mem0~2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem0~2feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem0~2_regout ));

// Location: LCCOMB_X29_Y28_N6
cycloneii_lcell_comb \dmem|data_seg|rd[1]~4 (
// Equation(s):
// \dmem|data_seg|rd[1]~4_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ))) # (!\regfile|Mux0~0_regout  & (\dmem|data_seg|mem0~2_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem0~2_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem0_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[1]~4 .lut_mask = 16'hEE44;
defparam \dmem|data_seg|rd[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y28_N7
cycloneii_lcell_ff \dmem|data_seg|rd[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[1]~4_combout ),
	.sdata(\dmem|stack_seg|mem0_rtl_0_bypass [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [1]));

// Location: LCCOMB_X28_Y26_N0
cycloneii_lcell_comb \dmem|Selector30~0 (
// Equation(s):
// \dmem|Selector30~0_combout  = (\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & ((\dmem|heap_seg|rd [1]) # ((\dmem|Equal2~4_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[6]~16_combout  & (((!\dmem|Equal2~4_combout  & \dmem|data_seg|rd [1]))))

	.dataa(\dmem|heap_seg|rd [1]),
	.datab(\MEMWBPipe|readdata_outMEMWB[6]~16_combout ),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\dmem|data_seg|rd [1]),
	.cin(gnd),
	.combout(\dmem|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector30~0 .lut_mask = 16'hCBC8;
defparam \dmem|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cycloneii_lcell_comb \dmem|Selector30~1 (
// Equation(s):
// \dmem|Selector30~1_combout  = (\dmem|Equal2~4_combout  & ((\dmem|Selector30~0_combout  & (\serial_in~combout [1])) # (!\dmem|Selector30~0_combout  & ((\dmem|stack_seg|rd [1]))))) # (!\dmem|Equal2~4_combout  & (((\dmem|Selector30~0_combout ))))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\serial_in~combout [1]),
	.datac(\dmem|stack_seg|rd [1]),
	.datad(\dmem|Selector30~0_combout ),
	.cin(gnd),
	.combout(\dmem|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector30~1 .lut_mask = 16'hDDA0;
defparam \dmem|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N22
cycloneii_lcell_comb \dmem|Selector30~2 (
// Equation(s):
// \dmem|Selector30~2_combout  = (!\MEMWBPipe|readdata_outMEMWB[6]~14_combout  & \dmem|Selector30~1_combout )

	.dataa(vcc),
	.datab(\MEMWBPipe|readdata_outMEMWB[6]~14_combout ),
	.datac(vcc),
	.datad(\dmem|Selector30~1_combout ),
	.cin(gnd),
	.combout(\dmem|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|Selector30~2 .lut_mask = 16'h3300;
defparam \dmem|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y26_N21
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\dmem|Selector30~2_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [1]));

// Location: LCFF_X23_Y26_N27
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [1]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [1]));

// Location: LCCOMB_X23_Y26_N26
cycloneii_lcell_comb \mux7|output1[1]~62 (
// Equation(s):
// \mux7|output1[1]~62_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [1])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [1])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\MEMWBPipe|readdata_outMEMWB [1]),
	.datac(\MEMWBPipe|O_outMEMWB [1]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[1]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[1]~62 .lut_mask = 16'h4450;
defparam \mux7|output1[1]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N0
cycloneii_lcell_comb \mux7|output1[1]~63 (
// Equation(s):
// \mux7|output1[1]~63_combout  = (\mux7|output1[1]~62_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \MEMWBPipe|pcPlus4MEMWB [1]))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\MEMWBPipe|pcPlus4MEMWB [1]),
	.datad(\mux7|output1[1]~62_combout ),
	.cin(gnd),
	.combout(\mux7|output1[1]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[1]~63 .lut_mask = 16'hFFA0;
defparam \mux7|output1[1]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[41]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[41]~feeder_combout  = \mux7|output1[1]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[1]~63_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[41]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[41]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[41]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N31
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[41] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[41]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [41]));

// Location: LCCOMB_X22_Y20_N28
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~68 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~68_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~67_combout ) # ((\regfile|Register_rtl_0_bypass [41] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~67_combout ),
	.datab(\regfile|Register_rtl_0_bypass [41]),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~68_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~68 .lut_mask = 16'h0E0A;
defparam \IDEXPipe|o_RS_DataIDEX~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N29
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~68_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [1]));

// Location: LCCOMB_X22_Y24_N30
cycloneii_lcell_comb \muxShift1|output1[1]~69 (
// Equation(s):
// \muxShift1|output1[1]~69_combout  = (\IDEXPipe|muxShiftSelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [7])) # (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\EXMEMPipe|O_outEXMEM [1])))

	.dataa(vcc),
	.datab(\IDEXPipe|instructionROMOutIDEX [7]),
	.datac(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datad(\EXMEMPipe|O_outEXMEM [1]),
	.cin(gnd),
	.combout(\muxShift1|output1[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[1]~69 .lut_mask = 16'hCFC0;
defparam \muxShift1|output1[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N28
cycloneii_lcell_comb \muxShift1|output1[1]~70 (
// Equation(s):
// \muxShift1|output1[1]~70_combout  = (\muxShift1|output1[1]~14_combout  & ((\IDEXPipe|muxShiftSelectIDEX~regout ) # ((\hdnsWB|hazardReg1~2_combout )))) # (!\muxShift1|output1[1]~14_combout  & (((\muxShift1|output1[1]~69_combout ))))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\muxShift1|output1[1]~69_combout ),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\hdnsWB|hazardReg1~2_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[1]~70_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[1]~70 .lut_mask = 16'hFCAC;
defparam \muxShift1|output1[1]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N6
cycloneii_lcell_comb \muxShift1|output1[1]~71 (
// Equation(s):
// \muxShift1|output1[1]~71_combout  = (\muxShift1|output1[1]~14_combout  & ((\muxShift1|output1[1]~70_combout  & (\mux7|output1[1]~63_combout )) # (!\muxShift1|output1[1]~70_combout  & ((\IDEXPipe|o_RS_DataIDEX [1]))))) # (!\muxShift1|output1[1]~14_combout  
// & (((\muxShift1|output1[1]~70_combout ))))

	.dataa(\mux7|output1[1]~63_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [1]),
	.datac(\muxShift1|output1[1]~14_combout ),
	.datad(\muxShift1|output1[1]~70_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[1]~71_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[1]~71 .lut_mask = 16'hAFC0;
defparam \muxShift1|output1[1]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N28
cycloneii_lcell_comb \alu|O_out[17]~127 (
// Equation(s):
// \alu|O_out[17]~127_combout  = (\IDEXPipe|Func_inIDEX [0] & (\IDEXPipe|Func_inIDEX [1] $ (((\muxShift1|output1[17]~31_combout ) # (\mux2|output1[17]~58_combout ))))) # (!\IDEXPipe|Func_inIDEX [0] & ((\IDEXPipe|Func_inIDEX [1] & 
// (\muxShift1|output1[17]~31_combout  $ (\mux2|output1[17]~58_combout ))) # (!\IDEXPipe|Func_inIDEX [1] & (\muxShift1|output1[17]~31_combout  & \mux2|output1[17]~58_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [0]),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\muxShift1|output1[17]~31_combout ),
	.datad(\mux2|output1[17]~58_combout ),
	.cin(gnd),
	.combout(\alu|O_out[17]~127_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[17]~127 .lut_mask = 16'h3668;
defparam \alu|O_out[17]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N22
cycloneii_lcell_comb \alu|O_out[17]~128 (
// Equation(s):
// \alu|O_out[17]~128_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & (((\mux2|output1[17]~58_combout ) # (\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & (\alu|ShiftLeft0~136_combout  & 
// ((!\EXMEMPipe|O_outEXMEM[16]~5_combout ))))

	.dataa(\alu|ShiftLeft0~136_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datac(\mux2|output1[17]~58_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[17]~128_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[17]~128 .lut_mask = 16'hCCE2;
defparam \alu|O_out[17]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y29_N20
cycloneii_lcell_comb \alu|O_out[17]~129 (
// Equation(s):
// \alu|O_out[17]~129_combout  = (\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\alu|O_out[17]~128_combout  & (\alu|ShiftLeft0~73_combout )) # (!\alu|O_out[17]~128_combout  & ((\alu|ShiftLeft0~108_combout ))))) # (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & 
// (((\alu|O_out[17]~128_combout ))))

	.dataa(\alu|ShiftLeft0~73_combout ),
	.datab(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.datac(\alu|ShiftLeft0~108_combout ),
	.datad(\alu|O_out[17]~128_combout ),
	.cin(gnd),
	.combout(\alu|O_out[17]~129_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[17]~129 .lut_mask = 16'hBBC0;
defparam \alu|O_out[17]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N10
cycloneii_lcell_comb \alu|O_out[17]~130 (
// Equation(s):
// \alu|O_out[17]~130_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[17]~129_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & 
// (\alu|Add0~36_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|Add0~36_combout ),
	.datad(\alu|O_out[17]~129_combout ),
	.cin(gnd),
	.combout(\alu|O_out[17]~130_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[17]~130 .lut_mask = 16'hDC98;
defparam \alu|O_out[17]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N4
cycloneii_lcell_comb \alu|O_out[17]~131 (
// Equation(s):
// \alu|O_out[17]~131_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[17]~130_combout  & ((\alu|ShiftRight0~131_combout ))) # (!\alu|O_out[17]~130_combout  & (\alu|O_out[17]~127_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[17]~130_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\alu|O_out[17]~127_combout ),
	.datac(\alu|ShiftRight0~131_combout ),
	.datad(\alu|O_out[17]~130_combout ),
	.cin(gnd),
	.combout(\alu|O_out[17]~131_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[17]~131 .lut_mask = 16'hF588;
defparam \alu|O_out[17]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N6
cycloneii_lcell_comb \alu|O_out[17]~132 (
// Equation(s):
// \alu|O_out[17]~132_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[17]~31_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[17]~131_combout )))))

	.dataa(\muxShift1|output1[17]~31_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[17]~131_combout ),
	.datad(\alu|O_out[23]~124_combout ),
	.cin(gnd),
	.combout(\alu|O_out[17]~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[17]~132 .lut_mask = 16'h00B8;
defparam \alu|O_out[17]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y29_N24
cycloneii_lcell_comb \alu|O_out[17]~133 (
// Equation(s):
// \alu|O_out[17]~133_combout  = (\alu|O_out[17]~132_combout ) # ((\IDEXPipe|upperIDEX~regout  & \alu|Add0~4_combout ))

	.dataa(\IDEXPipe|upperIDEX~regout ),
	.datab(\alu|Add0~4_combout ),
	.datac(vcc),
	.datad(\alu|O_out[17]~132_combout ),
	.cin(gnd),
	.combout(\alu|O_out[17]~133_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[17]~133 .lut_mask = 16'hFF88;
defparam \alu|O_out[17]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y29_N25
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[17]~133_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [17]));

// Location: LCFF_X27_Y25_N9
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [17]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [17]));

// Location: LCCOMB_X27_Y25_N8
cycloneii_lcell_comb \mux7|output1[17]~26 (
// Equation(s):
// \mux7|output1[17]~26_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [17])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [17])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [17]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\MEMWBPipe|O_outMEMWB [17]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[17]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[17]~26 .lut_mask = 16'h00B8;
defparam \mux7|output1[17]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneii_lcell_comb \mux7|output1[17]~27 (
// Equation(s):
// \mux7|output1[17]~27_combout  = (\mux7|output1[17]~26_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a17  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(vcc),
	.datab(\mux7|output1[17]~26_combout ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a17 ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[17]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[17]~27 .lut_mask = 16'hFCCC;
defparam \mux7|output1[17]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N25
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[17]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [25]));

// Location: LCCOMB_X23_Y25_N26
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~32 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~32_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~31_combout ) # ((\regfile|Register_rtl_0_bypass [25] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~31_combout ),
	.datab(\regfile|Register_rtl_0_bypass [25]),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~32_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~32 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N27
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~32_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [17]));

// Location: LCCOMB_X20_Y20_N6
cycloneii_lcell_comb \mux5|output1[17]~37 (
// Equation(s):
// \mux5|output1[17]~37_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[17]~36_combout  & (\IDEXPipe|branchAddressIDEX [17])) # (!\mux5|output1[17]~36_combout  & ((\IDEXPipe|o_RS_DataIDEX [17]))))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[17]~36_combout ))))

	.dataa(\mux5|output1[18]~5_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [17]),
	.datac(\mux5|output1[17]~36_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX [17]),
	.cin(gnd),
	.combout(\mux5|output1[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[17]~37 .lut_mask = 16'hDAD0;
defparam \mux5|output1[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N18
cycloneii_lcell_comb \pc|output1[17]~15 (
// Equation(s):
// \pc|output1[17]~15_combout  = !\mux5|output1[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[17]~37_combout ),
	.cin(gnd),
	.combout(\pc|output1[17]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[17]~15 .lut_mask = 16'h00FF;
defparam \pc|output1[17]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N19
cycloneii_lcell_ff \pc|output1[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[17]~15_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [17]));

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \adder|output1[18]~32 (
// Equation(s):
// \adder|output1[18]~32_combout  = (\pc|output1 [18] & (!\adder|output1[17]~31  & VCC)) # (!\pc|output1 [18] & (\adder|output1[17]~31  $ (GND)))
// \adder|output1[18]~33  = CARRY((!\pc|output1 [18] & !\adder|output1[17]~31 ))

	.dataa(vcc),
	.datab(\pc|output1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[17]~31 ),
	.combout(\adder|output1[18]~32_combout ),
	.cout(\adder|output1[18]~33 ));
// synopsys translate_off
defparam \adder|output1[18]~32 .lut_mask = 16'h3C03;
defparam \adder|output1[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneii_lcell_comb \mux5|output1[18]~38 (
// Equation(s):
// \mux5|output1[18]~38_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout  & (\IDEXPipe|o_RS_DataIDEX [18])) # (!\mux5|output1[18]~5_combout  & 
// ((\IDEXPipe|instructionROMOutIDEX [16])))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [18]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [16]),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[18]~38 .lut_mask = 16'hEE30;
defparam \mux5|output1[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \mux5|output1[18]~39 (
// Equation(s):
// \mux5|output1[18]~39_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[18]~38_combout  & (\IDEXPipe|branchAddressIDEX [18])) # (!\mux5|output1[18]~38_combout  & ((\adder|output1[18]~32_combout ))))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[18]~38_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [18]),
	.datab(\adder|output1[18]~32_combout ),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[18]~38_combout ),
	.cin(gnd),
	.combout(\mux5|output1[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[18]~39 .lut_mask = 16'hAFC0;
defparam \mux5|output1[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \pc|output1[18]~16 (
// Equation(s):
// \pc|output1[18]~16_combout  = !\mux5|output1[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[18]~39_combout ),
	.cin(gnd),
	.combout(\pc|output1[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[18]~16 .lut_mask = 16'h00FF;
defparam \pc|output1[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N9
cycloneii_lcell_ff \pc|output1[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[18]~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [18]));

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \adder|output1[19]~34 (
// Equation(s):
// \adder|output1[19]~34_combout  = (\pc|output1 [19] & ((\adder|output1[18]~33 ) # (GND))) # (!\pc|output1 [19] & (!\adder|output1[18]~33 ))
// \adder|output1[19]~35  = CARRY((\pc|output1 [19]) # (!\adder|output1[18]~33 ))

	.dataa(vcc),
	.datab(\pc|output1 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[18]~33 ),
	.combout(\adder|output1[19]~34_combout ),
	.cout(\adder|output1[19]~35 ));
// synopsys translate_off
defparam \adder|output1[19]~34 .lut_mask = 16'hC3CF;
defparam \adder|output1[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N10
cycloneii_lcell_comb \mux5|output1[19]~40 (
// Equation(s):
// \mux5|output1[19]~40_combout  = (\mux5|output1[18]~5_combout  & (\alu|Jump_out~0_combout )) # (!\mux5|output1[18]~5_combout  & ((\alu|Jump_out~0_combout  & ((\adder|output1[19]~34_combout ))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX 
// [17]))))

	.dataa(\mux5|output1[18]~5_combout ),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [17]),
	.datad(\adder|output1[19]~34_combout ),
	.cin(gnd),
	.combout(\mux5|output1[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[19]~40 .lut_mask = 16'hDC98;
defparam \mux5|output1[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N12
cycloneii_lcell_comb \mux5|output1[19]~41 (
// Equation(s):
// \mux5|output1[19]~41_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[19]~40_combout  & ((\IDEXPipe|branchAddressIDEX [19]))) # (!\mux5|output1[19]~40_combout  & (\IDEXPipe|o_RS_DataIDEX [19])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[19]~40_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [19]),
	.datab(\IDEXPipe|branchAddressIDEX [19]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[19]~40_combout ),
	.cin(gnd),
	.combout(\mux5|output1[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[19]~41 .lut_mask = 16'hCFA0;
defparam \mux5|output1[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N16
cycloneii_lcell_comb \pc|output1[19]~17 (
// Equation(s):
// \pc|output1[19]~17_combout  = !\mux5|output1[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[19]~41_combout ),
	.cin(gnd),
	.combout(\pc|output1[19]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[19]~17 .lut_mask = 16'h00FF;
defparam \pc|output1[19]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N17
cycloneii_lcell_ff \pc|output1[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[19]~17_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [19]));

// Location: LCCOMB_X19_Y19_N6
cycloneii_lcell_comb \adder|output1[20]~36 (
// Equation(s):
// \adder|output1[20]~36_combout  = (\pc|output1 [20] & (!\adder|output1[19]~35  & VCC)) # (!\pc|output1 [20] & (\adder|output1[19]~35  $ (GND)))
// \adder|output1[20]~37  = CARRY((!\pc|output1 [20] & !\adder|output1[19]~35 ))

	.dataa(vcc),
	.datab(\pc|output1 [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[19]~35 ),
	.combout(\adder|output1[20]~36_combout ),
	.cout(\adder|output1[20]~37 ));
// synopsys translate_off
defparam \adder|output1[20]~36 .lut_mask = 16'h3C03;
defparam \adder|output1[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \mux5|output1[20]~42 (
// Equation(s):
// \mux5|output1[20]~42_combout  = (\mux5|output1[18]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX [20]) # ((\alu|Jump_out~0_combout )))) # (!\mux5|output1[18]~5_combout  & (((\IDEXPipe|instructionROMOutIDEX [18] & !\alu|Jump_out~0_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [20]),
	.datab(\IDEXPipe|instructionROMOutIDEX [18]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\alu|Jump_out~0_combout ),
	.cin(gnd),
	.combout(\mux5|output1[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[20]~42 .lut_mask = 16'hF0AC;
defparam \mux5|output1[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \mux5|output1[20]~43 (
// Equation(s):
// \mux5|output1[20]~43_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[20]~42_combout  & (\IDEXPipe|branchAddressIDEX [20])) # (!\mux5|output1[20]~42_combout  & ((\adder|output1[20]~36_combout ))))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[20]~42_combout ))))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [20]),
	.datac(\adder|output1[20]~36_combout ),
	.datad(\mux5|output1[20]~42_combout ),
	.cin(gnd),
	.combout(\mux5|output1[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[20]~43 .lut_mask = 16'hDDA0;
defparam \mux5|output1[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \pc|output1[20]~18 (
// Equation(s):
// \pc|output1[20]~18_combout  = !\mux5|output1[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[20]~43_combout ),
	.cin(gnd),
	.combout(\pc|output1[20]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[20]~18 .lut_mask = 16'h00FF;
defparam \pc|output1[20]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N19
cycloneii_lcell_ff \pc|output1[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[20]~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [20]));

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \adder|output1[21]~38 (
// Equation(s):
// \adder|output1[21]~38_combout  = (\pc|output1 [21] & ((\adder|output1[20]~37 ) # (GND))) # (!\pc|output1 [21] & (!\adder|output1[20]~37 ))
// \adder|output1[21]~39  = CARRY((\pc|output1 [21]) # (!\adder|output1[20]~37 ))

	.dataa(vcc),
	.datab(\pc|output1 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[20]~37 ),
	.combout(\adder|output1[21]~38_combout ),
	.cout(\adder|output1[21]~39 ));
// synopsys translate_off
defparam \adder|output1[21]~38 .lut_mask = 16'hC3CF;
defparam \adder|output1[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N8
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~18 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~18_combout  = (\adder|output1[21]~38_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[21]~38_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~18_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~18 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N9
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [21]));

// Location: LCCOMB_X22_Y22_N20
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~18 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~18_combout  = (!\IDEXPipe|pcPlus4IDEX~0_combout  & \IFIDPipe|pcPlus4IFID [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.datad(\IFIDPipe|pcPlus4IFID [21]),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~18_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~18 .lut_mask = 16'h0F00;
defparam \IDEXPipe|pcPlus4IDEX~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N16
cycloneii_lcell_comb \mux101|output1[4]~139 (
// Equation(s):
// \mux101|output1[4]~139_combout  = (\mux101|output1[4]~64_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [4] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\mux101|output1[4]~64_combout ),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [4]),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[4]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[4]~139 .lut_mask = 16'hEAAA;
defparam \mux101|output1[4]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y25_N17
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[4]~139_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [4]));

// Location: LCFF_X21_Y24_N21
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[28]~133_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [28]));

// Location: LCFF_X21_Y24_N23
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[29]~134_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [29]));

// Location: LCFF_X22_Y23_N3
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[30]~112_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [30]));

// Location: LCCOMB_X30_Y26_N26
cycloneii_lcell_comb \dmem|heap_seg|rd[28]~29 (
// Equation(s):
// \dmem|heap_seg|rd[28]~29_combout  = (\regfile|Mux0~0_regout  & ((\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a4 ))) # (!\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem3~5_regout ))

	.dataa(\dmem|heap_seg|mem3~5_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[28]~29 .lut_mask = 16'hEE22;
defparam \dmem|heap_seg|rd[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[29]~feeder (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[29]~feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[29]~feeder .lut_mask = 16'hF0F0;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N27
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [29]));

// Location: LCFF_X30_Y26_N27
cycloneii_lcell_ff \dmem|heap_seg|rd[28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[28]~29_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [28]));

// Location: LCCOMB_X30_Y24_N18
cycloneii_lcell_comb \dmem|stack_seg|mem3~5feeder (
// Equation(s):
// \dmem|stack_seg|mem3~5feeder_combout  = \EXMEMPipe|o_RT_DataEXMEM [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [28]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~5feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~5feeder .lut_mask = 16'hFF00;
defparam \dmem|stack_seg|mem3~5feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N19
cycloneii_lcell_ff \dmem|stack_seg|mem3~5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~5feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~5_regout ));

// Location: LCCOMB_X30_Y24_N30
cycloneii_lcell_comb \dmem|stack_seg|rd[28]~29 (
// Equation(s):
// \dmem|stack_seg|rd[28]~29_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ))) # (!\regfile|Mux0~0_regout  & (\dmem|stack_seg|mem3~5_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|stack_seg|mem3~5_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[28]~29 .lut_mask = 16'hEE44;
defparam \dmem|stack_seg|rd[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N31
cycloneii_lcell_ff \dmem|stack_seg|rd[28] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[28]~29_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [28]));

// Location: LCCOMB_X30_Y26_N0
cycloneii_lcell_comb \dmem|readdata_out[28]~70 (
// Equation(s):
// \dmem|readdata_out[28]~70_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout ) # ((\dmem|Selector16~3_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|stack_seg|rd [28])))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|stack_seg|rd [28]),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[28]~70_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[28]~70 .lut_mask = 16'hBA98;
defparam \dmem|readdata_out[28]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cycloneii_lcell_comb \dmem|readdata_out[28]~71 (
// Equation(s):
// \dmem|readdata_out[28]~71_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|readdata_out[28]~70_combout  & ((\dmem|heap_seg|rd [28]))) # (!\dmem|readdata_out[28]~70_combout  & (\dmem|data_seg|rd [28])))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\dmem|readdata_out[28]~70_combout ))))

	.dataa(\dmem|data_seg|rd [28]),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|heap_seg|rd [28]),
	.datad(\dmem|readdata_out[28]~70_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[28]~71_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[28]~71 .lut_mask = 16'hF388;
defparam \dmem|readdata_out[28]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \dmem|readdata_out[28]~72 (
// Equation(s):
// \dmem|readdata_out[28]~72_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[28]~71_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[28]~71_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[28]~71_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[28]~72_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[28]~72 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[28]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N29
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[28]~72_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [28]));

// Location: LCFF_X27_Y23_N27
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [28]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [28]));

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \mux7|output1[28]~48 (
// Equation(s):
// \mux7|output1[28]~48_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [28])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [28])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\MEMWBPipe|readdata_outMEMWB [28]),
	.datac(\MEMWBPipe|O_outMEMWB [28]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[28]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[28]~48 .lut_mask = 16'h4450;
defparam \mux7|output1[28]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \mux7|output1[28]~49 (
// Equation(s):
// \mux7|output1[28]~49_combout  = (\mux7|output1[28]~48_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a6 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a6 ),
	.datad(\mux7|output1[28]~48_combout ),
	.cin(gnd),
	.combout(\mux7|output1[28]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[28]~49 .lut_mask = 16'hFFA0;
defparam \mux7|output1[28]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N14
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~39 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~39_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a10 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[21]~35_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datac(\regfile|Register_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\mux7|output1[21]~35_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~39_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~39 .lut_mask = 16'hC480;
defparam \IDEXPipe|o_RS_DataIDEX~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N0
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~40 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~40_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~39_combout ) # ((\regfile|Register_rtl_0_bypass [21] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [21]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~39_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~40_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~40 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N1
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [21]));

// Location: LCCOMB_X20_Y22_N4
cycloneii_lcell_comb \mux5|output1[21]~44 (
// Equation(s):
// \mux5|output1[21]~44_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout ) # (\adder|output1[21]~38_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [19] & (!\mux5|output1[18]~5_combout )))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [19]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\adder|output1[21]~38_combout ),
	.cin(gnd),
	.combout(\mux5|output1[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[21]~44 .lut_mask = 16'hAEA4;
defparam \mux5|output1[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneii_lcell_comb \mux5|output1[21]~45 (
// Equation(s):
// \mux5|output1[21]~45_combout  = (\mux5|output1[21]~44_combout  & ((\IDEXPipe|branchAddressIDEX [21]) # ((!\mux5|output1[18]~5_combout )))) # (!\mux5|output1[21]~44_combout  & (((\IDEXPipe|o_RS_DataIDEX [21] & \mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [21]),
	.datab(\IDEXPipe|o_RS_DataIDEX [21]),
	.datac(\mux5|output1[21]~44_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[21]~45 .lut_mask = 16'hACF0;
defparam \mux5|output1[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneii_lcell_comb \pc|output1[21]~19 (
// Equation(s):
// \pc|output1[21]~19_combout  = !\mux5|output1[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[21]~45_combout ),
	.cin(gnd),
	.combout(\pc|output1[21]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[21]~19 .lut_mask = 16'h00FF;
defparam \pc|output1[21]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y22_N23
cycloneii_lcell_ff \pc|output1[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[21]~19_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [21]));

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \adder|output1[22]~40 (
// Equation(s):
// \adder|output1[22]~40_combout  = (\pc|output1 [22] & (\adder|output1[21]~39  $ (GND))) # (!\pc|output1 [22] & (!\adder|output1[21]~39  & VCC))
// \adder|output1[22]~41  = CARRY((\pc|output1 [22] & !\adder|output1[21]~39 ))

	.dataa(\pc|output1 [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[21]~39 ),
	.combout(\adder|output1[22]~40_combout ),
	.cout(\adder|output1[22]~41 ));
// synopsys translate_off
defparam \adder|output1[22]~40 .lut_mask = 16'hA50A;
defparam \adder|output1[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \adder|output1[24]~44 (
// Equation(s):
// \adder|output1[24]~44_combout  = (\pc|output1 [24] & (\adder|output1[23]~43  $ (GND))) # (!\pc|output1 [24] & (!\adder|output1[23]~43  & VCC))
// \adder|output1[24]~45  = CARRY((\pc|output1 [24] & !\adder|output1[23]~43 ))

	.dataa(\pc|output1 [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[23]~43 ),
	.combout(\adder|output1[24]~44_combout ),
	.cout(\adder|output1[24]~45 ));
// synopsys translate_off
defparam \adder|output1[24]~44 .lut_mask = 16'hA50A;
defparam \adder|output1[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \adder|output1[25]~46 (
// Equation(s):
// \adder|output1[25]~46_combout  = (\pc|output1 [25] & (!\adder|output1[24]~45 )) # (!\pc|output1 [25] & ((\adder|output1[24]~45 ) # (GND)))
// \adder|output1[25]~47  = CARRY((!\adder|output1[24]~45 ) # (!\pc|output1 [25]))

	.dataa(vcc),
	.datab(\pc|output1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[24]~45 ),
	.combout(\adder|output1[25]~46_combout ),
	.cout(\adder|output1[25]~47 ));
// synopsys translate_off
defparam \adder|output1[25]~46 .lut_mask = 16'h3C3F;
defparam \adder|output1[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N18
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~22 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~22_combout  = (\adder|output1[25]~46_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[25]~46_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~22_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~22 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N19
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~22_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [25]));

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~22 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~22_combout  = (\IFIDPipe|pcPlus4IFID [25] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [25]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~22_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~22 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N23
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [29]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [29]));

// Location: LCCOMB_X27_Y24_N22
cycloneii_lcell_comb \mux7|output1[29]~50 (
// Equation(s):
// \mux7|output1[29]~50_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [29])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [29])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [29]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [29]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[29]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[29]~50 .lut_mask = 16'h2230;
defparam \mux7|output1[29]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneii_lcell_comb \mux7|output1[29]~51 (
// Equation(s):
// \mux7|output1[29]~51_combout  = (\mux7|output1[29]~50_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a5 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a5 ),
	.datad(\mux7|output1[29]~50_combout ),
	.cin(gnd),
	.combout(\mux7|output1[29]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[29]~51 .lut_mask = 16'hFFC0;
defparam \mux7|output1[29]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N8
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~47 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~47_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a6 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[25]~43_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\mux7|output1[25]~43_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~47_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~47 .lut_mask = 16'hD080;
defparam \IDEXPipe|o_RS_DataIDEX~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N18
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~48 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~48_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~47_combout ) # ((\regfile|Register_rtl_0_bypass [17] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [17]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~47_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~48_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~48 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N19
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [25]));

// Location: LCCOMB_X20_Y19_N16
cycloneii_lcell_comb \mux5|output1[25]~52 (
// Equation(s):
// \mux5|output1[25]~52_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[25]~46_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [23] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [23]),
	.datab(\adder|output1[25]~46_combout ),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[25]~52 .lut_mask = 16'hF0CA;
defparam \mux5|output1[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N30
cycloneii_lcell_comb \mux5|output1[25]~53 (
// Equation(s):
// \mux5|output1[25]~53_combout  = (\mux5|output1[25]~52_combout  & ((\IDEXPipe|branchAddressIDEX [25]) # ((!\mux5|output1[18]~5_combout )))) # (!\mux5|output1[25]~52_combout  & (((\IDEXPipe|o_RS_DataIDEX [25] & \mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [25]),
	.datab(\IDEXPipe|o_RS_DataIDEX [25]),
	.datac(\mux5|output1[25]~52_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[25]~53 .lut_mask = 16'hACF0;
defparam \mux5|output1[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y19_N31
cycloneii_lcell_ff \pc|output1[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[25]~53_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [25]));

// Location: LCCOMB_X19_Y19_N18
cycloneii_lcell_comb \adder|output1[26]~48 (
// Equation(s):
// \adder|output1[26]~48_combout  = (\pc|output1 [26] & (\adder|output1[25]~47  $ (GND))) # (!\pc|output1 [26] & (!\adder|output1[25]~47  & VCC))
// \adder|output1[26]~49  = CARRY((\pc|output1 [26] & !\adder|output1[25]~47 ))

	.dataa(vcc),
	.datab(\pc|output1 [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[25]~47 ),
	.combout(\adder|output1[26]~48_combout ),
	.cout(\adder|output1[26]~49 ));
// synopsys translate_off
defparam \adder|output1[26]~48 .lut_mask = 16'hC30C;
defparam \adder|output1[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N14
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~23 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~23_combout  = (\adder|output1[26]~48_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[26]~48_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~23_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~23 .lut_mask = 16'h0C0C;
defparam \IFIDPipe|pcPlus4IFID~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N15
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~23_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [26]));

// Location: LCCOMB_X22_Y19_N4
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~23 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~23_combout  = (\IFIDPipe|pcPlus4IFID [26] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [26]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~23_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~23 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneii_lcell_comb \dmem|data_seg|mem2~10 (
// Equation(s):
// \dmem|data_seg|mem2~10_combout  = !\EXMEMPipe|o_RT_DataEXMEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [18]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem2~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem2~10 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N7
cycloneii_lcell_ff \dmem|data_seg|mem2~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem2~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem2~3_regout ));

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \dmem|data_seg|rd[18]~19 (
// Equation(s):
// \dmem|data_seg|rd[18]~19_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem2~3_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem2~3_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[18]~19 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[25]~1 (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[25]~1_combout  = !\EXMEMPipe|o_RT_DataEXMEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [18]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[25]~1 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N29
cycloneii_lcell_ff \dmem|stack_seg|mem2_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem2_rtl_0_bypass[25]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem2_rtl_0_bypass [25]));

// Location: LCCOMB_X30_Y26_N30
cycloneii_lcell_comb \dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell_combout  = !\dmem|stack_seg|mem2_rtl_0_bypass [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0_bypass [25]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N11
cycloneii_lcell_ff \dmem|data_seg|rd[18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[18]~19_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [18]));

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \dmem|stack_seg|rd[18]~19 (
// Equation(s):
// \dmem|stack_seg|rd[18]~19_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem2~3_regout ))

	.dataa(\dmem|stack_seg|mem2~3_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem2_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[18]~19 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N29
cycloneii_lcell_ff \dmem|stack_seg|rd[18] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[18]~19_combout ),
	.sdata(\dmem|stack_seg|mem2_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [18]));

// Location: LCCOMB_X30_Y26_N12
cycloneii_lcell_comb \dmem|readdata_out[18]~40 (
// Equation(s):
// \dmem|readdata_out[18]~40_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout ) # ((\dmem|Selector16~3_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|stack_seg|rd [18])))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|stack_seg|rd [18]),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[18]~40_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[18]~40 .lut_mask = 16'hBA98;
defparam \dmem|readdata_out[18]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cycloneii_lcell_comb \dmem|readdata_out[18]~41 (
// Equation(s):
// \dmem|readdata_out[18]~41_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|readdata_out[18]~40_combout  & (\dmem|heap_seg|rd [18])) # (!\dmem|readdata_out[18]~40_combout  & ((\dmem|data_seg|rd [18]))))) # 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (((\dmem|readdata_out[18]~40_combout ))))

	.dataa(\dmem|heap_seg|rd [18]),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|data_seg|rd [18]),
	.datad(\dmem|readdata_out[18]~40_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[18]~41_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[18]~41 .lut_mask = 16'hBBC0;
defparam \dmem|readdata_out[18]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneii_lcell_comb \dmem|readdata_out[18]~42 (
// Equation(s):
// \dmem|readdata_out[18]~42_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout  & ((\dmem|Selector24~2_combout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[18]~41_combout )))) # (!\EXMEMPipe|lbsigned_outEXMEM~regout  & 
// (!\dmem|readdata_out[31]~17_combout  & ((\dmem|readdata_out[18]~41_combout ))))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\dmem|readdata_out[31]~17_combout ),
	.datac(\dmem|Selector24~2_combout ),
	.datad(\dmem|readdata_out[18]~41_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[18]~42 .lut_mask = 16'hB3A0;
defparam \dmem|readdata_out[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N5
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[18]~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [18]));

// Location: LCFF_X21_Y22_N19
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [18]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [18]));

// Location: LCCOMB_X21_Y22_N18
cycloneii_lcell_comb \mux7|output1[18]~28 (
// Equation(s):
// \mux7|output1[18]~28_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [18])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [18])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\MEMWBPipe|readdata_outMEMWB [18]),
	.datac(\MEMWBPipe|O_outMEMWB [18]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[18]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[18]~28 .lut_mask = 16'h4450;
defparam \mux7|output1[18]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneii_lcell_comb \mux7|output1[18]~29 (
// Equation(s):
// \mux7|output1[18]~29_combout  = (\mux7|output1[18]~28_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a16 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a16 ),
	.datad(\mux7|output1[18]~28_combout ),
	.cin(gnd),
	.combout(\mux7|output1[18]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[18]~29 .lut_mask = 16'hFFA0;
defparam \mux7|output1[18]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneii_lcell_comb \mux101|output1[18]~85 (
// Equation(s):
// \mux101|output1[18]~85_combout  = (!\hdnsMEM|hazardReg2~6_combout  & ((\hdnsWB|hazardReg2~2_combout  & ((\mux7|output1[18]~29_combout ))) # (!\hdnsWB|hazardReg2~2_combout  & (\IDEXPipe|o_RT_DataIDEX [18]))))

	.dataa(\IDEXPipe|o_RT_DataIDEX [18]),
	.datab(\mux7|output1[18]~29_combout ),
	.datac(\hdnsWB|hazardReg2~2_combout ),
	.datad(\hdnsMEM|hazardReg2~6_combout ),
	.cin(gnd),
	.combout(\mux101|output1[18]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[18]~85 .lut_mask = 16'h00CA;
defparam \mux101|output1[18]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneii_lcell_comb \mux101|output1[18]~84 (
// Equation(s):
// \mux101|output1[18]~84_combout  = (\EXMEMPipe|O_outEXMEM [18] & (\hdnsMEM|hazardReg1~9_combout  & \hdnsMEM|hazardReg2~7_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [18]),
	.datab(vcc),
	.datac(\hdnsMEM|hazardReg1~9_combout ),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[18]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[18]~84 .lut_mask = 16'hA000;
defparam \mux101|output1[18]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneii_lcell_comb \mux2|output1[18]~59 (
// Equation(s):
// \mux2|output1[18]~59_combout  = (\IDEXPipe|mux2SelectIDEX~regout  & (\IDEXPipe|instructionROMOutIDEX [15])) # (!\IDEXPipe|mux2SelectIDEX~regout  & (((\mux101|output1[18]~85_combout ) # (\mux101|output1[18]~84_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [15]),
	.datac(\mux101|output1[18]~85_combout ),
	.datad(\mux101|output1[18]~84_combout ),
	.cin(gnd),
	.combout(\mux2|output1[18]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mux2|output1[18]~59 .lut_mask = 16'hDDD8;
defparam \mux2|output1[18]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y26_N0
cycloneii_lcell_comb \alu|O_out[18]~134 (
// Equation(s):
// \alu|O_out[18]~134_combout  = (\muxShift1|output1[18]~33_combout  & (\IDEXPipe|Func_inIDEX [1] $ (((\mux2|output1[18]~59_combout ) # (\IDEXPipe|Func_inIDEX [0]))))) # (!\muxShift1|output1[18]~33_combout  & ((\IDEXPipe|Func_inIDEX [1] & 
// (\mux2|output1[18]~59_combout  $ (\IDEXPipe|Func_inIDEX [0]))) # (!\IDEXPipe|Func_inIDEX [1] & (\mux2|output1[18]~59_combout  & \IDEXPipe|Func_inIDEX [0]))))

	.dataa(\muxShift1|output1[18]~33_combout ),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(\mux2|output1[18]~59_combout ),
	.datad(\IDEXPipe|Func_inIDEX [0]),
	.cin(gnd),
	.combout(\alu|O_out[18]~134_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[18]~134 .lut_mask = 16'h3668;
defparam \alu|O_out[18]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
cycloneii_lcell_comb \alu|ShiftRight0~132 (
// Equation(s):
// \alu|ShiftRight0~132_combout  = (\muxShift1|output1[3]~65_combout  & (\alu|ShiftRight0~106_combout )) # (!\muxShift1|output1[3]~65_combout  & (((\mux2|output1[13]~52_combout ) # (\alu|ShiftRight0~100_combout ))))

	.dataa(\alu|ShiftRight0~106_combout ),
	.datab(\mux2|output1[13]~52_combout ),
	.datac(\muxShift1|output1[3]~65_combout ),
	.datad(\alu|ShiftRight0~100_combout ),
	.cin(gnd),
	.combout(\alu|ShiftRight0~132_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftRight0~132 .lut_mask = 16'hAFAC;
defparam \alu|ShiftRight0~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N14
cycloneii_lcell_comb \alu|ShiftLeft0~137 (
// Equation(s):
// \alu|ShiftLeft0~137_combout  = (\muxShift1|output1[2]~62_combout  & ((\IDEXPipe|mux2SelectIDEX~regout  & ((\IDEXPipe|instructionROMOutIDEX [15]))) # (!\IDEXPipe|mux2SelectIDEX~regout  & (\alu|ShiftLeft0~110_combout ))))

	.dataa(\IDEXPipe|mux2SelectIDEX~regout ),
	.datab(\alu|ShiftLeft0~110_combout ),
	.datac(\IDEXPipe|instructionROMOutIDEX [15]),
	.datad(\muxShift1|output1[2]~62_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~137 .lut_mask = 16'hE400;
defparam \alu|ShiftLeft0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N4
cycloneii_lcell_comb \alu|ShiftLeft0~97 (
// Equation(s):
// \alu|ShiftLeft0~97_combout  = (!\IDEXPipe|mux2SelectIDEX~regout  & ((\muxShift1|output1[0]~68_combout  & ((\mux101|output1[13]~135_combout ))) # (!\muxShift1|output1[0]~68_combout  & (\mux101|output1[14]~118_combout ))))

	.dataa(\muxShift1|output1[0]~68_combout ),
	.datab(\IDEXPipe|mux2SelectIDEX~regout ),
	.datac(\mux101|output1[14]~118_combout ),
	.datad(\mux101|output1[13]~135_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~97 .lut_mask = 16'h3210;
defparam \alu|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y28_N6
cycloneii_lcell_comb \alu|ShiftLeft0~98 (
// Equation(s):
// \alu|ShiftLeft0~98_combout  = (\muxShift1|output1[1]~71_combout  & (((\alu|ShiftLeft0~85_combout )))) # (!\muxShift1|output1[1]~71_combout  & ((\alu|ShiftLeft0~97_combout ) # ((\mux2|output1[13]~52_combout ))))

	.dataa(\muxShift1|output1[1]~71_combout ),
	.datab(\alu|ShiftLeft0~97_combout ),
	.datac(\mux2|output1[13]~52_combout ),
	.datad(\alu|ShiftLeft0~85_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~98 .lut_mask = 16'hFE54;
defparam \alu|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
cycloneii_lcell_comb \alu|ShiftLeft0~111 (
// Equation(s):
// \alu|ShiftLeft0~111_combout  = (\alu|ShiftLeft0~137_combout ) # ((!\muxShift1|output1[2]~62_combout  & \alu|ShiftLeft0~98_combout ))

	.dataa(vcc),
	.datab(\muxShift1|output1[2]~62_combout ),
	.datac(\alu|ShiftLeft0~137_combout ),
	.datad(\alu|ShiftLeft0~98_combout ),
	.cin(gnd),
	.combout(\alu|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \alu|ShiftLeft0~111 .lut_mask = 16'hF3F0;
defparam \alu|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N12
cycloneii_lcell_comb \alu|O_out[18]~135 (
// Equation(s):
// \alu|O_out[18]~135_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & (((\EXMEMPipe|O_outEXMEM[16]~5_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\EXMEMPipe|O_outEXMEM[16]~5_combout  & ((\alu|ShiftLeft0~111_combout ))) # 
// (!\EXMEMPipe|O_outEXMEM[16]~5_combout  & (\alu|ShiftLeft0~138_combout ))))

	.dataa(\alu|ShiftLeft0~138_combout ),
	.datab(\alu|ShiftLeft0~111_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM[16]~5_combout ),
	.cin(gnd),
	.combout(\alu|O_out[18]~135_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[18]~135 .lut_mask = 16'hFC0A;
defparam \alu|O_out[18]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y30_N6
cycloneii_lcell_comb \alu|O_out[18]~136 (
// Equation(s):
// \alu|O_out[18]~136_combout  = (\EXMEMPipe|O_outEXMEM[16]~4_combout  & ((\alu|O_out[18]~135_combout  & (\alu|ShiftLeft0~82_combout )) # (!\alu|O_out[18]~135_combout  & ((\mux2|output1[18]~59_combout ))))) # (!\EXMEMPipe|O_outEXMEM[16]~4_combout  & 
// (((\alu|O_out[18]~135_combout ))))

	.dataa(\alu|ShiftLeft0~82_combout ),
	.datab(\mux2|output1[18]~59_combout ),
	.datac(\EXMEMPipe|O_outEXMEM[16]~4_combout ),
	.datad(\alu|O_out[18]~135_combout ),
	.cin(gnd),
	.combout(\alu|O_out[18]~136_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[18]~136 .lut_mask = 16'hAFC0;
defparam \alu|O_out[18]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N12
cycloneii_lcell_comb \alu|O_out[18]~137 (
// Equation(s):
// \alu|O_out[18]~137_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & (\IDEXPipe|Func_inIDEX [4])) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\IDEXPipe|Func_inIDEX [4] & ((\alu|O_out[18]~136_combout ))) # (!\IDEXPipe|Func_inIDEX [4] & 
// (\alu|Add0~38_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\alu|Add0~38_combout ),
	.datad(\alu|O_out[18]~136_combout ),
	.cin(gnd),
	.combout(\alu|O_out[18]~137_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[18]~137 .lut_mask = 16'hDC98;
defparam \alu|O_out[18]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N14
cycloneii_lcell_comb \alu|O_out[18]~138 (
// Equation(s):
// \alu|O_out[18]~138_combout  = (\EXMEMPipe|O_outEXMEM[16]~3_combout  & ((\alu|O_out[18]~137_combout  & ((\alu|ShiftRight0~132_combout ))) # (!\alu|O_out[18]~137_combout  & (\alu|O_out[18]~134_combout )))) # (!\EXMEMPipe|O_outEXMEM[16]~3_combout  & 
// (((\alu|O_out[18]~137_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM[16]~3_combout ),
	.datab(\alu|O_out[18]~134_combout ),
	.datac(\alu|ShiftRight0~132_combout ),
	.datad(\alu|O_out[18]~137_combout ),
	.cin(gnd),
	.combout(\alu|O_out[18]~138_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[18]~138 .lut_mask = 16'hF588;
defparam \alu|O_out[18]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N28
cycloneii_lcell_comb \alu|O_out[18]~139 (
// Equation(s):
// \alu|O_out[18]~139_combout  = (!\alu|O_out[23]~124_combout  & ((\IDEXPipe|Func_inIDEX [3] & (\muxShift1|output1[18]~33_combout )) # (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out[18]~138_combout )))))

	.dataa(\muxShift1|output1[18]~33_combout ),
	.datab(\IDEXPipe|Func_inIDEX [3]),
	.datac(\alu|O_out[18]~138_combout ),
	.datad(\alu|O_out[23]~124_combout ),
	.cin(gnd),
	.combout(\alu|O_out[18]~139_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[18]~139 .lut_mask = 16'h00B8;
defparam \alu|O_out[18]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N26
cycloneii_lcell_comb \alu|O_out[18]~140 (
// Equation(s):
// \alu|O_out[18]~140_combout  = (\alu|O_out[18]~139_combout ) # ((\alu|Add0~6_combout  & \IDEXPipe|upperIDEX~regout ))

	.dataa(\alu|Add0~6_combout ),
	.datab(\IDEXPipe|upperIDEX~regout ),
	.datac(vcc),
	.datad(\alu|O_out[18]~139_combout ),
	.cin(gnd),
	.combout(\alu|O_out[18]~140_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out[18]~140 .lut_mask = 16'hFF88;
defparam \alu|O_out[18]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y27_N27
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\alu|O_out[18]~140_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [18]));

// Location: LCCOMB_X28_Y24_N30
cycloneii_lcell_comb \dmem|WideNor0 (
// Equation(s):
// \dmem|WideNor0~combout  = (\dmem|Equal2~4_combout ) # ((\dmem|Equal0~4_combout  & (\EXMEMPipe|O_outEXMEM [18] $ (\EXMEMPipe|O_outEXMEM [16]))))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [18]),
	.datac(\dmem|Equal0~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [16]),
	.cin(gnd),
	.combout(\dmem|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \dmem|WideNor0 .lut_mask = 16'hBAEA;
defparam \dmem|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cycloneii_lcell_comb \MEMWBPipe|readdata_outMEMWB[16]~10 (
// Equation(s):
// \MEMWBPipe|readdata_outMEMWB[16]~10_combout  = (!\dmem|Equal2~4_combout  & (!\EXMEMPipe|lhsigned_outEXMEM~regout  & (!\EXMEMPipe|lhunsigned_outEXMEM~regout  & \dmem|WideNor0~combout )))

	.dataa(\dmem|Equal2~4_combout ),
	.datab(\EXMEMPipe|lhsigned_outEXMEM~regout ),
	.datac(\EXMEMPipe|lhunsigned_outEXMEM~regout ),
	.datad(\dmem|WideNor0~combout ),
	.cin(gnd),
	.combout(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|readdata_outMEMWB[16]~10 .lut_mask = 16'h0100;
defparam \MEMWBPipe|readdata_outMEMWB[16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cycloneii_lcell_comb \dmem|readdata_out[31]~16 (
// Equation(s):
// \dmem|readdata_out[31]~16_combout  = (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|ser|Equal0~0_combout ) # ((\EXMEMPipe|lhunsigned_outEXMEM~regout ) # (!\dmem|WideNor0~combout ))))

	.dataa(\dmem|ser|Equal0~0_combout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\EXMEMPipe|lhunsigned_outEXMEM~regout ),
	.datad(\dmem|WideNor0~combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[31]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[31]~16 .lut_mask = 16'h3233;
defparam \dmem|readdata_out[31]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cycloneii_lcell_comb \dmem|readdata_out[31]~17 (
// Equation(s):
// \dmem|readdata_out[31]~17_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((\EXMEMPipe|lbunsigned_outEXMEM~regout ) # ((\dmem|readdata_out[31]~16_combout  & !\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\dmem|readdata_out[31]~16_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\EXMEMPipe|lbunsigned_outEXMEM~regout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[31]~17 .lut_mask = 16'hFFAE;
defparam \dmem|readdata_out[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cycloneii_lcell_comb \dmem|heap_seg|mem3~14 (
// Equation(s):
// \dmem|heap_seg|mem3~14_combout  = !\EXMEMPipe|o_RT_DataEXMEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [26]),
	.cin(gnd),
	.combout(\dmem|heap_seg|mem3~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|mem3~14 .lut_mask = 16'h00FF;
defparam \dmem|heap_seg|mem3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y26_N29
cycloneii_lcell_ff \dmem|heap_seg|mem3~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|mem3~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|heap_seg|mem3~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|mem3~3_regout ));

// Location: LCCOMB_X30_Y26_N4
cycloneii_lcell_comb \dmem|heap_seg|rd[26]~27 (
// Equation(s):
// \dmem|heap_seg|rd[26]~27_combout  = (\regfile|Mux0~0_regout  & (\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a2 )) # (!\regfile|Mux0~0_regout  & ((!\dmem|heap_seg|mem3~3_regout )))

	.dataa(\dmem|heap_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|heap_seg|mem3~3_regout ),
	.cin(gnd),
	.combout(\dmem|heap_seg|rd[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|heap_seg|rd[26]~27 .lut_mask = 16'h88BB;
defparam \dmem|heap_seg|rd[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y28_N14
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[25]~3 (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[25]~3_combout  = !\EXMEMPipe|o_RT_DataEXMEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [26]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[25]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[25]~3 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[25]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y28_N15
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[25]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [25]));

// Location: LCCOMB_X30_Y28_N6
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell_combout  = !\dmem|stack_seg|mem3_rtl_0_bypass [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|stack_seg|mem3_rtl_0_bypass [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell .lut_mask = 16'h0F0F;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y26_N5
cycloneii_lcell_ff \dmem|heap_seg|rd[26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|heap_seg|rd[26]~27_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|heap_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|heap_seg|rd [26]));

// Location: LCCOMB_X30_Y24_N2
cycloneii_lcell_comb \dmem|stack_seg|mem3~13 (
// Equation(s):
// \dmem|stack_seg|mem3~13_combout  = !\EXMEMPipe|o_RT_DataEXMEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [26]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3~13 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N3
cycloneii_lcell_ff \dmem|stack_seg|mem3~3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|stack_seg|mem3~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3~3_regout ));

// Location: LCCOMB_X30_Y24_N26
cycloneii_lcell_comb \dmem|stack_seg|rd[26]~27 (
// Equation(s):
// \dmem|stack_seg|rd[26]~27_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem3~3_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|stack_seg|mem3~3_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[26]~27 .lut_mask = 16'hBB11;
defparam \dmem|stack_seg|rd[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N27
cycloneii_lcell_ff \dmem|stack_seg|rd[26] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[26]~27_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[25]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [26]));

// Location: LCCOMB_X30_Y26_N16
cycloneii_lcell_comb \dmem|readdata_out[26]~64 (
// Equation(s):
// \dmem|readdata_out[26]~64_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout ) # ((\dmem|Selector16~3_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|stack_seg|rd [26])))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.datac(\dmem|stack_seg|rd [26]),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[26]~64_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[26]~64 .lut_mask = 16'hBA98;
defparam \dmem|readdata_out[26]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cycloneii_lcell_comb \dmem|readdata_out[26]~65 (
// Equation(s):
// \dmem|readdata_out[26]~65_combout  = (\dmem|readdata_out[26]~64_combout  & (((\dmem|heap_seg|rd [26]) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout )))) # (!\dmem|readdata_out[26]~64_combout  & (\dmem|data_seg|rd [26] & 
// ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout ))))

	.dataa(\dmem|data_seg|rd [26]),
	.datab(\dmem|heap_seg|rd [26]),
	.datac(\dmem|readdata_out[26]~64_combout ),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[26]~65_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[26]~65 .lut_mask = 16'hCAF0;
defparam \dmem|readdata_out[26]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \dmem|readdata_out[26]~66 (
// Equation(s):
// \dmem|readdata_out[26]~66_combout  = (\dmem|Selector24~2_combout  & ((\EXMEMPipe|lbsigned_outEXMEM~regout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[26]~65_combout )))) # (!\dmem|Selector24~2_combout  & 
// (((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[26]~65_combout ))))

	.dataa(\dmem|Selector24~2_combout ),
	.datab(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datac(\dmem|readdata_out[31]~17_combout ),
	.datad(\dmem|readdata_out[26]~65_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[26]~66_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[26]~66 .lut_mask = 16'h8F88;
defparam \dmem|readdata_out[26]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N11
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[26]~66_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [26]));

// Location: LCFF_X27_Y23_N5
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [26]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [26]));

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \mux7|output1[26]~44 (
// Equation(s):
// \mux7|output1[26]~44_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [26])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [26])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datab(\MEMWBPipe|readdata_outMEMWB [26]),
	.datac(\MEMWBPipe|O_outMEMWB [26]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[26]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[26]~44 .lut_mask = 16'h00D8;
defparam \mux7|output1[26]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \mux7|output1[26]~45 (
// Equation(s):
// \mux7|output1[26]~45_combout  = (\mux7|output1[26]~44_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a8 ))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(vcc),
	.datac(\mux7|output1[26]~44_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a8 ),
	.cin(gnd),
	.combout(\mux7|output1[26]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[26]~45 .lut_mask = 16'hFAF0;
defparam \mux7|output1[26]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N23
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[26]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [16]));

// Location: LCCOMB_X23_Y19_N8
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~50 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~50_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~49_combout ) # ((\regfile|Register_rtl_0_bypass [16] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~49_combout ),
	.datab(\regfile|Register_rtl_0_bypass [16]),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~50_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~50 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N9
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~50_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [26]));

// Location: LCCOMB_X23_Y19_N14
cycloneii_lcell_comb \mux5|output1[26]~54 (
// Equation(s):
// \mux5|output1[26]~54_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX [26]))) # (!\mux5|output1[18]~5_combout  & 
// (\IDEXPipe|instructionROMOutIDEX [25]))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [25]),
	.datab(\IDEXPipe|o_RS_DataIDEX [26]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[26]~54 .lut_mask = 16'hFC0A;
defparam \mux5|output1[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \mux5|output1[26]~55 (
// Equation(s):
// \mux5|output1[26]~55_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[26]~54_combout  & (\IDEXPipe|branchAddressIDEX [26])) # (!\mux5|output1[26]~54_combout  & ((\adder|output1[26]~48_combout ))))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[26]~54_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [26]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\mux5|output1[26]~54_combout ),
	.datad(\adder|output1[26]~48_combout ),
	.cin(gnd),
	.combout(\mux5|output1[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[26]~55 .lut_mask = 16'hBCB0;
defparam \mux5|output1[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N21
cycloneii_lcell_ff \pc|output1[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[26]~55_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [26]));

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \adder|output1[28]~52 (
// Equation(s):
// \adder|output1[28]~52_combout  = (\pc|output1 [28] & (\adder|output1[27]~51  $ (GND))) # (!\pc|output1 [28] & (!\adder|output1[27]~51  & VCC))
// \adder|output1[28]~53  = CARRY((\pc|output1 [28] & !\adder|output1[27]~51 ))

	.dataa(vcc),
	.datab(\pc|output1 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[27]~51 ),
	.combout(\adder|output1[28]~52_combout ),
	.cout(\adder|output1[28]~53 ));
// synopsys translate_off
defparam \adder|output1[28]~52 .lut_mask = 16'hC30C;
defparam \adder|output1[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~25 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~25_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & \adder|output1[28]~52_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datad(\adder|output1[28]~52_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~25_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~25 .lut_mask = 16'h0F00;
defparam \IFIDPipe|pcPlus4IFID~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N19
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~25_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [28]));

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[24]~76 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[24]~76_combout  = ((\IFIDPipe|instructionROMOutIFID [15] $ (\IFIDPipe|pcPlus4IFID [24] $ (!\IDEXPipe|branchAddressIDEX[23]~75 )))) # (GND)
// \IDEXPipe|branchAddressIDEX[24]~77  = CARRY((\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [24]) # (!\IDEXPipe|branchAddressIDEX[23]~75 ))) # (!\IFIDPipe|instructionROMOutIFID [15] & (\IFIDPipe|pcPlus4IFID [24] & 
// !\IDEXPipe|branchAddressIDEX[23]~75 )))

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(\IFIDPipe|pcPlus4IFID [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[23]~75 ),
	.combout(\IDEXPipe|branchAddressIDEX[24]~76_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[24]~77 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[24]~76 .lut_mask = 16'h698E;
defparam \IDEXPipe|branchAddressIDEX[24]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[27]~82 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[27]~82_combout  = (\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [27] & (\IDEXPipe|branchAddressIDEX[26]~81  & VCC)) # (!\IFIDPipe|pcPlus4IFID [27] & (!\IDEXPipe|branchAddressIDEX[26]~81 )))) # 
// (!\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [27] & (!\IDEXPipe|branchAddressIDEX[26]~81 )) # (!\IFIDPipe|pcPlus4IFID [27] & ((\IDEXPipe|branchAddressIDEX[26]~81 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[27]~83  = CARRY((\IFIDPipe|instructionROMOutIFID [15] & (!\IFIDPipe|pcPlus4IFID [27] & !\IDEXPipe|branchAddressIDEX[26]~81 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((!\IDEXPipe|branchAddressIDEX[26]~81 ) # 
// (!\IFIDPipe|pcPlus4IFID [27]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(\IFIDPipe|pcPlus4IFID [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[26]~81 ),
	.combout(\IDEXPipe|branchAddressIDEX[27]~82_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[27]~83 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[27]~82 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[27]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[29]~86 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[29]~86_combout  = (\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [29] & (\IDEXPipe|branchAddressIDEX[28]~85  & VCC)) # (!\IFIDPipe|pcPlus4IFID [29] & (!\IDEXPipe|branchAddressIDEX[28]~85 )))) # 
// (!\IFIDPipe|instructionROMOutIFID [15] & ((\IFIDPipe|pcPlus4IFID [29] & (!\IDEXPipe|branchAddressIDEX[28]~85 )) # (!\IFIDPipe|pcPlus4IFID [29] & ((\IDEXPipe|branchAddressIDEX[28]~85 ) # (GND)))))
// \IDEXPipe|branchAddressIDEX[29]~87  = CARRY((\IFIDPipe|instructionROMOutIFID [15] & (!\IFIDPipe|pcPlus4IFID [29] & !\IDEXPipe|branchAddressIDEX[28]~85 )) # (!\IFIDPipe|instructionROMOutIFID [15] & ((!\IDEXPipe|branchAddressIDEX[28]~85 ) # 
// (!\IFIDPipe|pcPlus4IFID [29]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(\IFIDPipe|pcPlus4IFID [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IDEXPipe|branchAddressIDEX[28]~85 ),
	.combout(\IDEXPipe|branchAddressIDEX[29]~86_combout ),
	.cout(\IDEXPipe|branchAddressIDEX[29]~87 ));
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[29]~86 .lut_mask = 16'h9617;
defparam \IDEXPipe|branchAddressIDEX[29]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N25
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[29]~86_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [29]));

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~55 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~55_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a2 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[29]~51_combout 
// ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datab(\mux7|output1[29]~51_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~55_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~55 .lut_mask = 16'hA808;
defparam \IDEXPipe|o_RS_DataIDEX~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N10
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~56 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~56_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~55_combout ) # ((\regfile|Register_rtl_0_bypass [13] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [13]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~55_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~56_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~56 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N11
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~56_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [29]));

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \mux5|output1[29]~61 (
// Equation(s):
// \mux5|output1[29]~61_combout  = (\mux5|output1[29]~60_combout  & ((\IDEXPipe|branchAddressIDEX [29]) # ((!\mux5|output1[18]~5_combout )))) # (!\mux5|output1[29]~60_combout  & (((\IDEXPipe|o_RS_DataIDEX [29] & \mux5|output1[18]~5_combout ))))

	.dataa(\mux5|output1[29]~60_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [29]),
	.datac(\IDEXPipe|o_RS_DataIDEX [29]),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[29]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[29]~61 .lut_mask = 16'hD8AA;
defparam \mux5|output1[29]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N23
cycloneii_lcell_ff \pc|output1[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[29]~61_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [29]));

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \adder|output1[29]~54 (
// Equation(s):
// \adder|output1[29]~54_combout  = (\pc|output1 [29] & (!\adder|output1[28]~53 )) # (!\pc|output1 [29] & ((\adder|output1[28]~53 ) # (GND)))
// \adder|output1[29]~55  = CARRY((!\adder|output1[28]~53 ) # (!\pc|output1 [29]))

	.dataa(vcc),
	.datab(\pc|output1 [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[28]~53 ),
	.combout(\adder|output1[29]~54_combout ),
	.cout(\adder|output1[29]~55 ));
// synopsys translate_off
defparam \adder|output1[29]~54 .lut_mask = 16'h3C3F;
defparam \adder|output1[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~26 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~26_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & \adder|output1[29]~54_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datad(\adder|output1[29]~54_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~26_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~26 .lut_mask = 16'h0F00;
defparam \IFIDPipe|pcPlus4IFID~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N3
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~26_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [29]));

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~26 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~26_combout  = (\IFIDPipe|pcPlus4IFID [29] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [29]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~26_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~26 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cycloneii_lcell_comb \mux6|output1[2]~2 (
// Equation(s):
// \mux6|output1[2]~2_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & ((\MEMWBPipe|instructionROMOutMEMWB [15]))) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (\MEMWBPipe|instructionROMOutMEMWB [18])))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [18]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [15]),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux6|output1[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux6|output1[2]~2 .lut_mask = 16'hFFCA;
defparam \mux6|output1[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneii_lcell_comb \hdnsWB|hazardReg1~1 (
// Equation(s):
// \hdnsWB|hazardReg1~1_combout  = (\IDEXPipe|instructionROMOutIDEX [23] & (\mux6|output1[2]~2_combout  & (\IDEXPipe|instructionROMOutIDEX [25] $ (!\mux6|output1[3]~3_combout )))) # (!\IDEXPipe|instructionROMOutIDEX [23] & (!\mux6|output1[2]~2_combout  & 
// (\IDEXPipe|instructionROMOutIDEX [25] $ (!\mux6|output1[3]~3_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [23]),
	.datab(\IDEXPipe|instructionROMOutIDEX [25]),
	.datac(\mux6|output1[3]~3_combout ),
	.datad(\mux6|output1[2]~2_combout ),
	.cin(gnd),
	.combout(\hdnsWB|hazardReg1~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|hazardReg1~1 .lut_mask = 16'h8241;
defparam \hdnsWB|hazardReg1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cycloneii_lcell_comb \hdnsWB|hazardReg1~2 (
// Equation(s):
// \hdnsWB|hazardReg1~2_combout  = (!\hdnsWB|Equal6~0_combout  & (\hdnsWB|hazardReg1~1_combout  & (\hdnsWB|hazardReg1~0_combout  & \hdns|hazardReg1~1_combout )))

	.dataa(\hdnsWB|Equal6~0_combout ),
	.datab(\hdnsWB|hazardReg1~1_combout ),
	.datac(\hdnsWB|hazardReg1~0_combout ),
	.datad(\hdns|hazardReg1~1_combout ),
	.cin(gnd),
	.combout(\hdnsWB|hazardReg1~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsWB|hazardReg1~2 .lut_mask = 16'h4000;
defparam \hdnsWB|hazardReg1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \muxShift1|output1[30]~56 (
// Equation(s):
// \muxShift1|output1[30]~56_combout  = (\muxShift1|output1[1]~14_combout  & ((\hdnsWB|hazardReg1~2_combout  & (\mux7|output1[30]~53_combout )) # (!\hdnsWB|hazardReg1~2_combout  & ((\IDEXPipe|o_RS_DataIDEX [30])))))

	.dataa(\mux7|output1[30]~53_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [30]),
	.datac(\hdnsWB|hazardReg1~2_combout ),
	.datad(\muxShift1|output1[1]~14_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[30]~56 .lut_mask = 16'hAC00;
defparam \muxShift1|output1[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneii_lcell_comb \muxShift1|output1[30]~57 (
// Equation(s):
// \muxShift1|output1[30]~57_combout  = (\muxShift1|output1[30]~56_combout ) # ((!\IDEXPipe|muxShiftSelectIDEX~regout  & (!\hdnsMEM|hazardReg1~10_combout  & \EXMEMPipe|O_outEXMEM [30])))

	.dataa(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datab(\hdnsMEM|hazardReg1~10_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [30]),
	.datad(\muxShift1|output1[30]~56_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[30]~57 .lut_mask = 16'hFF10;
defparam \muxShift1|output1[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N28
cycloneii_lcell_comb \alu|O_out~233 (
// Equation(s):
// \alu|O_out~233_combout  = (!\IDEXPipe|Func_inIDEX [4] & ((\IDEXPipe|Func_inIDEX [2] & (\alu|O_out~232_combout )) # (!\IDEXPipe|Func_inIDEX [2] & ((\alu|Add0~62_combout )))))

	.dataa(\alu|O_out~232_combout ),
	.datab(\IDEXPipe|Func_inIDEX [2]),
	.datac(\alu|Add0~62_combout ),
	.datad(\IDEXPipe|Func_inIDEX [4]),
	.cin(gnd),
	.combout(\alu|O_out~233_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~233 .lut_mask = 16'h00B8;
defparam \alu|O_out~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N10
cycloneii_lcell_comb \alu|O_out~237 (
// Equation(s):
// \alu|O_out~237_combout  = (!\IDEXPipe|Func_inIDEX [3] & ((\alu|O_out~233_combout ) # ((\alu|O_out~236_combout  & \IDEXPipe|Func_inIDEX [4]))))

	.dataa(\alu|O_out~236_combout ),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\alu|O_out~233_combout ),
	.cin(gnd),
	.combout(\alu|O_out~237_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~237 .lut_mask = 16'h0F08;
defparam \alu|O_out~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N30
cycloneii_lcell_comb \alu|O_out~238 (
// Equation(s):
// \alu|O_out~238_combout  = (\IDEXPipe|Func_inIDEX [5] & ((\alu|O_out~237_combout ) # ((\alu|Branch_out~3_combout  & \muxShift1|output1[30]~57_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\alu|Branch_out~3_combout ),
	.datac(\muxShift1|output1[30]~57_combout ),
	.datad(\alu|O_out~237_combout ),
	.cin(gnd),
	.combout(\alu|O_out~238_combout ),
	.cout());
// synopsys translate_off
defparam \alu|O_out~238 .lut_mask = 16'hAA80;
defparam \alu|O_out~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y27_N24
cycloneii_lcell_comb \EXMEMPipe|O_outEXMEM[30]~feeder (
// Equation(s):
// \EXMEMPipe|O_outEXMEM[30]~feeder_combout  = \alu|O_out~238_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\alu|O_out~238_combout ),
	.cin(gnd),
	.combout(\EXMEMPipe|O_outEXMEM[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|O_outEXMEM[30]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|O_outEXMEM[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y27_N25
cycloneii_lcell_ff \EXMEMPipe|O_outEXMEM[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|O_outEXMEM[30]~feeder_combout ),
	.sdata(\alu|Add0~30_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(\IDEXPipe|upperIDEX~regout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|O_outEXMEM [30]));

// Location: LCFF_X27_Y24_N3
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [30]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [30]));

// Location: LCCOMB_X27_Y24_N2
cycloneii_lcell_comb \mux7|output1[30]~52 (
// Equation(s):
// \mux7|output1[30]~52_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [30])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [30])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [30]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [30]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[30]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[30]~52 .lut_mask = 16'h2230;
defparam \mux7|output1[30]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneii_lcell_comb \mux7|output1[30]~53 (
// Equation(s):
// \mux7|output1[30]~53_combout  = (\mux7|output1[30]~52_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a4 ))

	.dataa(vcc),
	.datab(\mux7|output1[30]~52_combout ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a4 ),
	.cin(gnd),
	.combout(\mux7|output1[30]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[30]~53 .lut_mask = 16'hFCCC;
defparam \mux7|output1[30]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N17
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[30]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [12]));

// Location: LCCOMB_X23_Y19_N20
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~58 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~58_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~57_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [12]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~57_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\regfile|Register_rtl_0_bypass [12]),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~58_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~58 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N21
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~58_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [30]));

// Location: LCCOMB_X23_Y19_N4
cycloneii_lcell_comb \mux5|output1[30]~62 (
// Equation(s):
// \mux5|output1[30]~62_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX [30]))) # (!\mux5|output1[18]~5_combout  & 
// (\IDEXPipe|instructionROMOutIDEX [25]))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [25]),
	.datab(\IDEXPipe|o_RS_DataIDEX [30]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[30]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[30]~62 .lut_mask = 16'hFC0A;
defparam \mux5|output1[30]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \mux5|output1[30]~63 (
// Equation(s):
// \mux5|output1[30]~63_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[30]~62_combout  & (\IDEXPipe|branchAddressIDEX [30])) # (!\mux5|output1[30]~62_combout  & ((\adder|output1[30]~56_combout ))))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[30]~62_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [30]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\adder|output1[30]~56_combout ),
	.datad(\mux5|output1[30]~62_combout ),
	.cin(gnd),
	.combout(\mux5|output1[30]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[30]~63 .lut_mask = 16'hBBC0;
defparam \mux5|output1[30]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N11
cycloneii_lcell_ff \pc|output1[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[30]~63_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [30]));

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \adder|output1[30]~56 (
// Equation(s):
// \adder|output1[30]~56_combout  = (\pc|output1 [30] & (\adder|output1[29]~55  $ (GND))) # (!\pc|output1 [30] & (!\adder|output1[29]~55  & VCC))
// \adder|output1[30]~57  = CARRY((\pc|output1 [30] & !\adder|output1[29]~55 ))

	.dataa(vcc),
	.datab(\pc|output1 [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[29]~55 ),
	.combout(\adder|output1[30]~56_combout ),
	.cout(\adder|output1[30]~57 ));
// synopsys translate_off
defparam \adder|output1[30]~56 .lut_mask = 16'hC30C;
defparam \adder|output1[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~27 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~27_combout  = (\adder|output1[30]~56_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[30]~56_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~27_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~27 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N31
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~27_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [30]));

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~27 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~27_combout  = (\IFIDPipe|pcPlus4IFID [30] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [30]),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~27_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~27 .lut_mask = 16'h00CC;
defparam \IDEXPipe|pcPlus4IDEX~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \dmem|data_seg|mem3~14 (
// Equation(s):
// \dmem|data_seg|mem3~14_combout  = !\EXMEMPipe|o_RT_DataEXMEM [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [31]),
	.cin(gnd),
	.combout(\dmem|data_seg|mem3~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|mem3~14 .lut_mask = 16'h00FF;
defparam \dmem|data_seg|mem3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N1
cycloneii_lcell_ff \dmem|data_seg|mem3~8 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|mem3~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|data_seg|mem3~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|mem3~8_regout ));

// Location: LCCOMB_X28_Y25_N20
cycloneii_lcell_comb \dmem|data_seg|rd[31]~2 (
// Equation(s):
// \dmem|data_seg|rd[31]~2_combout  = (\regfile|Mux0~0_regout  & ((\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|data_seg|mem3~8_regout ))

	.dataa(\regfile|Mux0~0_regout ),
	.datab(\dmem|data_seg|mem3~8_regout ),
	.datac(vcc),
	.datad(\dmem|data_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dmem|data_seg|rd[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|data_seg|rd[31]~2 .lut_mask = 16'hBB11;
defparam \dmem|data_seg|rd[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[35]~1 (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[35]~1_combout  = !\EXMEMPipe|o_RT_DataEXMEM [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [31]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[35]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[35]~1 .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[35]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N29
cycloneii_lcell_ff \dmem|stack_seg|mem3_rtl_0_bypass[35] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|mem3_rtl_0_bypass[35]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|mem3_rtl_0_bypass [35]));

// Location: LCCOMB_X27_Y25_N30
cycloneii_lcell_comb \dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell (
// Equation(s):
// \dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell_combout  = !\dmem|stack_seg|mem3_rtl_0_bypass [35]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0_bypass [35]),
	.cin(gnd),
	.combout(\dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell .lut_mask = 16'h00FF;
defparam \dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N21
cycloneii_lcell_ff \dmem|data_seg|rd[31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|data_seg|rd[31]~2_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|data_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|data_seg|rd [31]));

// Location: LCCOMB_X28_Y27_N24
cycloneii_lcell_comb \dmem|stack_seg|rd[31]~2 (
// Equation(s):
// \dmem|stack_seg|rd[31]~2_combout  = (\regfile|Mux0~0_regout  & ((\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ))) # (!\regfile|Mux0~0_regout  & (!\dmem|stack_seg|mem3~8_regout ))

	.dataa(\dmem|stack_seg|mem3~8_regout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\dmem|stack_seg|mem3_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\dmem|stack_seg|rd[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|stack_seg|rd[31]~2 .lut_mask = 16'hDD11;
defparam \dmem|stack_seg|rd[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y27_N25
cycloneii_lcell_ff \dmem|stack_seg|rd[31] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\dmem|stack_seg|rd[31]~2_combout ),
	.sdata(\dmem|stack_seg|mem3_rtl_0_bypass[35]~_wirecell_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\dmem|stack_seg|mem0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|stack_seg|rd [31]));

// Location: LCCOMB_X28_Y25_N26
cycloneii_lcell_comb \dmem|readdata_out[31]~14 (
// Equation(s):
// \dmem|readdata_out[31]~14_combout  = (\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~10_combout )))) # (!\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & ((\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & (\dmem|data_seg|rd 
// [31])) # (!\MEMWBPipe|readdata_outMEMWB[16]~10_combout  & ((\dmem|stack_seg|rd [31])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datab(\dmem|data_seg|rd [31]),
	.datac(\dmem|stack_seg|rd [31]),
	.datad(\MEMWBPipe|readdata_outMEMWB[16]~10_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[31]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[31]~14 .lut_mask = 16'hEE50;
defparam \dmem|readdata_out[31]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N0
cycloneii_lcell_comb \dmem|readdata_out[31]~15 (
// Equation(s):
// \dmem|readdata_out[31]~15_combout  = (\dmem|readdata_out[31]~14_combout  & ((\dmem|heap_seg|rd [31]) # ((!\MEMWBPipe|readdata_outMEMWB[16]~11_combout )))) # (!\dmem|readdata_out[31]~14_combout  & (((\MEMWBPipe|readdata_outMEMWB[16]~11_combout  & 
// \dmem|Selector16~3_combout ))))

	.dataa(\dmem|heap_seg|rd [31]),
	.datab(\dmem|readdata_out[31]~14_combout ),
	.datac(\MEMWBPipe|readdata_outMEMWB[16]~11_combout ),
	.datad(\dmem|Selector16~3_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[31]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[31]~15 .lut_mask = 16'hBC8C;
defparam \dmem|readdata_out[31]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneii_lcell_comb \dmem|readdata_out[31]~18 (
// Equation(s):
// \dmem|readdata_out[31]~18_combout  = (\EXMEMPipe|lbsigned_outEXMEM~regout  & ((\dmem|Selector24~2_combout ) # ((!\dmem|readdata_out[31]~17_combout  & \dmem|readdata_out[31]~15_combout )))) # (!\EXMEMPipe|lbsigned_outEXMEM~regout  & 
// (!\dmem|readdata_out[31]~17_combout  & (\dmem|readdata_out[31]~15_combout )))

	.dataa(\EXMEMPipe|lbsigned_outEXMEM~regout ),
	.datab(\dmem|readdata_out[31]~17_combout ),
	.datac(\dmem|readdata_out[31]~15_combout ),
	.datad(\dmem|Selector24~2_combout ),
	.cin(gnd),
	.combout(\dmem|readdata_out[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|readdata_out[31]~18 .lut_mask = 16'hBA30;
defparam \dmem|readdata_out[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N1
cycloneii_lcell_ff \MEMWBPipe|readdata_outMEMWB[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|readdata_out[31]~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|readdata_outMEMWB [31]));

// Location: LCFF_X27_Y25_N7
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [31]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [31]));

// Location: LCCOMB_X27_Y25_N6
cycloneii_lcell_comb \mux7|output1[31]~0 (
// Equation(s):
// \mux7|output1[31]~0_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [31])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [31])))))

	.dataa(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datab(\MEMWBPipe|readdata_outMEMWB [31]),
	.datac(\MEMWBPipe|O_outMEMWB [31]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[31]~0 .lut_mask = 16'h4450;
defparam \mux7|output1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \mux7|output1[31]~1 (
// Equation(s):
// \mux7|output1[31]~1_combout  = (\mux7|output1[31]~0_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a1 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a1 ),
	.datad(\mux7|output1[31]~0_combout ),
	.cin(gnd),
	.combout(\mux7|output1[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[31]~1 .lut_mask = 16'hFFC0;
defparam \mux7|output1[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N12
cycloneii_lcell_comb \muxShift1|output1[31]~0 (
// Equation(s):
// \muxShift1|output1[31]~0_combout  = (\hdnsMEM|hazardReg1~10_combout  & ((\hdnsWB|hazardReg1~2_combout  & ((\mux7|output1[31]~1_combout ))) # (!\hdnsWB|hazardReg1~2_combout  & (\IDEXPipe|o_RS_DataIDEX [31]))))

	.dataa(\hdnsWB|hazardReg1~2_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [31]),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\mux7|output1[31]~1_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[31]~0 .lut_mask = 16'hE040;
defparam \muxShift1|output1[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N22
cycloneii_lcell_comb \muxShift1|output1[31]~1 (
// Equation(s):
// \muxShift1|output1[31]~1_combout  = (!\IDEXPipe|muxShiftSelectIDEX~regout  & ((\muxShift1|output1[31]~0_combout ) # ((\EXMEMPipe|O_outEXMEM [31] & !\hdnsMEM|hazardReg1~10_combout ))))

	.dataa(\EXMEMPipe|O_outEXMEM [31]),
	.datab(\IDEXPipe|muxShiftSelectIDEX~regout ),
	.datac(\hdnsMEM|hazardReg1~10_combout ),
	.datad(\muxShift1|output1[31]~0_combout ),
	.cin(gnd),
	.combout(\muxShift1|output1[31]~1_combout ),
	.cout());
// synopsys translate_off
defparam \muxShift1|output1[31]~1 .lut_mask = 16'h3302;
defparam \muxShift1|output1[31]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y26_N30
cycloneii_lcell_comb \alu|Equal0~11 (
// Equation(s):
// \alu|Equal0~11_combout  = (\alu|ShiftLeft0~30_combout  & (\muxShift1|output1[4]~59_combout  & (!\muxShift1|output1[0]~68_combout  & !\muxShift1|output1[1]~71_combout )))

	.dataa(\alu|ShiftLeft0~30_combout ),
	.datab(\muxShift1|output1[4]~59_combout ),
	.datac(\muxShift1|output1[0]~68_combout ),
	.datad(\muxShift1|output1[1]~71_combout ),
	.cin(gnd),
	.combout(\alu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal0~11 .lut_mask = 16'h0008;
defparam \alu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneii_lcell_comb \alu|Mux32~0 (
// Equation(s):
// \alu|Mux32~0_combout  = (\alu|Equal0~10_combout  & (\alu|Equal0~11_combout  & \alu|Equal0~7_combout ))

	.dataa(vcc),
	.datab(\alu|Equal0~10_combout ),
	.datac(\alu|Equal0~11_combout ),
	.datad(\alu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~0 .lut_mask = 16'hC000;
defparam \alu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N6
cycloneii_lcell_comb \alu|Mux32~1 (
// Equation(s):
// \alu|Mux32~1_combout  = (\muxShift1|output1[31]~1_combout ) # ((\IDEXPipe|Func_inIDEX [2] & \alu|Mux32~0_combout ))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\muxShift1|output1[31]~1_combout ),
	.datac(vcc),
	.datad(\alu|Mux32~0_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~1 .lut_mask = 16'hEECC;
defparam \alu|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N28
cycloneii_lcell_comb \alu|Mux32~2 (
// Equation(s):
// \alu|Mux32~2_combout  = (\IDEXPipe|Func_inIDEX [1] & (\IDEXPipe|Func_inIDEX [2] & (\IDEXPipe|Func_inIDEX [0] $ (\alu|Mux32~1_combout )))) # (!\IDEXPipe|Func_inIDEX [1] & (!\IDEXPipe|Func_inIDEX [2] & (\IDEXPipe|Func_inIDEX [0] $ (\alu|Mux32~1_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX [1]),
	.datab(\IDEXPipe|Func_inIDEX [0]),
	.datac(\IDEXPipe|Func_inIDEX [2]),
	.datad(\alu|Mux32~1_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~2 .lut_mask = 16'h2184;
defparam \alu|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneii_lcell_comb \alu|Mux32~5 (
// Equation(s):
// \alu|Mux32~5_combout  = (\alu|Mux32~2_combout ) # ((\alu|Equal1~22_combout  & (\alu|Mux32~3_combout )) # (!\alu|Equal1~22_combout  & ((\alu|Mux32~4_combout ))))

	.dataa(\alu|Equal1~22_combout ),
	.datab(\alu|Mux32~3_combout ),
	.datac(\alu|Mux32~4_combout ),
	.datad(\alu|Mux32~2_combout ),
	.cin(gnd),
	.combout(\alu|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Mux32~5 .lut_mask = 16'hFFD8;
defparam \alu|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N8
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID[6]~6 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID[6]~6_combout  = (((\alu|Branch_out~2_combout  & \alu|Mux32~5_combout )) # (!\alu|Jump_out~0_combout )) # (!\hds|stall~4_combout )

	.dataa(\hds|stall~4_combout ),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\alu|Branch_out~2_combout ),
	.datad(\alu|Mux32~5_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID[6]~6 .lut_mask = 16'hF777;
defparam \IFIDPipe|instructionROMOutIFID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N29
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [31]));

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~25 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~25_combout  = (!\IFIDPipe|instructionROMOutIFID [29] & (!\IFIDPipe|instructionROMOutIFID [31] & (\IDEXPipe|linkRegIDEX~0_combout  & !\IDEXPipe|pcPlus4IDEX~0_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [29]),
	.datab(\IFIDPipe|instructionROMOutIFID [31]),
	.datac(\IDEXPipe|linkRegIDEX~0_combout ),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~25_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~25 .lut_mask = 16'h0010;
defparam \IDEXPipe|Func_inIDEX~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \controlunit|WideOr2~0 (
// Equation(s):
// \controlunit|WideOr2~0_combout  = (\IFIDPipe|instructionROMOutIFID [3] & (((\IFIDPipe|instructionROMOutIFID [1]) # (\IFIDPipe|instructionROMOutIFID [2])))) # (!\IFIDPipe|instructionROMOutIFID [3] & (\IFIDPipe|instructionROMOutIFID [0] & 
// (!\IFIDPipe|instructionROMOutIFID [1])))

	.dataa(\IFIDPipe|instructionROMOutIFID [3]),
	.datab(\IFIDPipe|instructionROMOutIFID [0]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [2]),
	.cin(gnd),
	.combout(\controlunit|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr2~0 .lut_mask = 16'hAEA4;
defparam \controlunit|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~9 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~9_combout  = (\IDEXPipe|Func_inIDEX~25_combout ) # ((!\IFIDPipe|instructionROMOutIFID [5] & (!\controlunit|WideOr2~0_combout  & \IDEXPipe|Func_inIDEX~6_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [5]),
	.datab(\IDEXPipe|Func_inIDEX~25_combout ),
	.datac(\controlunit|WideOr2~0_combout ),
	.datad(\IDEXPipe|Func_inIDEX~6_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~9 .lut_mask = 16'hCDCC;
defparam \IDEXPipe|Func_inIDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N27
cycloneii_lcell_ff \IDEXPipe|Func_inIDEX[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|Func_inIDEX~9_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|Func_inIDEX [4]));

// Location: LCCOMB_X23_Y25_N16
cycloneii_lcell_comb \alu|Branch_out~2 (
// Equation(s):
// \alu|Branch_out~2_combout  = (\IDEXPipe|Func_inIDEX [5] & (\IDEXPipe|Func_inIDEX [4] & \IDEXPipe|Func_inIDEX [3]))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(vcc),
	.datac(\IDEXPipe|Func_inIDEX [4]),
	.datad(\IDEXPipe|Func_inIDEX [3]),
	.cin(gnd),
	.combout(\alu|Branch_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Branch_out~2 .lut_mask = 16'hA000;
defparam \alu|Branch_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N22
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~0 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~0_combout  = (\alu|Branch_out~2_combout  & ((\alu|Mux32~5_combout ) # ((!\IDEXPipe|Func_inIDEX [2] & \IDEXPipe|Func_inIDEX [1]))))

	.dataa(\IDEXPipe|Func_inIDEX [2]),
	.datab(\alu|Branch_out~2_combout ),
	.datac(\alu|Mux32~5_combout ),
	.datad(\IDEXPipe|Func_inIDEX [1]),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~0 .lut_mask = 16'hC4C0;
defparam \IFIDPipe|instructionROMOutIFID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~4 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~4_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & ((\hds|stall~4_combout  & ((\IFIDPipe|instructionROMOutIFID [23]))) # (!\hds|stall~4_combout  & (\myInstructionROM|out [23]))))

	.dataa(\hds|stall~4_combout ),
	.datab(\myInstructionROM|out [23]),
	.datac(\IFIDPipe|instructionROMOutIFID [23]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~4_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~4 .lut_mask = 16'h00E4;
defparam \IFIDPipe|instructionROMOutIFID~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N1
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [23]));

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \regfile|Equal0~0 (
// Equation(s):
// \regfile|Equal0~0_combout  = (!\IFIDPipe|instructionROMOutIFID [22] & (!\IFIDPipe|instructionROMOutIFID [23] & (!\IFIDPipe|instructionROMOutIFID [21] & !\IFIDPipe|instructionROMOutIFID [25])))

	.dataa(\IFIDPipe|instructionROMOutIFID [22]),
	.datab(\IFIDPipe|instructionROMOutIFID [23]),
	.datac(\IFIDPipe|instructionROMOutIFID [21]),
	.datad(\IFIDPipe|instructionROMOutIFID [25]),
	.cin(gnd),
	.combout(\regfile|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Equal0~0 .lut_mask = 16'h0001;
defparam \regfile|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \hdns|hazardReg1~2 (
// Equation(s):
// \hdns|hazardReg1~2_combout  = (\mux6|output1[0]~1_combout  & (\IFIDPipe|instructionROMOutIFID [21] & (\mux6|output1[1]~0_combout  $ (!\IFIDPipe|instructionROMOutIFID [22])))) # (!\mux6|output1[0]~1_combout  & (!\IFIDPipe|instructionROMOutIFID [21] & 
// (\mux6|output1[1]~0_combout  $ (!\IFIDPipe|instructionROMOutIFID [22]))))

	.dataa(\mux6|output1[0]~1_combout ),
	.datab(\mux6|output1[1]~0_combout ),
	.datac(\IFIDPipe|instructionROMOutIFID [22]),
	.datad(\IFIDPipe|instructionROMOutIFID [21]),
	.cin(gnd),
	.combout(\hdns|hazardReg1~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg1~2 .lut_mask = 16'h8241;
defparam \hdns|hazardReg1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \hdns|hazardReg1~3 (
// Equation(s):
// \hdns|hazardReg1~3_combout  = (\hdns|hazardReg1~2_combout  & ((\IFIDPipe|instructionROMOutIFID [25] & (\mux6|output1[4]~4_combout  & \mux6|output1[3]~3_combout )) # (!\IFIDPipe|instructionROMOutIFID [25] & (!\mux6|output1[4]~4_combout  & 
// !\mux6|output1[3]~3_combout ))))

	.dataa(\IFIDPipe|instructionROMOutIFID [25]),
	.datab(\hdns|hazardReg1~2_combout ),
	.datac(\mux6|output1[4]~4_combout ),
	.datad(\mux6|output1[3]~3_combout ),
	.cin(gnd),
	.combout(\hdns|hazardReg1~3_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg1~3 .lut_mask = 16'h8004;
defparam \hdns|hazardReg1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \hdns|hazardReg1~4 (
// Equation(s):
// \hdns|hazardReg1~4_combout  = (\hdns|hazardReg1~3_combout  & (\hdns|hazardReg1~1_combout  & (\IFIDPipe|instructionROMOutIFID [23] $ (!\mux6|output1[2]~2_combout ))))

	.dataa(\IFIDPipe|instructionROMOutIFID [23]),
	.datab(\mux6|output1[2]~2_combout ),
	.datac(\hdns|hazardReg1~3_combout ),
	.datad(\hdns|hazardReg1~1_combout ),
	.cin(gnd),
	.combout(\hdns|hazardReg1~4_combout ),
	.cout());
// synopsys translate_off
defparam \hdns|hazardReg1~4 .lut_mask = 16'h9000;
defparam \hdns|hazardReg1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N28
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX[31]~2 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX[31]~2_combout  = (!\regfile|Equal0~0_combout  & (!\hdns|hazardReg1~4_combout  & ((\regfile|Mux0~33_combout ) # (\regfile|Mux0~35_combout ))))

	.dataa(\regfile|Mux0~33_combout ),
	.datab(\regfile|Mux0~35_combout ),
	.datac(\regfile|Equal0~0_combout ),
	.datad(\hdns|hazardReg1~4_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX[31]~2 .lut_mask = 16'h000E;
defparam \IDEXPipe|o_RS_DataIDEX[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N18
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX[31]~3 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX[31]~3_combout  = (\hdns|hazardReg1~4_combout ) # ((\regfile|Mux0~0_regout  & \IDEXPipe|o_RS_DataIDEX[31]~2_combout ))

	.dataa(\hdns|hazardReg1~4_combout ),
	.datab(\regfile|Mux0~0_regout ),
	.datac(vcc),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX[31]~3 .lut_mask = 16'hEEAA;
defparam \IDEXPipe|o_RS_DataIDEX[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N2
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX[31]~5 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX[31]~5_combout  = (\IDEXPipe|pcPlus4IDEX~0_combout ) # ((!\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & \regfile|Equal0~0_combout ))

	.dataa(vcc),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datac(\regfile|Equal0~0_combout ),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX[31]~5 .lut_mask = 16'hFF30;
defparam \IDEXPipe|o_RS_DataIDEX[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~9 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~9_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a22 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[9]~5_combout 
// ))))

	.dataa(\mux7|output1[9]~5_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a22 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~9_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~9 .lut_mask = 16'hC0A0;
defparam \IDEXPipe|o_RS_DataIDEX~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~10 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~10_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~9_combout ) # ((\regfile|Register_rtl_0_bypass [33] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [33]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX~9_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~10_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~10 .lut_mask = 16'h0F08;
defparam \IDEXPipe|o_RS_DataIDEX~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N5
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [9]));

// Location: LCFF_X21_Y20_N17
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[9]~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [9]));

// Location: LCCOMB_X20_Y22_N2
cycloneii_lcell_comb \mux5|output1[9]~20 (
// Equation(s):
// \mux5|output1[9]~20_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[9]~14_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [7] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [7]),
	.datac(\adder|output1[9]~14_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[9]~20 .lut_mask = 16'hAAE4;
defparam \mux5|output1[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneii_lcell_comb \mux5|output1[9]~21 (
// Equation(s):
// \mux5|output1[9]~21_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[9]~20_combout  & ((\IDEXPipe|branchAddressIDEX [9]))) # (!\mux5|output1[9]~20_combout  & (\IDEXPipe|o_RS_DataIDEX [9])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[9]~20_combout ))))

	.dataa(\mux5|output1[18]~5_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [9]),
	.datac(\IDEXPipe|branchAddressIDEX [9]),
	.datad(\mux5|output1[9]~20_combout ),
	.cin(gnd),
	.combout(\mux5|output1[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[9]~21 .lut_mask = 16'hF588;
defparam \mux5|output1[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N16
cycloneii_lcell_comb \myInstructionROM|Add0~10 (
// Equation(s):
// \myInstructionROM|Add0~10_combout  = (\hds|stall~4_combout  & ((\mux5|output1[7]~17_combout  & (\myInstructionROM|Add0~9  & VCC)) # (!\mux5|output1[7]~17_combout  & (!\myInstructionROM|Add0~9 )))) # (!\hds|stall~4_combout  & ((\mux5|output1[7]~17_combout  
// & (!\myInstructionROM|Add0~9 )) # (!\mux5|output1[7]~17_combout  & ((\myInstructionROM|Add0~9 ) # (GND)))))
// \myInstructionROM|Add0~11  = CARRY((\hds|stall~4_combout  & (!\mux5|output1[7]~17_combout  & !\myInstructionROM|Add0~9 )) # (!\hds|stall~4_combout  & ((!\myInstructionROM|Add0~9 ) # (!\mux5|output1[7]~17_combout ))))

	.dataa(\hds|stall~4_combout ),
	.datab(\mux5|output1[7]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\myInstructionROM|Add0~9 ),
	.combout(\myInstructionROM|Add0~10_combout ),
	.cout(\myInstructionROM|Add0~11 ));
// synopsys translate_off
defparam \myInstructionROM|Add0~10 .lut_mask = 16'h9617;
defparam \myInstructionROM|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N18
cycloneii_lcell_comb \myInstructionROM|Add0~12 (
// Equation(s):
// \myInstructionROM|Add0~12_combout  = ((\hds|stall~4_combout  $ (\mux5|output1[8]~19_combout  $ (!\myInstructionROM|Add0~11 )))) # (GND)
// \myInstructionROM|Add0~13  = CARRY((\hds|stall~4_combout  & ((\mux5|output1[8]~19_combout ) # (!\myInstructionROM|Add0~11 ))) # (!\hds|stall~4_combout  & (\mux5|output1[8]~19_combout  & !\myInstructionROM|Add0~11 )))

	.dataa(\hds|stall~4_combout ),
	.datab(\mux5|output1[8]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\myInstructionROM|Add0~11 ),
	.combout(\myInstructionROM|Add0~12_combout ),
	.cout(\myInstructionROM|Add0~13 ));
// synopsys translate_off
defparam \myInstructionROM|Add0~12 .lut_mask = 16'h698E;
defparam \myInstructionROM|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N20
cycloneii_lcell_comb \myInstructionROM|Add0~14 (
// Equation(s):
// \myInstructionROM|Add0~14_combout  = \hds|stall~4_combout  $ (\myInstructionROM|Add0~13  $ (\mux5|output1[9]~21_combout ))

	.dataa(\hds|stall~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[9]~21_combout ),
	.cin(\myInstructionROM|Add0~13 ),
	.combout(\myInstructionROM|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|Add0~14 .lut_mask = 16'hA55A;
defparam \myInstructionROM|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneii_lcell_comb \myInstructionROM|rom~163 (
// Equation(s):
// \myInstructionROM|rom~163_combout  = (\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~4_combout )) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~163_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~163 .lut_mask = 16'h8100;
defparam \myInstructionROM|rom~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneii_lcell_comb \myInstructionROM|rom~160 (
// Equation(s):
// \myInstructionROM|rom~160_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  $ (((\myInstructionROM|Add0~4_combout ) # (!\myInstructionROM|Add0~0_combout ))))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~0_combout  $ (!\myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~160_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~160 .lut_mask = 16'h49A2;
defparam \myInstructionROM|rom~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N26
cycloneii_lcell_comb \myInstructionROM|rom~161 (
// Equation(s):
// \myInstructionROM|rom~161_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (((\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~161_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~161 .lut_mask = 16'h0852;
defparam \myInstructionROM|rom~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N16
cycloneii_lcell_comb \myInstructionROM|rom~162 (
// Equation(s):
// \myInstructionROM|rom~162_combout  = (\myInstructionROM|Add0~12_combout  & (\myInstructionROM|Add0~8_combout )) # (!\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|Add0~8_combout  & (\myInstructionROM|rom~160_combout )) # 
// (!\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|rom~161_combout )))))

	.dataa(\myInstructionROM|Add0~12_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|rom~160_combout ),
	.datad(\myInstructionROM|rom~161_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~162_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~162 .lut_mask = 16'hD9C8;
defparam \myInstructionROM|rom~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneii_lcell_comb \myInstructionROM|rom~159 (
// Equation(s):
// \myInstructionROM|rom~159_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~6_combout ))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~159_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~159 .lut_mask = 16'h0A00;
defparam \myInstructionROM|rom~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneii_lcell_comb \myInstructionROM|rom~164 (
// Equation(s):
// \myInstructionROM|rom~164_combout  = (\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|rom~162_combout  & (\myInstructionROM|rom~163_combout )) # (!\myInstructionROM|rom~162_combout  & ((\myInstructionROM|rom~159_combout ))))) # 
// (!\myInstructionROM|Add0~12_combout  & (((\myInstructionROM|rom~162_combout ))))

	.dataa(\myInstructionROM|Add0~12_combout ),
	.datab(\myInstructionROM|rom~163_combout ),
	.datac(\myInstructionROM|rom~162_combout ),
	.datad(\myInstructionROM|rom~159_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~164_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~164 .lut_mask = 16'hDAD0;
defparam \myInstructionROM|rom~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \myInstructionROM|rom~157 (
// Equation(s):
// \myInstructionROM|rom~157_combout  = (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~4_combout )) # (!\myInstructionROM|Add0~0_combout  & 
// (!\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~4_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~4_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~157_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~157 .lut_mask = 16'h0120;
defparam \myInstructionROM|rom~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N0
cycloneii_lcell_comb \myInstructionROM|rom~158 (
// Equation(s):
// \myInstructionROM|rom~158_combout  = (\myInstructionROM|rom~142_combout  & ((\myInstructionROM|rom~156_combout ) # ((\myInstructionROM|rom~149_combout  & \myInstructionROM|rom~157_combout )))) # (!\myInstructionROM|rom~142_combout  & 
// (((\myInstructionROM|rom~149_combout  & \myInstructionROM|rom~157_combout ))))

	.dataa(\myInstructionROM|rom~142_combout ),
	.datab(\myInstructionROM|rom~156_combout ),
	.datac(\myInstructionROM|rom~149_combout ),
	.datad(\myInstructionROM|rom~157_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~158_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~158 .lut_mask = 16'hF888;
defparam \myInstructionROM|rom~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N20
cycloneii_lcell_comb \myInstructionROM|rom~165 (
// Equation(s):
// \myInstructionROM|rom~165_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~158_combout ))) # (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|rom~164_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~14_combout ),
	.datac(\myInstructionROM|rom~164_combout ),
	.datad(\myInstructionROM|rom~158_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~165_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~165 .lut_mask = 16'h3210;
defparam \myInstructionROM|rom~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N21
cycloneii_lcell_ff \myInstructionROM|out[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~165_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [5]));

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~16 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~16_combout  = (\myInstructionROM|out [5] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [5]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~16_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~16 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N9
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~16_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [5]));

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \hds|Equal3~0 (
// Equation(s):
// \hds|Equal3~0_combout  = (!\IFIDPipe|instructionROMOutIFID [2] & (!\IFIDPipe|instructionROMOutIFID [5] & (!\IFIDPipe|instructionROMOutIFID [4] & !\IFIDPipe|instructionROMOutIFID [1])))

	.dataa(\IFIDPipe|instructionROMOutIFID [2]),
	.datab(\IFIDPipe|instructionROMOutIFID [5]),
	.datac(\IFIDPipe|instructionROMOutIFID [4]),
	.datad(\IFIDPipe|instructionROMOutIFID [1]),
	.cin(gnd),
	.combout(\hds|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \hds|Equal3~0 .lut_mask = 16'h0001;
defparam \hds|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneii_lcell_comb \IDEXPipe|linkRegIDEX~2 (
// Equation(s):
// \IDEXPipe|linkRegIDEX~2_combout  = (\IFIDPipe|instructionROMOutIFID [3] & \hds|Equal3~0_combout )

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [3]),
	.datac(vcc),
	.datad(\hds|Equal3~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|linkRegIDEX~2_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|linkRegIDEX~2 .lut_mask = 16'hCC00;
defparam \IDEXPipe|linkRegIDEX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \IDEXPipe|jumpRegIDEX~0 (
// Equation(s):
// \IDEXPipe|jumpRegIDEX~0_combout  = (!\IFIDPipe|instructionROMOutIFID~0_combout  & (\IDEXPipe|linkRegIDEX~2_combout  & (\hds|Equal2~1_combout  & !\hds|stall~4_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.datab(\IDEXPipe|linkRegIDEX~2_combout ),
	.datac(\hds|Equal2~1_combout ),
	.datad(\hds|stall~4_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|jumpRegIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|jumpRegIDEX~0 .lut_mask = 16'h0040;
defparam \IDEXPipe|jumpRegIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N23
cycloneii_lcell_ff \IDEXPipe|jumpRegIDEX (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|jumpRegIDEX~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|jumpRegIDEX~regout ));

// Location: LCCOMB_X22_Y25_N30
cycloneii_lcell_comb \alu|Equal1~9 (
// Equation(s):
// \alu|Equal1~9_combout  = (\muxShift1|output1[13]~23_combout  & (\mux2|output1[13]~54_combout  & (\muxShift1|output1[12]~75_combout  $ (!\mux2|output1[12]~51_combout )))) # (!\muxShift1|output1[13]~23_combout  & (!\mux2|output1[13]~54_combout  & 
// (\muxShift1|output1[12]~75_combout  $ (!\mux2|output1[12]~51_combout ))))

	.dataa(\muxShift1|output1[13]~23_combout ),
	.datab(\muxShift1|output1[12]~75_combout ),
	.datac(\mux2|output1[12]~51_combout ),
	.datad(\mux2|output1[13]~54_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~9 .lut_mask = 16'h8241;
defparam \alu|Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N14
cycloneii_lcell_comb \alu|Equal1~8 (
// Equation(s):
// \alu|Equal1~8_combout  = (\muxShift1|output1[11]~10_combout  & (\mux2|output1[11]~49_combout  & (\mux2|output1[7]~50_combout  $ (!\muxShift1|output1[7]~74_combout )))) # (!\muxShift1|output1[11]~10_combout  & (!\mux2|output1[11]~49_combout  & 
// (\mux2|output1[7]~50_combout  $ (!\muxShift1|output1[7]~74_combout ))))

	.dataa(\muxShift1|output1[11]~10_combout ),
	.datab(\mux2|output1[7]~50_combout ),
	.datac(\muxShift1|output1[7]~74_combout ),
	.datad(\mux2|output1[11]~49_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~8 .lut_mask = 16'h8241;
defparam \alu|Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N10
cycloneii_lcell_comb \alu|Equal1~11 (
// Equation(s):
// \alu|Equal1~11_combout  = (\muxShift1|output1[17]~31_combout  & (\mux2|output1[17]~58_combout  & (\muxShift1|output1[16]~29_combout  $ (!\mux2|output1[16]~57_combout )))) # (!\muxShift1|output1[17]~31_combout  & (!\mux2|output1[17]~58_combout  & 
// (\muxShift1|output1[16]~29_combout  $ (!\mux2|output1[16]~57_combout ))))

	.dataa(\muxShift1|output1[17]~31_combout ),
	.datab(\muxShift1|output1[16]~29_combout ),
	.datac(\mux2|output1[17]~58_combout ),
	.datad(\mux2|output1[16]~57_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~11_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~11 .lut_mask = 16'h8421;
defparam \alu|Equal1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N20
cycloneii_lcell_comb \alu|Equal1~12 (
// Equation(s):
// \alu|Equal1~12_combout  = (\alu|Equal1~10_combout  & (\alu|Equal1~9_combout  & (\alu|Equal1~8_combout  & \alu|Equal1~11_combout )))

	.dataa(\alu|Equal1~10_combout ),
	.datab(\alu|Equal1~9_combout ),
	.datac(\alu|Equal1~8_combout ),
	.datad(\alu|Equal1~11_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~12_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~12 .lut_mask = 16'h8000;
defparam \alu|Equal1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N30
cycloneii_lcell_comb \alu|Equal1~18 (
// Equation(s):
// \alu|Equal1~18_combout  = (\muxShift1|output1[26]~49_combout  & (\mux2|output1[26]~67_combout  & (\muxShift1|output1[27]~51_combout  $ (!\mux2|output1[27]~68_combout )))) # (!\muxShift1|output1[26]~49_combout  & (!\mux2|output1[26]~67_combout  & 
// (\muxShift1|output1[27]~51_combout  $ (!\mux2|output1[27]~68_combout ))))

	.dataa(\muxShift1|output1[26]~49_combout ),
	.datab(\mux2|output1[26]~67_combout ),
	.datac(\muxShift1|output1[27]~51_combout ),
	.datad(\mux2|output1[27]~68_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~18_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~18 .lut_mask = 16'h9009;
defparam \alu|Equal1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \alu|Equal1~19 (
// Equation(s):
// \alu|Equal1~19_combout  = (\muxShift1|output1[28]~53_combout  & (\mux2|output1[28]~69_combout  & (\muxShift1|output1[29]~55_combout  $ (!\mux2|output1[29]~70_combout )))) # (!\muxShift1|output1[28]~53_combout  & (!\mux2|output1[28]~69_combout  & 
// (\muxShift1|output1[29]~55_combout  $ (!\mux2|output1[29]~70_combout ))))

	.dataa(\muxShift1|output1[28]~53_combout ),
	.datab(\muxShift1|output1[29]~55_combout ),
	.datac(\mux2|output1[29]~70_combout ),
	.datad(\mux2|output1[28]~69_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~19_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~19 .lut_mask = 16'h8241;
defparam \alu|Equal1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneii_lcell_comb \alu|Equal1~20 (
// Equation(s):
// \alu|Equal1~20_combout  = (\mux2|output1[31]~71_combout  & (\muxShift1|output1[31]~1_combout  & (\muxShift1|output1[10]~13_combout  $ (!\mux2|output1[10]~53_combout )))) # (!\mux2|output1[31]~71_combout  & (!\muxShift1|output1[31]~1_combout  & 
// (\muxShift1|output1[10]~13_combout  $ (!\mux2|output1[10]~53_combout ))))

	.dataa(\mux2|output1[31]~71_combout ),
	.datab(\muxShift1|output1[10]~13_combout ),
	.datac(\muxShift1|output1[31]~1_combout ),
	.datad(\mux2|output1[10]~53_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~20_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~20 .lut_mask = 16'h8421;
defparam \alu|Equal1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \alu|Equal1~21 (
// Equation(s):
// \alu|Equal1~21_combout  = (!\alu|Equal1~23_combout  & (\alu|Equal1~18_combout  & (\alu|Equal1~19_combout  & \alu|Equal1~20_combout )))

	.dataa(\alu|Equal1~23_combout ),
	.datab(\alu|Equal1~18_combout ),
	.datac(\alu|Equal1~19_combout ),
	.datad(\alu|Equal1~20_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~21_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~21 .lut_mask = 16'h4000;
defparam \alu|Equal1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N8
cycloneii_lcell_comb \alu|Equal1~6 (
// Equation(s):
// \alu|Equal1~6_combout  = (\mux2|output1[6]~47_combout  & (\muxShift1|output1[6]~73_combout  & (\mux2|output1[5]~48_combout  $ (!\muxShift1|output1[5]~72_combout )))) # (!\mux2|output1[6]~47_combout  & (!\muxShift1|output1[6]~73_combout  & 
// (\mux2|output1[5]~48_combout  $ (!\muxShift1|output1[5]~72_combout ))))

	.dataa(\mux2|output1[6]~47_combout ),
	.datab(\mux2|output1[5]~48_combout ),
	.datac(\muxShift1|output1[6]~73_combout ),
	.datad(\muxShift1|output1[5]~72_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~6 .lut_mask = 16'h8421;
defparam \alu|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y26_N18
cycloneii_lcell_comb \alu|Equal1~4 (
// Equation(s):
// \alu|Equal1~4_combout  = (\mux2|output1[2]~43_combout  & (!\muxShift1|output1[2]~62_combout  & (\mux2|output1[1]~42_combout  $ (!\muxShift1|output1[1]~71_combout )))) # (!\mux2|output1[2]~43_combout  & (\muxShift1|output1[2]~62_combout  & 
// (\mux2|output1[1]~42_combout  $ (!\muxShift1|output1[1]~71_combout ))))

	.dataa(\mux2|output1[2]~43_combout ),
	.datab(\mux2|output1[1]~42_combout ),
	.datac(\muxShift1|output1[2]~62_combout ),
	.datad(\muxShift1|output1[1]~71_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~4 .lut_mask = 16'h4812;
defparam \alu|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N14
cycloneii_lcell_comb \alu|Equal1~2 (
// Equation(s):
// \alu|Equal1~2_combout  = (\muxShift1|output1[9]~7_combout  & (\mux2|output1[9]~38_combout  & (\muxShift1|output1[8]~4_combout  $ (!\mux2|output1[8]~39_combout )))) # (!\muxShift1|output1[9]~7_combout  & (!\mux2|output1[9]~38_combout  & 
// (\muxShift1|output1[8]~4_combout  $ (!\mux2|output1[8]~39_combout ))))

	.dataa(\muxShift1|output1[9]~7_combout ),
	.datab(\muxShift1|output1[8]~4_combout ),
	.datac(\mux2|output1[8]~39_combout ),
	.datad(\mux2|output1[9]~38_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~2 .lut_mask = 16'h8241;
defparam \alu|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N0
cycloneii_lcell_comb \alu|Equal1~3 (
// Equation(s):
// \alu|Equal1~3_combout  = (\alu|Equal1~2_combout  & (\muxShift1|output1[0]~68_combout  $ (!\mux2|output1[0]~41_combout )))

	.dataa(vcc),
	.datab(\muxShift1|output1[0]~68_combout ),
	.datac(\alu|Equal1~2_combout ),
	.datad(\mux2|output1[0]~41_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~3 .lut_mask = 16'hC030;
defparam \alu|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y25_N26
cycloneii_lcell_comb \alu|Equal1~7 (
// Equation(s):
// \alu|Equal1~7_combout  = (\alu|Equal1~5_combout  & (\alu|Equal1~6_combout  & (\alu|Equal1~4_combout  & \alu|Equal1~3_combout )))

	.dataa(\alu|Equal1~5_combout ),
	.datab(\alu|Equal1~6_combout ),
	.datac(\alu|Equal1~4_combout ),
	.datad(\alu|Equal1~3_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~7 .lut_mask = 16'h8000;
defparam \alu|Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneii_lcell_comb \alu|Equal1~22 (
// Equation(s):
// \alu|Equal1~22_combout  = (\alu|Equal1~17_combout  & (\alu|Equal1~12_combout  & (\alu|Equal1~21_combout  & \alu|Equal1~7_combout )))

	.dataa(\alu|Equal1~17_combout ),
	.datab(\alu|Equal1~12_combout ),
	.datac(\alu|Equal1~21_combout ),
	.datad(\alu|Equal1~7_combout ),
	.cin(gnd),
	.combout(\alu|Equal1~22_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Equal1~22 .lut_mask = 16'h8000;
defparam \alu|Equal1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N30
cycloneii_lcell_comb \mux5|output1[18]~4 (
// Equation(s):
// \mux5|output1[18]~4_combout  = (\alu|Mux32~2_combout ) # ((\alu|Equal1~22_combout  & ((\alu|Mux32~3_combout ))) # (!\alu|Equal1~22_combout  & (\alu|Mux32~4_combout )))

	.dataa(\alu|Mux32~4_combout ),
	.datab(\alu|Mux32~3_combout ),
	.datac(\alu|Equal1~22_combout ),
	.datad(\alu|Mux32~2_combout ),
	.cin(gnd),
	.combout(\mux5|output1[18]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[18]~4 .lut_mask = 16'hFFCA;
defparam \mux5|output1[18]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneii_lcell_comb \mux5|output1[18]~5 (
// Equation(s):
// \mux5|output1[18]~5_combout  = (\alu|Jump_out~0_combout  & (((\alu|Branch_out~2_combout  & \mux5|output1[18]~4_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|jumpRegIDEX~regout ))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\IDEXPipe|jumpRegIDEX~regout ),
	.datac(\alu|Branch_out~2_combout ),
	.datad(\mux5|output1[18]~4_combout ),
	.cin(gnd),
	.combout(\mux5|output1[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[18]~5 .lut_mask = 16'hE444;
defparam \mux5|output1[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N10
cycloneii_lcell_comb \mux5|output1[2]~6 (
// Equation(s):
// \mux5|output1[2]~6_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout  & ((\IDEXPipe|branchAddressIDEX [2]))) # (!\mux5|output1[18]~5_combout  & (\adder|output1[2]~0_combout )))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[18]~5_combout ))))

	.dataa(\adder|output1[2]~0_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [2]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[2]~6 .lut_mask = 16'hCFA0;
defparam \mux5|output1[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N16
cycloneii_lcell_comb \mux5|output1[2]~7 (
// Equation(s):
// \mux5|output1[2]~7_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[2]~6_combout )))) # (!\alu|Jump_out~0_combout  & ((\mux5|output1[2]~6_combout  & (\IDEXPipe|o_RS_DataIDEX [2])) # (!\mux5|output1[2]~6_combout  & ((\IDEXPipe|instructionROMOutIDEX 
// [0])))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [2]),
	.datab(\IDEXPipe|instructionROMOutIDEX [0]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[2]~6_combout ),
	.cin(gnd),
	.combout(\mux5|output1[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[2]~7 .lut_mask = 16'hFA0C;
defparam \mux5|output1[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N8
cycloneii_lcell_comb \pc|output1[2]~0 (
// Equation(s):
// \pc|output1[2]~0_combout  = !\mux5|output1[2]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux5|output1[2]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|output1[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[2]~0 .lut_mask = 16'h0F0F;
defparam \pc|output1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y20_N9
cycloneii_lcell_ff \pc|output1[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[2]~0_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [2]));

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \adder|output1[2]~0 (
// Equation(s):
// \adder|output1[2]~0_combout  = \pc|output1 [2] $ (GND)
// \adder|output1[2]~1  = CARRY(!\pc|output1 [2])

	.dataa(vcc),
	.datab(\pc|output1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\adder|output1[2]~0_combout ),
	.cout(\adder|output1[2]~1 ));
// synopsys translate_off
defparam \adder|output1[2]~0 .lut_mask = 16'hCC33;
defparam \adder|output1[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~29 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~29_combout  = (\adder|output1[2]~0_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[2]~0_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~29_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~29 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N7
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~29_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [2]));

// Location: LCFF_X21_Y20_N5
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[3]~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [3]));

// Location: LCCOMB_X19_Y20_N0
cycloneii_lcell_comb \pc|output1[3]~1 (
// Equation(s):
// \pc|output1[3]~1_combout  = !\mux5|output1[3]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[3]~9_combout ),
	.cin(gnd),
	.combout(\pc|output1[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[3]~1 .lut_mask = 16'h00FF;
defparam \pc|output1[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N1
cycloneii_lcell_ff \pc|output1[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[3]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [3]));

// Location: LCCOMB_X19_Y20_N4
cycloneii_lcell_comb \adder|output1[3]~2 (
// Equation(s):
// \adder|output1[3]~2_combout  = (\pc|output1 [3] & ((\adder|output1[2]~1 ) # (GND))) # (!\pc|output1 [3] & (!\adder|output1[2]~1 ))
// \adder|output1[3]~3  = CARRY((\pc|output1 [3]) # (!\adder|output1[2]~1 ))

	.dataa(vcc),
	.datab(\pc|output1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[2]~1 ),
	.combout(\adder|output1[3]~2_combout ),
	.cout(\adder|output1[3]~3 ));
// synopsys translate_off
defparam \adder|output1[3]~2 .lut_mask = 16'hC3CF;
defparam \adder|output1[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N24
cycloneii_lcell_comb \mux5|output1[3]~8 (
// Equation(s):
// \mux5|output1[3]~8_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[3]~2_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [1] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [1]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\adder|output1[3]~2_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[3]~8 .lut_mask = 16'hCCE2;
defparam \mux5|output1[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N26
cycloneii_lcell_comb \mux5|output1[3]~9 (
// Equation(s):
// \mux5|output1[3]~9_combout  = (\mux5|output1[3]~8_combout  & (((\IDEXPipe|branchAddressIDEX [3]) # (!\mux5|output1[18]~5_combout )))) # (!\mux5|output1[3]~8_combout  & (\IDEXPipe|o_RS_DataIDEX [3] & ((\mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [3]),
	.datab(\IDEXPipe|branchAddressIDEX [3]),
	.datac(\mux5|output1[3]~8_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[3]~9 .lut_mask = 16'hCAF0;
defparam \mux5|output1[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N28
cycloneii_lcell_comb \myInstructionROM|rom~203 (
// Equation(s):
// \myInstructionROM|rom~203_combout  = (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout )) # (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~6_combout ))))) # 
// (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~2_combout  $ (\myInstructionROM|Add0~10_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~203_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~203 .lut_mask = 16'h3E08;
defparam \myInstructionROM|rom~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N26
cycloneii_lcell_comb \myInstructionROM|rom~199 (
// Equation(s):
// \myInstructionROM|rom~199_combout  = (\myInstructionROM|Add0~4_combout  & (((\myInstructionROM|Add0~10_combout  & !\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout  $ 
// (\myInstructionROM|Add0~10_combout  $ (\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~199_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~199 .lut_mask = 16'h41B4;
defparam \myInstructionROM|rom~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N8
cycloneii_lcell_comb \myInstructionROM|rom~200 (
// Equation(s):
// \myInstructionROM|rom~200_combout  = (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~4_combout  $ (\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~200_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~200 .lut_mask = 16'h0014;
defparam \myInstructionROM|rom~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N22
cycloneii_lcell_comb \myInstructionROM|rom~201 (
// Equation(s):
// \myInstructionROM|rom~201_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout ) # ((!\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~10_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~10_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~10_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~201_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~201 .lut_mask = 16'h988A;
defparam \myInstructionROM|rom~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N28
cycloneii_lcell_comb \myInstructionROM|rom~202 (
// Equation(s):
// \myInstructionROM|rom~202_combout  = (\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~8_combout ) # ((\myInstructionROM|rom~200_combout )))) # (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~8_combout  & 
// ((\myInstructionROM|rom~201_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|rom~200_combout ),
	.datad(\myInstructionROM|rom~201_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~202_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~202 .lut_mask = 16'hB9A8;
defparam \myInstructionROM|rom~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N30
cycloneii_lcell_comb \myInstructionROM|rom~204 (
// Equation(s):
// \myInstructionROM|rom~204_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|rom~202_combout  & (\myInstructionROM|rom~203_combout )) # (!\myInstructionROM|rom~202_combout  & ((\myInstructionROM|rom~199_combout ))))) # 
// (!\myInstructionROM|Add0~8_combout  & (((\myInstructionROM|rom~202_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|rom~203_combout ),
	.datac(\myInstructionROM|rom~199_combout ),
	.datad(\myInstructionROM|rom~202_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~204_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~204 .lut_mask = 16'hDDA0;
defparam \myInstructionROM|rom~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N0
cycloneii_lcell_comb \myInstructionROM|rom~205 (
// Equation(s):
// \myInstructionROM|rom~205_combout  = (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~0_combout )) # (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & 
// \myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~205_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~205 .lut_mask = 16'h0602;
defparam \myInstructionROM|rom~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N18
cycloneii_lcell_comb \myInstructionROM|rom~206 (
// Equation(s):
// \myInstructionROM|rom~206_combout  = (!\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|rom~163_combout ))) # (!\myInstructionROM|Add0~8_combout  & (\myInstructionROM|rom~205_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|rom~205_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~163_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~206_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~206 .lut_mask = 16'h0E04;
defparam \myInstructionROM|rom~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N24
cycloneii_lcell_comb \myInstructionROM|rom~207 (
// Equation(s):
// \myInstructionROM|rom~207_combout  = (\myInstructionROM|rom~206_combout ) # ((!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~142_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~142_combout ),
	.datad(\myInstructionROM|rom~206_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~207_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~207 .lut_mask = 16'hFF40;
defparam \myInstructionROM|rom~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N12
cycloneii_lcell_comb \myInstructionROM|rom~208 (
// Equation(s):
// \myInstructionROM|rom~208_combout  = (\myInstructionROM|rom~27_combout  & ((\myInstructionROM|rom~207_combout ) # ((\myInstructionROM|rom~204_combout  & \myInstructionROM|rom~26_combout )))) # (!\myInstructionROM|rom~27_combout  & 
// (\myInstructionROM|rom~204_combout  & (\myInstructionROM|rom~26_combout )))

	.dataa(\myInstructionROM|rom~27_combout ),
	.datab(\myInstructionROM|rom~204_combout ),
	.datac(\myInstructionROM|rom~26_combout ),
	.datad(\myInstructionROM|rom~207_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~208_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~208 .lut_mask = 16'hEAC0;
defparam \myInstructionROM|rom~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y23_N13
cycloneii_lcell_ff \myInstructionROM|out[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~208_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [0]));

// Location: LCCOMB_X19_Y21_N28
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~21 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~21_combout  = (\myInstructionROM|out [0] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [0]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~21_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~21 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y21_N29
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~21_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [0]));

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \IDEXPipe|linkRegIDEX~1 (
// Equation(s):
// \IDEXPipe|linkRegIDEX~1_combout  = (!\IFIDPipe|instructionROMOutIFID [29] & (!\IFIDPipe|instructionROMOutIFID [28] & (\IDEXPipe|i_Write_EnableIDEX~1_combout  & \IDEXPipe|Func_inIDEX~3_combout )))

	.dataa(\IFIDPipe|instructionROMOutIFID [29]),
	.datab(\IFIDPipe|instructionROMOutIFID [28]),
	.datac(\IDEXPipe|i_Write_EnableIDEX~1_combout ),
	.datad(\IDEXPipe|Func_inIDEX~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|linkRegIDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|linkRegIDEX~1 .lut_mask = 16'h1000;
defparam \IDEXPipe|linkRegIDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \IDEXPipe|linkRegIDEX~3 (
// Equation(s):
// \IDEXPipe|linkRegIDEX~3_combout  = (\IDEXPipe|linkRegIDEX~1_combout ) # ((\IDEXPipe|linkRegIDEX~2_combout  & (\IFIDPipe|instructionROMOutIFID [0] & !\IDEXPipe|linkRegIDEX~0_combout )))

	.dataa(\IDEXPipe|linkRegIDEX~2_combout ),
	.datab(\IFIDPipe|instructionROMOutIFID [0]),
	.datac(\IDEXPipe|linkRegIDEX~1_combout ),
	.datad(\IDEXPipe|linkRegIDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|linkRegIDEX~3_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|linkRegIDEX~3 .lut_mask = 16'hF0F8;
defparam \IDEXPipe|linkRegIDEX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N13
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [6]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [6]));

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \mux7|output1[6]~14 (
// Equation(s):
// \mux7|output1[6]~14_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [6])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [6])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [6]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\MEMWBPipe|O_outMEMWB [6]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[6]~14 .lut_mask = 16'h00B8;
defparam \mux7|output1[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \mux7|output1[6]~15 (
// Equation(s):
// \mux7|output1[6]~15_combout  = (\mux7|output1[6]~14_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a28 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a28 ),
	.datad(\mux7|output1[6]~14_combout ),
	.cin(gnd),
	.combout(\mux7|output1[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[6]~15 .lut_mask = 16'hFFC0;
defparam \mux7|output1[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N9
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[36] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[6]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [36]));

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~19 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~19_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a25 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[6]~15_combout 
// ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\mux7|output1[6]~15_combout ),
	.datac(\regfile|Register_rtl_0|auto_generated|ram_block1a25 ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~19_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~19 .lut_mask = 16'hE400;
defparam \IDEXPipe|o_RS_DataIDEX~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~20 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~20_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~19_combout ) # ((\regfile|Register_rtl_0_bypass [36] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datab(\regfile|Register_rtl_0_bypass [36]),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX~19_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~20_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~20 .lut_mask = 16'h5540;
defparam \IDEXPipe|o_RS_DataIDEX~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N17
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~20_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [6]));

// Location: LCCOMB_X18_Y22_N12
cycloneii_lcell_comb \pc|output1[5]~3 (
// Equation(s):
// \pc|output1[5]~3_combout  = !\mux5|output1[5]~13_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux5|output1[5]~13_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pc|output1[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[5]~3 .lut_mask = 16'h0F0F;
defparam \pc|output1[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N13
cycloneii_lcell_ff \pc|output1[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[5]~3_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [5]));

// Location: LCCOMB_X19_Y20_N6
cycloneii_lcell_comb \adder|output1[4]~4 (
// Equation(s):
// \adder|output1[4]~4_combout  = (\pc|output1 [4] & (!\adder|output1[3]~3  & VCC)) # (!\pc|output1 [4] & (\adder|output1[3]~3  $ (GND)))
// \adder|output1[4]~5  = CARRY((!\pc|output1 [4] & !\adder|output1[3]~3 ))

	.dataa(vcc),
	.datab(\pc|output1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[3]~3 ),
	.combout(\adder|output1[4]~4_combout ),
	.cout(\adder|output1[4]~5 ));
// synopsys translate_off
defparam \adder|output1[4]~4 .lut_mask = 16'h3C03;
defparam \adder|output1[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N8
cycloneii_lcell_comb \adder|output1[5]~6 (
// Equation(s):
// \adder|output1[5]~6_combout  = (\pc|output1 [5] & ((\adder|output1[4]~5 ) # (GND))) # (!\pc|output1 [5] & (!\adder|output1[4]~5 ))
// \adder|output1[5]~7  = CARRY((\pc|output1 [5]) # (!\adder|output1[4]~5 ))

	.dataa(vcc),
	.datab(\pc|output1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[4]~5 ),
	.combout(\adder|output1[5]~6_combout ),
	.cout(\adder|output1[5]~7 ));
// synopsys translate_off
defparam \adder|output1[5]~6 .lut_mask = 16'hC3CF;
defparam \adder|output1[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N10
cycloneii_lcell_comb \adder|output1[6]~8 (
// Equation(s):
// \adder|output1[6]~8_combout  = (\pc|output1 [6] & (!\adder|output1[5]~7  & VCC)) # (!\pc|output1 [6] & (\adder|output1[5]~7  $ (GND)))
// \adder|output1[6]~9  = CARRY((!\pc|output1 [6] & !\adder|output1[5]~7 ))

	.dataa(vcc),
	.datab(\pc|output1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\adder|output1[5]~7 ),
	.combout(\adder|output1[6]~8_combout ),
	.cout(\adder|output1[6]~9 ));
// synopsys translate_off
defparam \adder|output1[6]~8 .lut_mask = 16'h3C03;
defparam \adder|output1[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N0
cycloneii_lcell_comb \mux5|output1[6]~14 (
// Equation(s):
// \mux5|output1[6]~14_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[6]~8_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [4] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [4]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\adder|output1[6]~8_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[6]~14 .lut_mask = 16'hCCE2;
defparam \mux5|output1[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N22
cycloneii_lcell_comb \mux5|output1[6]~15 (
// Equation(s):
// \mux5|output1[6]~15_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[6]~14_combout  & (\IDEXPipe|branchAddressIDEX [6])) # (!\mux5|output1[6]~14_combout  & ((\IDEXPipe|o_RS_DataIDEX [6]))))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[6]~14_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [6]),
	.datab(\IDEXPipe|o_RS_DataIDEX [6]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[6]~14_combout ),
	.cin(gnd),
	.combout(\mux5|output1[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[6]~15 .lut_mask = 16'hAFC0;
defparam \mux5|output1[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N2
cycloneii_lcell_comb \pc|output1[6]~4 (
// Equation(s):
// \pc|output1[6]~4_combout  = !\mux5|output1[6]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux5|output1[6]~15_combout ),
	.cin(gnd),
	.combout(\pc|output1[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc|output1[6]~4 .lut_mask = 16'h00FF;
defparam \pc|output1[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N3
cycloneii_lcell_ff \pc|output1[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[6]~4_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [6]));

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~9 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~9_combout  = (\adder|output1[7]~10_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[7]~10_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~9_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~9 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N19
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~9_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [7]));

// Location: LCFF_X21_Y20_N13
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[7]~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [7]));

// Location: LCCOMB_X20_Y22_N8
cycloneii_lcell_comb \mux5|output1[7]~16 (
// Equation(s):
// \mux5|output1[7]~16_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[7]~10_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [5] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [5]),
	.datac(\adder|output1[7]~10_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[7]~16 .lut_mask = 16'hAAE4;
defparam \mux5|output1[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N4
cycloneii_lcell_comb \mux5|output1[7]~17 (
// Equation(s):
// \mux5|output1[7]~17_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[7]~16_combout  & ((\IDEXPipe|branchAddressIDEX [7]))) # (!\mux5|output1[7]~16_combout  & (\IDEXPipe|o_RS_DataIDEX [7])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[7]~16_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [7]),
	.datab(\IDEXPipe|branchAddressIDEX [7]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[7]~16_combout ),
	.cin(gnd),
	.combout(\mux5|output1[7]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[7]~17 .lut_mask = 16'hCFA0;
defparam \mux5|output1[7]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N8
cycloneii_lcell_comb \myInstructionROM|rom~197 (
// Equation(s):
// \myInstructionROM|rom~197_combout  = (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~6_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~197_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~197 .lut_mask = 16'h0010;
defparam \myInstructionROM|rom~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N16
cycloneii_lcell_comb \myInstructionROM|rom~195 (
// Equation(s):
// \myInstructionROM|rom~195_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & 
// ((\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~195_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~195 .lut_mask = 16'h8418;
defparam \myInstructionROM|rom~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N10
cycloneii_lcell_comb \myInstructionROM|rom~194 (
// Equation(s):
// \myInstructionROM|rom~194_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~6_combout ))) # (!\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~0_combout  & ((\myInstructionROM|Add0~4_combout ) # (\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~194_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~194 .lut_mask = 16'h1118;
defparam \myInstructionROM|rom~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N6
cycloneii_lcell_comb \myInstructionROM|rom~196 (
// Equation(s):
// \myInstructionROM|rom~196_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~12_combout ) # ((\myInstructionROM|rom~194_combout )))) # (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~12_combout  & 
// (\myInstructionROM|rom~195_combout )))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~195_combout ),
	.datad(\myInstructionROM|rom~194_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~196_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~196 .lut_mask = 16'hBA98;
defparam \myInstructionROM|rom~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N14
cycloneii_lcell_comb \myInstructionROM|rom~198 (
// Equation(s):
// \myInstructionROM|rom~198_combout  = (\myInstructionROM|Add0~12_combout  & ((\myInstructionROM|rom~196_combout  & ((\myInstructionROM|rom~197_combout ))) # (!\myInstructionROM|rom~196_combout  & (\myInstructionROM|rom~193_combout )))) # 
// (!\myInstructionROM|Add0~12_combout  & (((\myInstructionROM|rom~196_combout ))))

	.dataa(\myInstructionROM|rom~193_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~197_combout ),
	.datad(\myInstructionROM|rom~196_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~198_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~198 .lut_mask = 16'hF388;
defparam \myInstructionROM|rom~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \myInstructionROM|rom~191 (
// Equation(s):
// \myInstructionROM|rom~191_combout  = (\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~12_combout ))) # (!\myInstructionROM|Add0~0_combout  & 
// (\myInstructionROM|Add0~12_combout  & (\myInstructionROM|Add0~4_combout  $ (\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~191_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~191 .lut_mask = 16'h1402;
defparam \myInstructionROM|rom~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneii_lcell_comb \myInstructionROM|rom~192 (
// Equation(s):
// \myInstructionROM|rom~192_combout  = (!\myInstructionROM|Add0~14_combout  & (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|rom~191_combout  & \myInstructionROM|rom~102_combout )))

	.dataa(\myInstructionROM|Add0~14_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|rom~191_combout ),
	.datad(\myInstructionROM|rom~102_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~192_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~192 .lut_mask = 16'h1000;
defparam \myInstructionROM|rom~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y22_N4
cycloneii_lcell_comb \myInstructionROM|rom~233 (
// Equation(s):
// \myInstructionROM|rom~233_combout  = (\myInstructionROM|rom~192_combout ) # ((!\myInstructionROM|Add0~14_combout  & (!\myInstructionROM|Add0~10_combout  & \myInstructionROM|rom~198_combout )))

	.dataa(\myInstructionROM|Add0~14_combout ),
	.datab(\myInstructionROM|Add0~10_combout ),
	.datac(\myInstructionROM|rom~198_combout ),
	.datad(\myInstructionROM|rom~192_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~233_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~233 .lut_mask = 16'hFF10;
defparam \myInstructionROM|rom~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y22_N5
cycloneii_lcell_ff \myInstructionROM|out[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~233_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [3]));

// Location: LCCOMB_X19_Y22_N14
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~20 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~20_combout  = (\myInstructionROM|out [3] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\myInstructionROM|out [3]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~20_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~20 .lut_mask = 16'h00CC;
defparam \IFIDPipe|instructionROMOutIFID~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N15
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~20_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [3]));

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \hds|Equal3~1 (
// Equation(s):
// \hds|Equal3~1_combout  = (!\IFIDPipe|instructionROMOutIFID [0] & (!\IFIDPipe|instructionROMOutIFID [3] & \hds|Equal3~0_combout ))

	.dataa(\IFIDPipe|instructionROMOutIFID [0]),
	.datab(\IFIDPipe|instructionROMOutIFID [3]),
	.datac(vcc),
	.datad(\hds|Equal3~0_combout ),
	.cin(gnd),
	.combout(\hds|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \hds|Equal3~1 .lut_mask = 16'h1100;
defparam \hds|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \hds|stall~1 (
// Equation(s):
// \hds|stall~1_combout  = (\IFIDPipe|instructionROMOutIFID [19] & (\IDEXPipe|instructionROMOutIDEX [19] & (\IDEXPipe|instructionROMOutIDEX [18] $ (!\IFIDPipe|instructionROMOutIFID [18])))) # (!\IFIDPipe|instructionROMOutIFID [19] & 
// (!\IDEXPipe|instructionROMOutIDEX [19] & (\IDEXPipe|instructionROMOutIDEX [18] $ (!\IFIDPipe|instructionROMOutIFID [18]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [19]),
	.datab(\IDEXPipe|instructionROMOutIDEX [19]),
	.datac(\IDEXPipe|instructionROMOutIDEX [18]),
	.datad(\IFIDPipe|instructionROMOutIFID [18]),
	.cin(gnd),
	.combout(\hds|stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \hds|stall~1 .lut_mask = 16'h9009;
defparam \hds|stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \hds|stall~2 (
// Equation(s):
// \hds|stall~2_combout  = (\hds|stall~0_combout  & (\hds|stall~1_combout  & (\IDEXPipe|instructionROMOutIDEX [20] $ (!\IFIDPipe|instructionROMOutIFID [20]))))

	.dataa(\hds|stall~0_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [20]),
	.datac(\IFIDPipe|instructionROMOutIFID [20]),
	.datad(\hds|stall~1_combout ),
	.cin(gnd),
	.combout(\hds|stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \hds|stall~2 .lut_mask = 16'h8200;
defparam \hds|stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \hds|stall~3 (
// Equation(s):
// \hds|stall~3_combout  = (\hds|Equal1~2_combout ) # ((!\hds|Equal3~1_combout  & (\hds|stall~2_combout  & \hds|Equal2~1_combout )))

	.dataa(\hds|Equal1~2_combout ),
	.datab(\hds|Equal3~1_combout ),
	.datac(\hds|stall~2_combout ),
	.datad(\hds|Equal2~1_combout ),
	.cin(gnd),
	.combout(\hds|stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \hds|stall~3 .lut_mask = 16'hBAAA;
defparam \hds|stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \hds|stall~4 (
// Equation(s):
// \hds|stall~4_combout  = (\IDEXPipe|instructionROMOutIDEX [31] & (!\IDEXPipe|instructionROMOutIDEX [29] & (!\IDEXPipe|instructionROMOutIDEX [28] & \hds|stall~3_combout )))

	.dataa(\IDEXPipe|instructionROMOutIDEX [31]),
	.datab(\IDEXPipe|instructionROMOutIDEX [29]),
	.datac(\IDEXPipe|instructionROMOutIDEX [28]),
	.datad(\hds|stall~3_combout ),
	.cin(gnd),
	.combout(\hds|stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \hds|stall~4 .lut_mask = 16'h0200;
defparam \hds|stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N5
cycloneii_lcell_ff \pc|output1[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\pc|output1[4]~2_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [4]));

// Location: LCCOMB_X19_Y22_N10
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~28 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~28_combout  = (\adder|output1[4]~4_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\adder|output1[4]~4_combout ),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~28_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~28 .lut_mask = 16'h00F0;
defparam \IFIDPipe|pcPlus4IFID~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N11
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~28_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [4]));

// Location: LCFF_X21_Y20_N7
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[4]~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [4]));

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \mux5|output1[4]~10 (
// Equation(s):
// \mux5|output1[4]~10_combout  = (\alu|Jump_out~0_combout  & ((\adder|output1[4]~4_combout ) # ((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (((!\mux5|output1[18]~5_combout  & \IDEXPipe|instructionROMOutIDEX [2]))))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\adder|output1[4]~4_combout ),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\IDEXPipe|instructionROMOutIDEX [2]),
	.cin(gnd),
	.combout(\mux5|output1[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[4]~10 .lut_mask = 16'hADA8;
defparam \mux5|output1[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \mux5|output1[4]~11 (
// Equation(s):
// \mux5|output1[4]~11_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[4]~10_combout  & ((\IDEXPipe|branchAddressIDEX [4]))) # (!\mux5|output1[4]~10_combout  & (\IDEXPipe|o_RS_DataIDEX [4])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[4]~10_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [4]),
	.datab(\IDEXPipe|branchAddressIDEX [4]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[4]~10_combout ),
	.cin(gnd),
	.combout(\mux5|output1[4]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[4]~11 .lut_mask = 16'hCFA0;
defparam \mux5|output1[4]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \myInstructionROM|rom~166 (
// Equation(s):
// \myInstructionROM|rom~166_combout  = (\myInstructionROM|Add0~0_combout  & (((\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~12_combout )))) # (!\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~2_combout  & 
// (!\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~12_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~166_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~166 .lut_mask = 16'hC002;
defparam \myInstructionROM|rom~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \myInstructionROM|rom~167 (
// Equation(s):
// \myInstructionROM|rom~167_combout  = (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~4_combout  & \myInstructionROM|rom~166_combout ))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~4_combout ),
	.datad(\myInstructionROM|rom~166_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~167_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~167 .lut_mask = 16'h0500;
defparam \myInstructionROM|rom~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N2
cycloneii_lcell_comb \myInstructionROM|rom~55 (
// Equation(s):
// \myInstructionROM|rom~55_combout  = (!\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~6_combout  & !\myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~55_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~55 .lut_mask = 16'h0001;
defparam \myInstructionROM|rom~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneii_lcell_comb \myInstructionROM|rom~169 (
// Equation(s):
// \myInstructionROM|rom~169_combout  = (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~12_combout  & \myInstructionROM|rom~55_combout ))

	.dataa(vcc),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|rom~55_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~169_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~169 .lut_mask = 16'hC000;
defparam \myInstructionROM|rom~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N20
cycloneii_lcell_comb \myInstructionROM|rom~168 (
// Equation(s):
// \myInstructionROM|rom~168_combout  = (\myInstructionROM|rom~150_combout  & (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  & \myInstructionROM|rom~149_combout )))

	.dataa(\myInstructionROM|rom~150_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|rom~149_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~168_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~168 .lut_mask = 16'h8000;
defparam \myInstructionROM|rom~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \myInstructionROM|rom~170 (
// Equation(s):
// \myInstructionROM|rom~170_combout  = (\myInstructionROM|rom~29_combout  & ((\myInstructionROM|rom~167_combout ) # ((\myInstructionROM|rom~169_combout ) # (\myInstructionROM|rom~168_combout ))))

	.dataa(\myInstructionROM|rom~29_combout ),
	.datab(\myInstructionROM|rom~167_combout ),
	.datac(\myInstructionROM|rom~169_combout ),
	.datad(\myInstructionROM|rom~168_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~170_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~170 .lut_mask = 16'hAAA8;
defparam \myInstructionROM|rom~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y18_N13
cycloneii_lcell_ff \myInstructionROM|out[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~170_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [1]));

// Location: LCCOMB_X19_Y22_N18
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~17 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~17_combout  = (\myInstructionROM|out [1] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [1]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~17_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~17 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y22_N19
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~17_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [1]));

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~18 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~18_combout  = (!\IFIDPipe|instructionROMOutIFID [3] & (\IFIDPipe|instructionROMOutIFID [1] & ((\IFIDPipe|instructionROMOutIFID [0]) # (\IFIDPipe|instructionROMOutIFID [5]))))

	.dataa(\IFIDPipe|instructionROMOutIFID [3]),
	.datab(\IFIDPipe|instructionROMOutIFID [0]),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IFIDPipe|instructionROMOutIFID [5]),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~18_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~18 .lut_mask = 16'h5040;
defparam \IDEXPipe|Func_inIDEX~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~19 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~19_combout  = (\IDEXPipe|Func_inIDEX~18_combout ) # ((\IDEXPipe|i_Write_EnableIDEX~0_combout  & !\IFIDPipe|instructionROMOutIFID [1]))

	.dataa(\IDEXPipe|i_Write_EnableIDEX~0_combout ),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [1]),
	.datad(\IDEXPipe|Func_inIDEX~18_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~19_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~19 .lut_mask = 16'hFF0A;
defparam \IDEXPipe|Func_inIDEX~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \IDEXPipe|Func_inIDEX~21 (
// Equation(s):
// \IDEXPipe|Func_inIDEX~21_combout  = (\IDEXPipe|Func_inIDEX~20_combout  & ((\IDEXPipe|Func_inIDEX~3_combout ) # ((\IDEXPipe|Func_inIDEX~19_combout  & \IDEXPipe|Func_inIDEX~6_combout )))) # (!\IDEXPipe|Func_inIDEX~20_combout  & 
// (\IDEXPipe|Func_inIDEX~19_combout  & ((\IDEXPipe|Func_inIDEX~6_combout ))))

	.dataa(\IDEXPipe|Func_inIDEX~20_combout ),
	.datab(\IDEXPipe|Func_inIDEX~19_combout ),
	.datac(\IDEXPipe|Func_inIDEX~3_combout ),
	.datad(\IDEXPipe|Func_inIDEX~6_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|Func_inIDEX~21_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|Func_inIDEX~21 .lut_mask = 16'hECA0;
defparam \IDEXPipe|Func_inIDEX~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y21_N1
cycloneii_lcell_ff \IDEXPipe|Func_inIDEX[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|Func_inIDEX~21_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|Func_inIDEX [1]));

// Location: LCCOMB_X23_Y24_N30
cycloneii_lcell_comb \alu|Jump_out~0 (
// Equation(s):
// \alu|Jump_out~0_combout  = ((\IDEXPipe|Func_inIDEX [2]) # (!\IDEXPipe|Func_inIDEX [1])) # (!\alu|Branch_out~2_combout )

	.dataa(\alu|Branch_out~2_combout ),
	.datab(\IDEXPipe|Func_inIDEX [1]),
	.datac(vcc),
	.datad(\IDEXPipe|Func_inIDEX [2]),
	.cin(gnd),
	.combout(\alu|Jump_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Jump_out~0 .lut_mask = 16'hFF77;
defparam \alu|Jump_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N24
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~0 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~0_combout  = (\hds|stall~4_combout ) # (((\alu|Branch_out~2_combout  & \alu|Mux32~5_combout )) # (!\alu|Jump_out~0_combout ))

	.dataa(\hds|stall~4_combout ),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\alu|Branch_out~2_combout ),
	.datad(\alu|Mux32~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~0 .lut_mask = 16'hFBBB;
defparam \IDEXPipe|pcPlus4IDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~19 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~19_combout  = (\IFIDPipe|instructionROMOutIFID [15] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(\IFIDPipe|instructionROMOutIFID [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~19_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~19 .lut_mask = 16'h00AA;
defparam \IDEXPipe|instructionROMOutIDEX~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N17
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~19_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [15]));

// Location: LCFF_X24_Y24_N25
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [15]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [15]));

// Location: LCFF_X24_Y23_N15
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [15]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [15]));

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \mux6|output1[4]~4 (
// Equation(s):
// \mux6|output1[4]~4_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & ((\MEMWBPipe|instructionROMOutMEMWB [15]))) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3  & (\MEMWBPipe|instructionROMOutMEMWB [20])))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [20]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [15]),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a3 ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux6|output1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mux6|output1[4]~4 .lut_mask = 16'hFFCA;
defparam \mux6|output1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N31
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux6|output1[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [9]));

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \regfile|Register[2][0]~0 (
// Equation(s):
// \regfile|Register[2][0]~0_combout  = (!\mux6|output1[0]~1_combout  & (!\mux6|output1[2]~2_combout  & (!\mux6|output1[4]~4_combout  & !\mux6|output1[3]~3_combout )))

	.dataa(\mux6|output1[0]~1_combout ),
	.datab(\mux6|output1[2]~2_combout ),
	.datac(\mux6|output1[4]~4_combout ),
	.datad(\mux6|output1[3]~3_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][0]~0 .lut_mask = 16'h0001;
defparam \regfile|Register[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \regfile|always0~0 (
// Equation(s):
// \regfile|always0~0_combout  = (\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a33  & ((\mux6|output1[1]~0_combout ) # (!\regfile|Register[2][0]~0_combout )))

	.dataa(vcc),
	.datab(\mux6|output1[1]~0_combout ),
	.datac(\regfile|Register[2][0]~0_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a33 ),
	.cin(gnd),
	.combout(\regfile|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|always0~0 .lut_mask = 16'hCF00;
defparam \regfile|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y20_N17
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|always0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [0]));

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \regfile|Mux0~34 (
// Equation(s):
// \regfile|Mux0~34_combout  = (\regfile|Register_rtl_0_bypass [5] & ((\regfile|Register_rtl_0_bypass [7] $ (\IFIDPipe|instructionROMOutIFID [25])) # (!\IFIDPipe|instructionROMOutIFID [23]))) # (!\regfile|Register_rtl_0_bypass [5] & 
// ((\IFIDPipe|instructionROMOutIFID [23]) # (\regfile|Register_rtl_0_bypass [7] $ (\IFIDPipe|instructionROMOutIFID [25]))))

	.dataa(\regfile|Register_rtl_0_bypass [5]),
	.datab(\regfile|Register_rtl_0_bypass [7]),
	.datac(\IFIDPipe|instructionROMOutIFID [23]),
	.datad(\IFIDPipe|instructionROMOutIFID [25]),
	.cin(gnd),
	.combout(\regfile|Mux0~34_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux0~34 .lut_mask = 16'h7BDE;
defparam \regfile|Mux0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \regfile|Mux0~35 (
// Equation(s):
// \regfile|Mux0~35_combout  = ((\regfile|Mux0~34_combout ) # (\IFIDPipe|instructionROMOutIFID [25] $ (\regfile|Register_rtl_0_bypass [9]))) # (!\regfile|Register_rtl_0_bypass [0])

	.dataa(\IFIDPipe|instructionROMOutIFID [25]),
	.datab(\regfile|Register_rtl_0_bypass [9]),
	.datac(\regfile|Register_rtl_0_bypass [0]),
	.datad(\regfile|Mux0~34_combout ),
	.cin(gnd),
	.combout(\regfile|Mux0~35_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Mux0~35 .lut_mask = 16'hFF6F;
defparam \regfile|Mux0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N6
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~69 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~69_combout  = (!\hdns|hazardReg1~4_combout  & ((\regfile|Equal0~0_combout ) # ((!\regfile|Mux0~33_combout  & !\regfile|Mux0~35_combout ))))

	.dataa(\regfile|Mux0~33_combout ),
	.datab(\regfile|Mux0~35_combout ),
	.datac(\regfile|Equal0~0_combout ),
	.datad(\hdns|hazardReg1~4_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~69 .lut_mask = 16'h00F1;
defparam \IDEXPipe|o_RS_DataIDEX~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y19_N16
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~4 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~4_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a0~portbdataout )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & 
// ((\mux7|output1[31]~1_combout )))))

	.dataa(\regfile|Register_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\mux7|output1[31]~1_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~4_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~4 .lut_mask = 16'hB800;
defparam \IDEXPipe|o_RS_DataIDEX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~6 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~6_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~4_combout ) # ((\regfile|Register_rtl_0_bypass [11] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [11]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~4_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~6_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~6 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N29
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~6_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [31]));

// Location: LCCOMB_X22_Y21_N20
cycloneii_lcell_comb \mux5|output1[31]~64 (
// Equation(s):
// \mux5|output1[31]~64_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout ) # (\adder|output1[31]~58_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [25] & (!\mux5|output1[18]~5_combout )))

	.dataa(\IDEXPipe|instructionROMOutIDEX [25]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\adder|output1[31]~58_combout ),
	.cin(gnd),
	.combout(\mux5|output1[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[31]~64 .lut_mask = 16'hCEC2;
defparam \mux5|output1[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \IDEXPipe|branchAddressIDEX[31]~90 (
// Equation(s):
// \IDEXPipe|branchAddressIDEX[31]~90_combout  = \IFIDPipe|pcPlus4IFID [31] $ (\IDEXPipe|branchAddressIDEX[30]~89  $ (\IFIDPipe|instructionROMOutIFID [15]))

	.dataa(vcc),
	.datab(\IFIDPipe|pcPlus4IFID [31]),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID [15]),
	.cin(\IDEXPipe|branchAddressIDEX[30]~89 ),
	.combout(\IDEXPipe|branchAddressIDEX[31]~90_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|branchAddressIDEX[31]~90 .lut_mask = 16'hC33C;
defparam \IDEXPipe|branchAddressIDEX[31]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N29
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[31]~90_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [31]));

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \mux5|output1[31]~65 (
// Equation(s):
// \mux5|output1[31]~65_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[31]~64_combout  & ((\IDEXPipe|branchAddressIDEX [31]))) # (!\mux5|output1[31]~64_combout  & (\IDEXPipe|o_RS_DataIDEX [31])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[31]~64_combout ))))

	.dataa(\mux5|output1[18]~5_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [31]),
	.datac(\mux5|output1[31]~64_combout ),
	.datad(\IDEXPipe|branchAddressIDEX [31]),
	.cin(gnd),
	.combout(\mux5|output1[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[31]~65 .lut_mask = 16'hF858;
defparam \mux5|output1[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y21_N19
cycloneii_lcell_ff \pc|output1[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[31]~65_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [31]));

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \adder|output1[31]~58 (
// Equation(s):
// \adder|output1[31]~58_combout  = \adder|output1[30]~57  $ (\pc|output1 [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\pc|output1 [31]),
	.cin(\adder|output1[30]~57 ),
	.combout(\adder|output1[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \adder|output1[31]~58 .lut_mask = 16'h0FF0;
defparam \adder|output1[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \IFIDPipe|pcPlus4IFID~1 (
// Equation(s):
// \IFIDPipe|pcPlus4IFID~1_combout  = (\adder|output1[31]~58_combout  & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(\adder|output1[31]~58_combout ),
	.datac(vcc),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|pcPlus4IFID~1_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|pcPlus4IFID~1 .lut_mask = 16'h00CC;
defparam \IFIDPipe|pcPlus4IFID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N31
cycloneii_lcell_ff \IFIDPipe|pcPlus4IFID[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|pcPlus4IFID~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|pcPlus4IFID [31]));

// Location: LCCOMB_X25_Y19_N22
cycloneii_lcell_comb \IDEXPipe|pcPlus4IDEX~1 (
// Equation(s):
// \IDEXPipe|pcPlus4IDEX~1_combout  = (\IFIDPipe|pcPlus4IFID [31] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|pcPlus4IFID [31]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|pcPlus4IDEX~1_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|pcPlus4IDEX~1 .lut_mask = 16'h00F0;
defparam \IDEXPipe|pcPlus4IDEX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N23
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [5]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [5]));

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \mux7|output1[5]~12 (
// Equation(s):
// \mux7|output1[5]~12_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [5])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [5])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [5]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.datac(\MEMWBPipe|O_outMEMWB [5]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.cin(gnd),
	.combout(\mux7|output1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[5]~12 .lut_mask = 16'h00B8;
defparam \mux7|output1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \mux7|output1[5]~13 (
// Equation(s):
// \mux7|output1[5]~13_combout  = (\mux7|output1[5]~12_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a29  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a29 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datad(\mux7|output1[5]~12_combout ),
	.cin(gnd),
	.combout(\mux7|output1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[5]~13 .lut_mask = 16'hFFC0;
defparam \mux7|output1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N1
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[37] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [37]));

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~18 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~18_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~17_combout ) # ((\regfile|Register_rtl_0_bypass [37] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~17_combout ),
	.datab(\regfile|Register_rtl_0_bypass [37]),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~18_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~18 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N23
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~18_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [5]));

// Location: LCCOMB_X17_Y22_N28
cycloneii_lcell_comb \mux5|output1[5]~12 (
// Equation(s):
// \mux5|output1[5]~12_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[5]~6_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [3] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [3]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\adder|output1[5]~6_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[5]~12 .lut_mask = 16'hCCE2;
defparam \mux5|output1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y22_N30
cycloneii_lcell_comb \mux5|output1[5]~13 (
// Equation(s):
// \mux5|output1[5]~13_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[5]~12_combout  & (\IDEXPipe|branchAddressIDEX [5])) # (!\mux5|output1[5]~12_combout  & ((\IDEXPipe|o_RS_DataIDEX [5]))))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[5]~12_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [5]),
	.datab(\IDEXPipe|o_RS_DataIDEX [5]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[5]~12_combout ),
	.cin(gnd),
	.combout(\mux5|output1[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[5]~13 .lut_mask = 16'hAFC0;
defparam \mux5|output1[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \myInstructionROM|rom~104 (
// Equation(s):
// \myInstructionROM|rom~104_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~8_combout  $ (((!\myInstructionROM|Add0~2_combout ) # (!\myInstructionROM|Add0~4_combout ))))) # (!\myInstructionROM|Add0~0_combout  & 
// (!\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~2_combout  & \myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~104_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~104 .lut_mask = 16'h812A;
defparam \myInstructionROM|rom~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \myInstructionROM|rom~105 (
// Equation(s):
// \myInstructionROM|rom~105_combout  = (!\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~6_combout  & (!\myInstructionROM|rom~104_combout  & \myInstructionROM|Add0~12_combout )))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~6_combout ),
	.datac(\myInstructionROM|rom~104_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~105_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~105 .lut_mask = 16'h0400;
defparam \myInstructionROM|rom~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \myInstructionROM|rom~108 (
// Equation(s):
// \myInstructionROM|rom~108_combout  = (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|Add0~4_combout  & \myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~0_combout  & 
// (\myInstructionROM|Add0~4_combout  & !\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~108_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~108 .lut_mask = 16'h0204;
defparam \myInstructionROM|rom~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \myInstructionROM|rom~106 (
// Equation(s):
// \myInstructionROM|rom~106_combout  = (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~2_combout  & !\myInstructionROM|Add0~6_combout ))) # (!\myInstructionROM|Add0~0_combout  & 
// (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~0_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~2_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~106_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~106 .lut_mask = 16'h4018;
defparam \myInstructionROM|rom~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \myInstructionROM|rom~107 (
// Equation(s):
// \myInstructionROM|rom~107_combout  = (!\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|rom~106_combout  & !\myInstructionROM|Add0~12_combout ))

	.dataa(vcc),
	.datab(\myInstructionROM|Add0~8_combout ),
	.datac(\myInstructionROM|rom~106_combout ),
	.datad(\myInstructionROM|Add0~12_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~107_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~107 .lut_mask = 16'h0003;
defparam \myInstructionROM|rom~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \myInstructionROM|rom~109 (
// Equation(s):
// \myInstructionROM|rom~109_combout  = (\myInstructionROM|rom~107_combout ) # ((\myInstructionROM|Add0~10_combout  & (!\myInstructionROM|Add0~12_combout  & !\myInstructionROM|rom~108_combout )))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|rom~108_combout ),
	.datad(\myInstructionROM|rom~107_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~109_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~109 .lut_mask = 16'hFF02;
defparam \myInstructionROM|rom~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \myInstructionROM|rom~97 (
// Equation(s):
// \myInstructionROM|rom~97_combout  = (\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~4_combout  & 
// (\myInstructionROM|Add0~0_combout  $ (!\myInstructionROM|Add0~6_combout ))))) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~4_combout  $ (!\myInstructionROM|Add0~0_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~97_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~97 .lut_mask = 16'h6182;
defparam \myInstructionROM|rom~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \myInstructionROM|rom~98 (
// Equation(s):
// \myInstructionROM|rom~98_combout  = (\myInstructionROM|Add0~8_combout  & (!\myInstructionROM|Add0~12_combout  & (!\myInstructionROM|Add0~10_combout  & !\myInstructionROM|rom~97_combout )))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~97_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~98_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~98 .lut_mask = 16'h0002;
defparam \myInstructionROM|rom~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \myInstructionROM|rom~99 (
// Equation(s):
// \myInstructionROM|rom~99_combout  = (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~8_combout ))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~4_combout  & (!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|Add0~0_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~99_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~99 .lut_mask = 16'h2004;
defparam \myInstructionROM|rom~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \myInstructionROM|rom~100 (
// Equation(s):
// \myInstructionROM|rom~100_combout  = (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~12_combout  & (!\myInstructionROM|Add0~10_combout  & !\myInstructionROM|rom~99_combout )))

	.dataa(\myInstructionROM|Add0~6_combout ),
	.datab(\myInstructionROM|Add0~12_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|rom~99_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~100_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~100 .lut_mask = 16'h0004;
defparam \myInstructionROM|rom~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \myInstructionROM|rom~103 (
// Equation(s):
// \myInstructionROM|rom~103_combout  = (\myInstructionROM|rom~98_combout ) # ((\myInstructionROM|rom~100_combout ) # ((\myInstructionROM|rom~101_combout  & \myInstructionROM|rom~102_combout )))

	.dataa(\myInstructionROM|rom~101_combout ),
	.datab(\myInstructionROM|rom~102_combout ),
	.datac(\myInstructionROM|rom~98_combout ),
	.datad(\myInstructionROM|rom~100_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~103_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~103 .lut_mask = 16'hFFF8;
defparam \myInstructionROM|rom~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \myInstructionROM|rom~110 (
// Equation(s):
// \myInstructionROM|rom~110_combout  = (!\myInstructionROM|Add0~14_combout  & ((\myInstructionROM|rom~105_combout ) # ((\myInstructionROM|rom~109_combout ) # (\myInstructionROM|rom~103_combout ))))

	.dataa(\myInstructionROM|Add0~14_combout ),
	.datab(\myInstructionROM|rom~105_combout ),
	.datac(\myInstructionROM|rom~109_combout ),
	.datad(\myInstructionROM|rom~103_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~110_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~110 .lut_mask = 16'h5554;
defparam \myInstructionROM|rom~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y20_N29
cycloneii_lcell_ff \myInstructionROM|out[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~110_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [26]));

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~10 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~10_combout  = (\myInstructionROM|out [26] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [26]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~10_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~10 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N19
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~10_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [26]));

// Location: LCCOMB_X21_Y21_N14
cycloneii_lcell_comb \controlunit|WideOr22~0 (
// Equation(s):
// \controlunit|WideOr22~0_combout  = (\IFIDPipe|instructionROMOutIFID [31] & (((\IFIDPipe|instructionROMOutIFID [26] & !\IFIDPipe|instructionROMOutIFID [28])) # (!\IFIDPipe|instructionROMOutIFID [27])))

	.dataa(\IFIDPipe|instructionROMOutIFID [31]),
	.datab(\IFIDPipe|instructionROMOutIFID [26]),
	.datac(\IFIDPipe|instructionROMOutIFID [28]),
	.datad(\IFIDPipe|instructionROMOutIFID [27]),
	.cin(gnd),
	.combout(\controlunit|WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \controlunit|WideOr22~0 .lut_mask = 16'h08AA;
defparam \controlunit|WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneii_lcell_comb \IDEXPipe|mux3SelectIDEX~0 (
// Equation(s):
// \IDEXPipe|mux3SelectIDEX~0_combout  = (!\IFIDPipe|instructionROMOutIFID [29] & (\controlunit|WideOr22~0_combout  & !\IDEXPipe|pcPlus4IDEX~0_combout ))

	.dataa(vcc),
	.datab(\IFIDPipe|instructionROMOutIFID [29]),
	.datac(\controlunit|WideOr22~0_combout ),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|mux3SelectIDEX~0_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|mux3SelectIDEX~0 .lut_mask = 16'h0030;
defparam \IDEXPipe|mux3SelectIDEX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N31
cycloneii_lcell_ff \MEMWBPipe|O_outMEMWB[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|O_outEXMEM [8]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|O_outMEMWB [8]));

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \mux7|output1[8]~2 (
// Equation(s):
// \mux7|output1[8]~2_combout  = (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & (\MEMWBPipe|readdata_outMEMWB [8])) # 
// (!\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout  & ((\MEMWBPipe|O_outMEMWB [8])))))

	.dataa(\MEMWBPipe|readdata_outMEMWB [8]),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\MEMWBPipe|O_outMEMWB [8]),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a0~portbdataout ),
	.cin(gnd),
	.combout(\mux7|output1[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[8]~2 .lut_mask = 16'h2230;
defparam \mux7|output1[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \mux7|output1[8]~3 (
// Equation(s):
// \mux7|output1[8]~3_combout  = (\mux7|output1[8]~2_combout ) # ((\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a26 ))

	.dataa(vcc),
	.datab(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a2 ),
	.datac(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a26 ),
	.datad(\mux7|output1[8]~2_combout ),
	.cin(gnd),
	.combout(\mux7|output1[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mux7|output1[8]~3 .lut_mask = 16'hFFC0;
defparam \mux7|output1[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \regfile|Register_rtl_0_bypass[34]~feeder (
// Equation(s):
// \regfile|Register_rtl_0_bypass[34]~feeder_combout  = \mux7|output1[8]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[8]~3_combout ),
	.cin(gnd),
	.combout(\regfile|Register_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register_rtl_0_bypass[34]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N1
cycloneii_lcell_ff \regfile|Register_rtl_0_bypass[34] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register_rtl_0_bypass [34]));

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~7 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~7_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a23 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[8]~3_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\regfile|Register_rtl_0|auto_generated|ram_block1a23 ),
	.datad(\mux7|output1[8]~3_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~7_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~7 .lut_mask = 16'hA280;
defparam \IDEXPipe|o_RS_DataIDEX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~8 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~8_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~7_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [34]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [34]),
	.datac(\IDEXPipe|o_RS_DataIDEX~7_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~8_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~8 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y22_N25
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~8_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [8]));

// Location: LCFF_X21_Y20_N15
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[8]~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [8]));

// Location: LCCOMB_X20_Y22_N12
cycloneii_lcell_comb \mux5|output1[8]~18 (
// Equation(s):
// \mux5|output1[8]~18_combout  = (\alu|Jump_out~0_combout  & (((\adder|output1[8]~12_combout ) # (\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [6] & ((!\mux5|output1[18]~5_combout ))))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\IDEXPipe|instructionROMOutIDEX [6]),
	.datac(\adder|output1[8]~12_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[8]~18 .lut_mask = 16'hAAE4;
defparam \mux5|output1[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneii_lcell_comb \mux5|output1[8]~19 (
// Equation(s):
// \mux5|output1[8]~19_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[8]~18_combout  & ((\IDEXPipe|branchAddressIDEX [8]))) # (!\mux5|output1[8]~18_combout  & (\IDEXPipe|o_RS_DataIDEX [8])))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[8]~18_combout ))))

	.dataa(\mux5|output1[18]~5_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX [8]),
	.datac(\IDEXPipe|branchAddressIDEX [8]),
	.datad(\mux5|output1[8]~18_combout ),
	.cin(gnd),
	.combout(\mux5|output1[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[8]~19 .lut_mask = 16'hF588;
defparam \mux5|output1[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N26
cycloneii_lcell_comb \myInstructionROM|rom~26 (
// Equation(s):
// \myInstructionROM|rom~26_combout  = (!\myInstructionROM|Add0~12_combout  & !\myInstructionROM|Add0~14_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|Add0~12_combout ),
	.datad(\myInstructionROM|Add0~14_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~26_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~26 .lut_mask = 16'h000F;
defparam \myInstructionROM|rom~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N4
cycloneii_lcell_comb \myInstructionROM|rom~56 (
// Equation(s):
// \myInstructionROM|rom~56_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~8_combout  $ (((\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~6_combout ))))) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~0_combout  & (\myInstructionROM|Add0~6_combout  & \myInstructionROM|Add0~8_combout )))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~6_combout ),
	.datad(\myInstructionROM|Add0~8_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~56_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~56 .lut_mask = 16'h6A80;
defparam \myInstructionROM|rom~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N6
cycloneii_lcell_comb \myInstructionROM|rom~57 (
// Equation(s):
// \myInstructionROM|rom~57_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~0_combout  & !\myInstructionROM|Add0~6_combout )) # (!\myInstructionROM|Add0~2_combout  & 
// (\myInstructionROM|Add0~0_combout  & \myInstructionROM|Add0~6_combout ))))

	.dataa(\myInstructionROM|Add0~2_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|Add0~8_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~57_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~57 .lut_mask = 16'h4020;
defparam \myInstructionROM|rom~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N20
cycloneii_lcell_comb \myInstructionROM|rom~58 (
// Equation(s):
// \myInstructionROM|rom~58_combout  = (\myInstructionROM|Add0~10_combout  & (\myInstructionROM|Add0~4_combout )) # (!\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|Add0~4_combout  & (\myInstructionROM|rom~56_combout )) # 
// (!\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|rom~57_combout )))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|Add0~4_combout ),
	.datac(\myInstructionROM|rom~56_combout ),
	.datad(\myInstructionROM|rom~57_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~58_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~58 .lut_mask = 16'hD9C8;
defparam \myInstructionROM|rom~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N16
cycloneii_lcell_comb \myInstructionROM|rom~60 (
// Equation(s):
// \myInstructionROM|rom~60_combout  = (\myInstructionROM|Add0~10_combout  & ((\myInstructionROM|rom~58_combout  & (\myInstructionROM|rom~59_combout )) # (!\myInstructionROM|rom~58_combout  & ((\myInstructionROM|rom~55_combout ))))) # 
// (!\myInstructionROM|Add0~10_combout  & (((\myInstructionROM|rom~58_combout ))))

	.dataa(\myInstructionROM|Add0~10_combout ),
	.datab(\myInstructionROM|rom~59_combout ),
	.datac(\myInstructionROM|rom~58_combout ),
	.datad(\myInstructionROM|rom~55_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~60_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~60 .lut_mask = 16'hDAD0;
defparam \myInstructionROM|rom~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N8
cycloneii_lcell_comb \myInstructionROM|rom~49 (
// Equation(s):
// \myInstructionROM|rom~49_combout  = (\myInstructionROM|Add0~6_combout  & ((\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout  & \myInstructionROM|Add0~10_combout )) # (!\myInstructionROM|Add0~4_combout  & 
// (!\myInstructionROM|Add0~2_combout  & !\myInstructionROM|Add0~10_combout )))) # (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~4_combout  $ ((\myInstructionROM|Add0~2_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~49_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~49 .lut_mask = 16'h8166;
defparam \myInstructionROM|rom~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N16
cycloneii_lcell_comb \myInstructionROM|rom~53 (
// Equation(s):
// \myInstructionROM|rom~53_combout  = (\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  & ((\myInstructionROM|Add0~6_combout )))) # (!\myInstructionROM|Add0~2_combout  & (\myInstructionROM|Add0~4_combout  $ 
// (((!\myInstructionROM|Add0~10_combout  & \myInstructionROM|Add0~6_combout )))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~53_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~53 .lut_mask = 16'hA922;
defparam \myInstructionROM|rom~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N20
cycloneii_lcell_comb \myInstructionROM|rom~51 (
// Equation(s):
// \myInstructionROM|rom~51_combout  = (\myInstructionROM|Add0~4_combout  & (\myInstructionROM|Add0~2_combout  & (!\myInstructionROM|Add0~10_combout  & \myInstructionROM|Add0~6_combout ))) # (!\myInstructionROM|Add0~4_combout  & 
// (!\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~2_combout  $ (\myInstructionROM|Add0~10_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~51_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~51 .lut_mask = 16'h0814;
defparam \myInstructionROM|rom~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N6
cycloneii_lcell_comb \myInstructionROM|rom~50 (
// Equation(s):
// \myInstructionROM|rom~50_combout  = (\myInstructionROM|Add0~6_combout  & (\myInstructionROM|Add0~4_combout  $ (((!\myInstructionROM|Add0~10_combout ) # (!\myInstructionROM|Add0~2_combout ))))) # (!\myInstructionROM|Add0~6_combout  & 
// (!\myInstructionROM|Add0~2_combout  & ((\myInstructionROM|Add0~4_combout ) # (\myInstructionROM|Add0~10_combout ))))

	.dataa(\myInstructionROM|Add0~4_combout ),
	.datab(\myInstructionROM|Add0~2_combout ),
	.datac(\myInstructionROM|Add0~10_combout ),
	.datad(\myInstructionROM|Add0~6_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~50_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~50 .lut_mask = 16'h9532;
defparam \myInstructionROM|rom~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N10
cycloneii_lcell_comb \myInstructionROM|rom~52 (
// Equation(s):
// \myInstructionROM|rom~52_combout  = (\myInstructionROM|Add0~8_combout  & (\myInstructionROM|Add0~0_combout )) # (!\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|Add0~0_combout  & ((!\myInstructionROM|rom~50_combout ))) # 
// (!\myInstructionROM|Add0~0_combout  & (!\myInstructionROM|rom~51_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|Add0~0_combout ),
	.datac(\myInstructionROM|rom~51_combout ),
	.datad(\myInstructionROM|rom~50_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~52_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~52 .lut_mask = 16'h89CD;
defparam \myInstructionROM|rom~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y23_N30
cycloneii_lcell_comb \myInstructionROM|rom~54 (
// Equation(s):
// \myInstructionROM|rom~54_combout  = (\myInstructionROM|Add0~8_combout  & ((\myInstructionROM|rom~52_combout  & ((\myInstructionROM|rom~53_combout ))) # (!\myInstructionROM|rom~52_combout  & (!\myInstructionROM|rom~49_combout )))) # 
// (!\myInstructionROM|Add0~8_combout  & (((\myInstructionROM|rom~52_combout ))))

	.dataa(\myInstructionROM|Add0~8_combout ),
	.datab(\myInstructionROM|rom~49_combout ),
	.datac(\myInstructionROM|rom~53_combout ),
	.datad(\myInstructionROM|rom~52_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~54_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~54 .lut_mask = 16'hF522;
defparam \myInstructionROM|rom~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y23_N0
cycloneii_lcell_comb \myInstructionROM|rom~61 (
// Equation(s):
// \myInstructionROM|rom~61_combout  = (\myInstructionROM|rom~27_combout  & ((\myInstructionROM|rom~60_combout ) # ((\myInstructionROM|rom~26_combout  & \myInstructionROM|rom~54_combout )))) # (!\myInstructionROM|rom~27_combout  & 
// (\myInstructionROM|rom~26_combout  & ((\myInstructionROM|rom~54_combout ))))

	.dataa(\myInstructionROM|rom~27_combout ),
	.datab(\myInstructionROM|rom~26_combout ),
	.datac(\myInstructionROM|rom~60_combout ),
	.datad(\myInstructionROM|rom~54_combout ),
	.cin(gnd),
	.combout(\myInstructionROM|rom~61_combout ),
	.cout());
// synopsys translate_off
defparam \myInstructionROM|rom~61 .lut_mask = 16'hECA0;
defparam \myInstructionROM|rom~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y23_N1
cycloneii_lcell_ff \myInstructionROM|out[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\myInstructionROM|rom~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\myInstructionROM|out [29]));

// Location: LCCOMB_X21_Y21_N8
cycloneii_lcell_comb \IFIDPipe|instructionROMOutIFID~5 (
// Equation(s):
// \IFIDPipe|instructionROMOutIFID~5_combout  = (\myInstructionROM|out [29] & !\IFIDPipe|instructionROMOutIFID~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\myInstructionROM|out [29]),
	.datad(\IFIDPipe|instructionROMOutIFID~0_combout ),
	.cin(gnd),
	.combout(\IFIDPipe|instructionROMOutIFID~5_combout ),
	.cout());
// synopsys translate_off
defparam \IFIDPipe|instructionROMOutIFID~5 .lut_mask = 16'h00F0;
defparam \IFIDPipe|instructionROMOutIFID~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N9
cycloneii_lcell_ff \IFIDPipe|instructionROMOutIFID[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IFIDPipe|instructionROMOutIFID~5_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\IFIDPipe|instructionROMOutIFID[6]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IFIDPipe|instructionROMOutIFID [29]));

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \IDEXPipe|instructionROMOutIDEX~21 (
// Equation(s):
// \IDEXPipe|instructionROMOutIDEX~21_combout  = (\IFIDPipe|instructionROMOutIFID [29] & !\IDEXPipe|pcPlus4IDEX~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IFIDPipe|instructionROMOutIFID [29]),
	.datad(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|instructionROMOutIDEX~21_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|instructionROMOutIDEX~21 .lut_mask = 16'h00F0;
defparam \IDEXPipe|instructionROMOutIDEX~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y20_N31
cycloneii_lcell_ff \IDEXPipe|instructionROMOutIDEX[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|instructionROMOutIDEX~21_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|instructionROMOutIDEX [29]));

// Location: LCCOMB_X24_Y24_N8
cycloneii_lcell_comb \EXMEMPipe|instructionROMOutEXMEM[29]~feeder (
// Equation(s):
// \EXMEMPipe|instructionROMOutEXMEM[29]~feeder_combout  = \IDEXPipe|instructionROMOutIDEX [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|instructionROMOutIDEX [29]),
	.cin(gnd),
	.combout(\EXMEMPipe|instructionROMOutEXMEM[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|instructionROMOutEXMEM[29]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|instructionROMOutEXMEM[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N9
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|instructionROMOutEXMEM[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [29]));

// Location: LCCOMB_X24_Y24_N18
cycloneii_lcell_comb \hdnsMEM|Equal0~0 (
// Equation(s):
// \hdnsMEM|Equal0~0_combout  = (!\EXMEMPipe|instructionROMOutEXMEM [27] & (!\EXMEMPipe|instructionROMOutEXMEM [29] & (!\EXMEMPipe|instructionROMOutEXMEM [28] & !\EXMEMPipe|instructionROMOutEXMEM [31])))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [27]),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [29]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [28]),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [31]),
	.cin(gnd),
	.combout(\hdnsMEM|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|Equal0~0 .lut_mask = 16'h0001;
defparam \hdnsMEM|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N8
cycloneii_lcell_comb \hdnsMEM|hazardReg2~1 (
// Equation(s):
// \hdnsMEM|hazardReg2~1_combout  = (\IDEXPipe|instructionROMOutIDEX [19] & (\EXMEMPipe|instructionROMOutEXMEM [15] & (\IDEXPipe|instructionROMOutIDEX [20] & \IDEXPipe|instructionROMOutIDEX [18]))) # (!\IDEXPipe|instructionROMOutIDEX [19] & 
// (!\EXMEMPipe|instructionROMOutEXMEM [15] & (!\IDEXPipe|instructionROMOutIDEX [20] & !\IDEXPipe|instructionROMOutIDEX [18])))

	.dataa(\IDEXPipe|instructionROMOutIDEX [19]),
	.datab(\EXMEMPipe|instructionROMOutEXMEM [15]),
	.datac(\IDEXPipe|instructionROMOutIDEX [20]),
	.datad(\IDEXPipe|instructionROMOutIDEX [18]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~1_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~1 .lut_mask = 16'h8001;
defparam \hdnsMEM|hazardReg2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cycloneii_lcell_comb \hdnsMEM|hazardReg2~0 (
// Equation(s):
// \hdnsMEM|hazardReg2~0_combout  = (\IDEXPipe|instructionROMOutIDEX [17] & (\EXMEMPipe|instructionROMOutEXMEM [12] & (\IDEXPipe|instructionROMOutIDEX [16] $ (!\EXMEMPipe|instructionROMOutEXMEM [11])))) # (!\IDEXPipe|instructionROMOutIDEX [17] & 
// (!\EXMEMPipe|instructionROMOutEXMEM [12] & (\IDEXPipe|instructionROMOutIDEX [16] $ (!\EXMEMPipe|instructionROMOutEXMEM [11]))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [17]),
	.datab(\IDEXPipe|instructionROMOutIDEX [16]),
	.datac(\EXMEMPipe|instructionROMOutEXMEM [11]),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [12]),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~0_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~0 .lut_mask = 16'h8241;
defparam \hdnsMEM|hazardReg2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cycloneii_lcell_comb \hdnsMEM|hazardReg2~2 (
// Equation(s):
// \hdnsMEM|hazardReg2~2_combout  = (!\EXMEMPipe|instructionROMOutEXMEM [26] & (\hdnsMEM|Equal0~0_combout  & (\hdnsMEM|hazardReg2~1_combout  & \hdnsMEM|hazardReg2~0_combout )))

	.dataa(\EXMEMPipe|instructionROMOutEXMEM [26]),
	.datab(\hdnsMEM|Equal0~0_combout ),
	.datac(\hdnsMEM|hazardReg2~1_combout ),
	.datad(\hdnsMEM|hazardReg2~0_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~2_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~2 .lut_mask = 16'h4000;
defparam \hdnsMEM|hazardReg2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N26
cycloneii_lcell_comb \hdnsMEM|hazardReg2~6 (
// Equation(s):
// \hdnsMEM|hazardReg2~6_combout  = (\hdnsMEM|hazardReg1~9_combout  & ((\hdnsMEM|hazardReg2~2_combout ) # ((!\hdnsMEM|Equal7~0_combout  & \hdnsMEM|hazardReg2~5_combout ))))

	.dataa(\hdnsMEM|Equal7~0_combout ),
	.datab(\hdnsMEM|hazardReg2~2_combout ),
	.datac(\hdnsMEM|hazardReg2~5_combout ),
	.datad(\hdnsMEM|hazardReg1~9_combout ),
	.cin(gnd),
	.combout(\hdnsMEM|hazardReg2~6_combout ),
	.cout());
// synopsys translate_off
defparam \hdnsMEM|hazardReg2~6 .lut_mask = 16'hDC00;
defparam \hdnsMEM|hazardReg2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y24_N2
cycloneii_lcell_comb \mux101|output1[0]~116 (
// Equation(s):
// \mux101|output1[0]~116_combout  = (\mux101|output1[0]~56_combout ) # ((\EXMEMPipe|O_outEXMEM [0] & \hdnsMEM|hazardReg2~6_combout ))

	.dataa(\EXMEMPipe|O_outEXMEM [0]),
	.datab(vcc),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[0]~56_combout ),
	.cin(gnd),
	.combout(\mux101|output1[0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[0]~116 .lut_mask = 16'hFFA0;
defparam \mux101|output1[0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X20_Y24_N3
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[0]~116_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [0]));

// Location: LCCOMB_X28_Y28_N0
cycloneii_lcell_comb \dmem|ser|sbyte~0 (
// Equation(s):
// \dmem|ser|sbyte~0_combout  = (\EXMEMPipe|o_RT_DataEXMEM [0] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [0]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~0 .lut_mask = 16'h00F0;
defparam \dmem|ser|sbyte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y26_N8
cycloneii_lcell_comb \dmem|ser|sbyte[3]~1 (
// Equation(s):
// \dmem|ser|sbyte[3]~1_combout  = (!\EXMEMPipe|we_inEXMEM~regout ) # (!\EXMEMPipe|O_outEXMEM [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|O_outEXMEM [3]),
	.datad(\EXMEMPipe|we_inEXMEM~regout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte[3]~1 .lut_mask = 16'h0FFF;
defparam \dmem|ser|sbyte[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cycloneii_lcell_comb \dmem|ser|sbyte[3]~2 (
// Equation(s):
// \dmem|ser|sbyte[3]~2_combout  = (\reset~combout ) # ((\dmem|ser|Equal0~0_combout  & (\EXMEMPipe|O_outEXMEM [2] & !\dmem|ser|sbyte[3]~1_combout )))

	.dataa(\dmem|ser|Equal0~0_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [2]),
	.datac(\reset~combout ),
	.datad(\dmem|ser|sbyte[3]~1_combout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte[3]~2 .lut_mask = 16'hF0F8;
defparam \dmem|ser|sbyte[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N1
cycloneii_lcell_ff \dmem|ser|sbyte[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [0]));

// Location: LCCOMB_X28_Y28_N22
cycloneii_lcell_comb \dmem|ser|sbyte~3 (
// Equation(s):
// \dmem|ser|sbyte~3_combout  = (!\reset~combout  & \EXMEMPipe|o_RT_DataEXMEM [1])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [1]),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~3 .lut_mask = 16'h3300;
defparam \dmem|ser|sbyte~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N23
cycloneii_lcell_ff \dmem|ser|sbyte[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [1]));

// Location: LCCOMB_X28_Y28_N16
cycloneii_lcell_comb \dmem|ser|sbyte~4 (
// Equation(s):
// \dmem|ser|sbyte~4_combout  = (\EXMEMPipe|o_RT_DataEXMEM [2] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [2]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~4 .lut_mask = 16'h00F0;
defparam \dmem|ser|sbyte~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N17
cycloneii_lcell_ff \dmem|ser|sbyte[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [2]));

// Location: LCCOMB_X28_Y28_N10
cycloneii_lcell_comb \dmem|ser|sbyte~5 (
// Equation(s):
// \dmem|ser|sbyte~5_combout  = (\EXMEMPipe|o_RT_DataEXMEM [3] & !\reset~combout )

	.dataa(vcc),
	.datab(\EXMEMPipe|o_RT_DataEXMEM [3]),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~5 .lut_mask = 16'h00CC;
defparam \dmem|ser|sbyte~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N11
cycloneii_lcell_ff \dmem|ser|sbyte[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [3]));

// Location: LCCOMB_X28_Y28_N28
cycloneii_lcell_comb \dmem|ser|sbyte~6 (
// Equation(s):
// \dmem|ser|sbyte~6_combout  = (\EXMEMPipe|o_RT_DataEXMEM [4] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [4]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~6_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~6 .lut_mask = 16'h00F0;
defparam \dmem|ser|sbyte~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N29
cycloneii_lcell_ff \dmem|ser|sbyte[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [4]));

// Location: LCCOMB_X24_Y25_N18
cycloneii_lcell_comb \mux101|output1[5]~140 (
// Equation(s):
// \mux101|output1[5]~140_combout  = (\mux101|output1[5]~67_combout ) # ((\hdnsMEM|hazardReg1~9_combout  & (\EXMEMPipe|O_outEXMEM [5] & \hdnsMEM|hazardReg2~7_combout )))

	.dataa(\mux101|output1[5]~67_combout ),
	.datab(\hdnsMEM|hazardReg1~9_combout ),
	.datac(\EXMEMPipe|O_outEXMEM [5]),
	.datad(\hdnsMEM|hazardReg2~7_combout ),
	.cin(gnd),
	.combout(\mux101|output1[5]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[5]~140 .lut_mask = 16'hEAAA;
defparam \mux101|output1[5]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y25_N19
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux101|output1[5]~140_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [5]));

// Location: LCCOMB_X28_Y28_N18
cycloneii_lcell_comb \dmem|ser|sbyte~7 (
// Equation(s):
// \dmem|ser|sbyte~7_combout  = (!\reset~combout  & \EXMEMPipe|o_RT_DataEXMEM [5])

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(\EXMEMPipe|o_RT_DataEXMEM [5]),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~7_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~7 .lut_mask = 16'h3300;
defparam \dmem|ser|sbyte~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N19
cycloneii_lcell_ff \dmem|ser|sbyte[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [5]));

// Location: LCCOMB_X24_Y25_N20
cycloneii_lcell_comb \mux101|output1[6]~115 (
// Equation(s):
// \mux101|output1[6]~115_combout  = (\mux101|output1[6]~65_combout ) # ((\EXMEMPipe|O_outEXMEM [6] & \hdnsMEM|hazardReg2~6_combout ))

	.dataa(vcc),
	.datab(\EXMEMPipe|O_outEXMEM [6]),
	.datac(\hdnsMEM|hazardReg2~6_combout ),
	.datad(\mux101|output1[6]~65_combout ),
	.cin(gnd),
	.combout(\mux101|output1[6]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mux101|output1[6]~115 .lut_mask = 16'hFFC0;
defparam \mux101|output1[6]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y25_N31
cycloneii_lcell_ff \EXMEMPipe|o_RT_DataEXMEM[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux101|output1[6]~115_combout ),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|o_RT_DataEXMEM [6]));

// Location: LCCOMB_X28_Y28_N8
cycloneii_lcell_comb \dmem|ser|sbyte~8 (
// Equation(s):
// \dmem|ser|sbyte~8_combout  = (\EXMEMPipe|o_RT_DataEXMEM [6] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [6]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~8_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~8 .lut_mask = 16'h00F0;
defparam \dmem|ser|sbyte~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N9
cycloneii_lcell_ff \dmem|ser|sbyte[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [6]));

// Location: LCCOMB_X28_Y28_N6
cycloneii_lcell_comb \dmem|ser|sbyte~9 (
// Equation(s):
// \dmem|ser|sbyte~9_combout  = (\EXMEMPipe|o_RT_DataEXMEM [7] & !\reset~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EXMEMPipe|o_RT_DataEXMEM [7]),
	.datad(\reset~combout ),
	.cin(gnd),
	.combout(\dmem|ser|sbyte~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte~9 .lut_mask = 16'h00F0;
defparam \dmem|ser|sbyte~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y28_N7
cycloneii_lcell_ff \dmem|ser|sbyte[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|ser|sbyte[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|sbyte [7]));

// Location: LCCOMB_X28_Y26_N8
cycloneii_lcell_comb \dmem|ser|sbyte[3]~10 (
// Equation(s):
// \dmem|ser|sbyte[3]~10_combout  = (!\dmem|ser|sbyte[3]~1_combout  & (\EXMEMPipe|O_outEXMEM [2] & (\dmem|Equal2~4_combout  & \EXMEMPipe|O_outEXMEM [31])))

	.dataa(\dmem|ser|sbyte[3]~1_combout ),
	.datab(\EXMEMPipe|O_outEXMEM [2]),
	.datac(\dmem|Equal2~4_combout ),
	.datad(\EXMEMPipe|O_outEXMEM [31]),
	.cin(gnd),
	.combout(\dmem|ser|sbyte[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|ser|sbyte[3]~10 .lut_mask = 16'h4000;
defparam \dmem|ser|sbyte[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y26_N9
cycloneii_lcell_ff \dmem|ser|write_en (
	.clk(\clock~clkctrl_outclk ),
	.datain(\dmem|ser|sbyte[3]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|ser|write_en~regout ));

// Location: LCFF_X20_Y21_N5
cycloneii_lcell_ff \pc|output1[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux5|output1[0]~1_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\hds|stall~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\pc|output1 [0]));

// Location: LCCOMB_X20_Y21_N26
cycloneii_lcell_comb \mux5|output1[0]~0 (
// Equation(s):
// \mux5|output1[0]~0_combout  = (\alu|Branch_out~2_combout  & ((\alu|Mux32~5_combout  & (\IDEXPipe|branchAddressIDEX [0])) # (!\alu|Mux32~5_combout  & ((\pc|output1 [0]))))) # (!\alu|Branch_out~2_combout  & (((\pc|output1 [0]))))

	.dataa(\alu|Branch_out~2_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [0]),
	.datac(\pc|output1 [0]),
	.datad(\alu|Mux32~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[0]~0 .lut_mask = 16'hD8F0;
defparam \mux5|output1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N4
cycloneii_lcell_comb \mux5|output1[0]~1 (
// Equation(s):
// \mux5|output1[0]~1_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[0]~0_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|o_RS_DataIDEX [0] & (\IDEXPipe|jumpRegIDEX~regout )))

	.dataa(\IDEXPipe|o_RS_DataIDEX [0]),
	.datab(\IDEXPipe|jumpRegIDEX~regout ),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[0]~0_combout ),
	.cin(gnd),
	.combout(\mux5|output1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[0]~1 .lut_mask = 16'hF808;
defparam \mux5|output1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N6
cycloneii_lcell_comb \alu|Branch_out~4 (
// Equation(s):
// \alu|Branch_out~4_combout  = (\IDEXPipe|Func_inIDEX [5] & (\IDEXPipe|Func_inIDEX [4] & (\IDEXPipe|Func_inIDEX [3] & \alu|Mux32~5_combout )))

	.dataa(\IDEXPipe|Func_inIDEX [5]),
	.datab(\IDEXPipe|Func_inIDEX [4]),
	.datac(\IDEXPipe|Func_inIDEX [3]),
	.datad(\alu|Mux32~5_combout ),
	.cin(gnd),
	.combout(\alu|Branch_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu|Branch_out~4 .lut_mask = 16'h8000;
defparam \alu|Branch_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N18
cycloneii_lcell_comb \mux5|output1[10]~22 (
// Equation(s):
// \mux5|output1[10]~22_combout  = (\alu|Jump_out~0_combout  & ((\alu|Branch_out~4_combout  & (\IDEXPipe|branchAddressIDEX [10])) # (!\alu|Branch_out~4_combout  & ((\adder|output1[10]~16_combout )))))

	.dataa(\IDEXPipe|branchAddressIDEX [10]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\adder|output1[10]~16_combout ),
	.datad(\alu|Branch_out~4_combout ),
	.cin(gnd),
	.combout(\mux5|output1[10]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[10]~22 .lut_mask = 16'h88C0;
defparam \mux5|output1[10]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N12
cycloneii_lcell_comb \mux5|output1[10]~23 (
// Equation(s):
// \mux5|output1[10]~23_combout  = (\mux5|output1[10]~22_combout ) # ((\IDEXPipe|o_RS_DataIDEX [10] & (\IDEXPipe|jumpRegIDEX~regout  & !\alu|Jump_out~0_combout )))

	.dataa(\IDEXPipe|o_RS_DataIDEX [10]),
	.datab(\IDEXPipe|jumpRegIDEX~regout ),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[10]~22_combout ),
	.cin(gnd),
	.combout(\mux5|output1[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[10]~23 .lut_mask = 16'hFF08;
defparam \mux5|output1[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N21
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[11]~50_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [11]));

// Location: LCCOMB_X25_Y23_N8
cycloneii_lcell_comb \mux5|output1[11]~24 (
// Equation(s):
// \mux5|output1[11]~24_combout  = (\alu|Branch_out~2_combout  & ((\alu|Mux32~5_combout  & (\IDEXPipe|branchAddressIDEX [11])) # (!\alu|Mux32~5_combout  & ((\adder|output1[11]~18_combout ))))) # (!\alu|Branch_out~2_combout  & (((\adder|output1[11]~18_combout 
// ))))

	.dataa(\alu|Branch_out~2_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [11]),
	.datac(\adder|output1[11]~18_combout ),
	.datad(\alu|Mux32~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[11]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[11]~24 .lut_mask = 16'hD8F0;
defparam \mux5|output1[11]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~11 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~11_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\regfile|Register_rtl_0|auto_generated|ram_block1a20 ))) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\mux7|output1[11]~7_combout 
// ))))

	.dataa(\mux7|output1[11]~7_combout ),
	.datab(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\regfile|Register_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~11_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~11 .lut_mask = 16'hE020;
defparam \IDEXPipe|o_RS_DataIDEX~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~12 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~12_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~11_combout ) # ((\IDEXPipe|o_RS_DataIDEX~69_combout  & \regfile|Register_rtl_0_bypass [31]))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datab(\regfile|Register_rtl_0_bypass [31]),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX~11_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~12_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~12 .lut_mask = 16'h0F08;
defparam \IDEXPipe|o_RS_DataIDEX~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N21
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~12_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [11]));

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \mux5|output1[11]~25 (
// Equation(s):
// \mux5|output1[11]~25_combout  = (\alu|Jump_out~0_combout  & (\mux5|output1[11]~24_combout )) # (!\alu|Jump_out~0_combout  & (((\IDEXPipe|o_RS_DataIDEX [11] & \IDEXPipe|jumpRegIDEX~regout ))))

	.dataa(\alu|Jump_out~0_combout ),
	.datab(\mux5|output1[11]~24_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX [11]),
	.datad(\IDEXPipe|jumpRegIDEX~regout ),
	.cin(gnd),
	.combout(\mux5|output1[11]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[11]~25 .lut_mask = 16'hD888;
defparam \mux5|output1[11]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N23
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[12]~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [12]));

// Location: LCCOMB_X20_Y21_N28
cycloneii_lcell_comb \mux5|output1[12]~26 (
// Equation(s):
// \mux5|output1[12]~26_combout  = (\alu|Jump_out~0_combout  & ((\alu|Branch_out~4_combout  & ((\IDEXPipe|branchAddressIDEX [12]))) # (!\alu|Branch_out~4_combout  & (\adder|output1[12]~20_combout ))))

	.dataa(\adder|output1[12]~20_combout ),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\IDEXPipe|branchAddressIDEX [12]),
	.datad(\alu|Branch_out~4_combout ),
	.cin(gnd),
	.combout(\mux5|output1[12]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[12]~26 .lut_mask = 16'hC088;
defparam \mux5|output1[12]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y21_N30
cycloneii_lcell_comb \mux5|output1[12]~27 (
// Equation(s):
// \mux5|output1[12]~27_combout  = (\mux5|output1[12]~26_combout ) # ((\IDEXPipe|o_RS_DataIDEX [12] & (\IDEXPipe|jumpRegIDEX~regout  & !\alu|Jump_out~0_combout )))

	.dataa(\IDEXPipe|o_RS_DataIDEX [12]),
	.datab(\IDEXPipe|jumpRegIDEX~regout ),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[12]~26_combout ),
	.cin(gnd),
	.combout(\mux5|output1[12]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[12]~27 .lut_mask = 16'hFF08;
defparam \mux5|output1[12]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N29
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[15]~58_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [15]));

// Location: LCCOMB_X22_Y26_N26
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~28 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~28_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~27_combout ) # ((\regfile|Register_rtl_0_bypass [27] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\IDEXPipe|o_RS_DataIDEX~27_combout ),
	.datab(\regfile|Register_rtl_0_bypass [27]),
	.datac(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~28_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~28 .lut_mask = 16'h00EA;
defparam \IDEXPipe|o_RS_DataIDEX~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y26_N27
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~28_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [15]));

// Location: LCCOMB_X20_Y20_N0
cycloneii_lcell_comb \mux5|output1[15]~32 (
// Equation(s):
// \mux5|output1[15]~32_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout ) # (\adder|output1[15]~26_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [15] & (!\mux5|output1[18]~5_combout )))

	.dataa(\IDEXPipe|instructionROMOutIDEX [15]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\adder|output1[15]~26_combout ),
	.cin(gnd),
	.combout(\mux5|output1[15]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[15]~32 .lut_mask = 16'hCEC2;
defparam \mux5|output1[15]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N30
cycloneii_lcell_comb \mux5|output1[15]~33 (
// Equation(s):
// \mux5|output1[15]~33_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[15]~32_combout  & (\IDEXPipe|branchAddressIDEX [15])) # (!\mux5|output1[15]~32_combout  & ((\IDEXPipe|o_RS_DataIDEX [15]))))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[15]~32_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [15]),
	.datab(\IDEXPipe|o_RS_DataIDEX [15]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[15]~32_combout ),
	.cin(gnd),
	.combout(\mux5|output1[15]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[15]~33 .lut_mask = 16'hAFC0;
defparam \mux5|output1[15]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N31
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[16]~60_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [16]));

// Location: LCCOMB_X20_Y20_N2
cycloneii_lcell_comb \mux5|output1[16]~34 (
// Equation(s):
// \mux5|output1[16]~34_combout  = (\alu|Jump_out~0_combout  & ((\adder|output1[16]~28_combout ) # ((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & (((!\mux5|output1[18]~5_combout  & \IDEXPipe|instructionROMOutIDEX [15]))))

	.dataa(\adder|output1[16]~28_combout ),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\IDEXPipe|instructionROMOutIDEX [15]),
	.cin(gnd),
	.combout(\mux5|output1[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[16]~34 .lut_mask = 16'hCBC8;
defparam \mux5|output1[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y20_N28
cycloneii_lcell_comb \mux5|output1[16]~35 (
// Equation(s):
// \mux5|output1[16]~35_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[16]~34_combout  & (\IDEXPipe|branchAddressIDEX [16])) # (!\mux5|output1[16]~34_combout  & ((\IDEXPipe|o_RS_DataIDEX [16]))))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[16]~34_combout ))))

	.dataa(\mux5|output1[18]~5_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [16]),
	.datac(\IDEXPipe|o_RS_DataIDEX [16]),
	.datad(\mux5|output1[16]~34_combout ),
	.cin(gnd),
	.combout(\mux5|output1[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[16]~35 .lut_mask = 16'hDDA0;
defparam \mux5|output1[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N11
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[22]~72_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [22]));

// Location: LCCOMB_X19_Y23_N20
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~41 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~41_combout  = (\IDEXPipe|o_RS_DataIDEX[31]~3_combout  & ((\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & (\regfile|Register_rtl_0|auto_generated|ram_block1a9 )) # (!\IDEXPipe|o_RS_DataIDEX[31]~2_combout  & ((\mux7|output1[22]~37_combout 
// )))))

	.dataa(\IDEXPipe|o_RS_DataIDEX[31]~2_combout ),
	.datab(\regfile|Register_rtl_0|auto_generated|ram_block1a9 ),
	.datac(\IDEXPipe|o_RS_DataIDEX[31]~3_combout ),
	.datad(\mux7|output1[22]~37_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~41_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~41 .lut_mask = 16'hD080;
defparam \IDEXPipe|o_RS_DataIDEX~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y23_N26
cycloneii_lcell_comb \IDEXPipe|o_RS_DataIDEX~42 (
// Equation(s):
// \IDEXPipe|o_RS_DataIDEX~42_combout  = (!\IDEXPipe|o_RS_DataIDEX[31]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX~41_combout ) # ((\regfile|Register_rtl_0_bypass [20] & \IDEXPipe|o_RS_DataIDEX~69_combout ))))

	.dataa(\regfile|Register_rtl_0_bypass [20]),
	.datab(\IDEXPipe|o_RS_DataIDEX~69_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX~41_combout ),
	.datad(\IDEXPipe|o_RS_DataIDEX[31]~5_combout ),
	.cin(gnd),
	.combout(\IDEXPipe|o_RS_DataIDEX~42_combout ),
	.cout());
// synopsys translate_off
defparam \IDEXPipe|o_RS_DataIDEX~42 .lut_mask = 16'h00F8;
defparam \IDEXPipe|o_RS_DataIDEX~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y23_N27
cycloneii_lcell_ff \IDEXPipe|o_RS_DataIDEX[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|o_RS_DataIDEX~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|o_RS_DataIDEX [22]));

// Location: LCCOMB_X21_Y22_N20
cycloneii_lcell_comb \mux5|output1[22]~46 (
// Equation(s):
// \mux5|output1[22]~46_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout  & ((\IDEXPipe|o_RS_DataIDEX [22]))) # (!\mux5|output1[18]~5_combout  & 
// (\IDEXPipe|instructionROMOutIDEX [20]))))

	.dataa(\IDEXPipe|instructionROMOutIDEX [20]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\IDEXPipe|o_RS_DataIDEX [22]),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[22]~46 .lut_mask = 16'hFC22;
defparam \mux5|output1[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N4
cycloneii_lcell_comb \mux5|output1[22]~47 (
// Equation(s):
// \mux5|output1[22]~47_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[22]~46_combout  & ((\IDEXPipe|branchAddressIDEX [22]))) # (!\mux5|output1[22]~46_combout  & (\adder|output1[22]~40_combout )))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[22]~46_combout ))))

	.dataa(\adder|output1[22]~40_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [22]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[22]~46_combout ),
	.cin(gnd),
	.combout(\mux5|output1[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[22]~47 .lut_mask = 16'hCFA0;
defparam \mux5|output1[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N15
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[24]~76_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [24]));

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \mux5|output1[24]~50 (
// Equation(s):
// \mux5|output1[24]~50_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout )))) # (!\alu|Jump_out~0_combout  & ((\mux5|output1[18]~5_combout  & (\IDEXPipe|o_RS_DataIDEX [24])) # (!\mux5|output1[18]~5_combout  & 
// ((\IDEXPipe|instructionROMOutIDEX [22])))))

	.dataa(\IDEXPipe|o_RS_DataIDEX [24]),
	.datab(\IDEXPipe|instructionROMOutIDEX [22]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[18]~5_combout ),
	.cin(gnd),
	.combout(\mux5|output1[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[24]~50 .lut_mask = 16'hFA0C;
defparam \mux5|output1[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \mux5|output1[24]~51 (
// Equation(s):
// \mux5|output1[24]~51_combout  = (\alu|Jump_out~0_combout  & ((\mux5|output1[24]~50_combout  & ((\IDEXPipe|branchAddressIDEX [24]))) # (!\mux5|output1[24]~50_combout  & (\adder|output1[24]~44_combout )))) # (!\alu|Jump_out~0_combout  & 
// (((\mux5|output1[24]~50_combout ))))

	.dataa(\adder|output1[24]~44_combout ),
	.datab(\IDEXPipe|branchAddressIDEX [24]),
	.datac(\alu|Jump_out~0_combout ),
	.datad(\mux5|output1[24]~50_combout ),
	.cin(gnd),
	.combout(\mux5|output1[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[24]~51 .lut_mask = 16'hCFA0;
defparam \mux5|output1[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N21
cycloneii_lcell_ff \IDEXPipe|branchAddressIDEX[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\IDEXPipe|branchAddressIDEX[27]~82_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(\IDEXPipe|pcPlus4IDEX~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IDEXPipe|branchAddressIDEX [27]));

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \mux5|output1[27]~56 (
// Equation(s):
// \mux5|output1[27]~56_combout  = (\alu|Jump_out~0_combout  & (((\mux5|output1[18]~5_combout ) # (\adder|output1[27]~50_combout )))) # (!\alu|Jump_out~0_combout  & (\IDEXPipe|instructionROMOutIDEX [25] & (!\mux5|output1[18]~5_combout )))

	.dataa(\IDEXPipe|instructionROMOutIDEX [25]),
	.datab(\alu|Jump_out~0_combout ),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\adder|output1[27]~50_combout ),
	.cin(gnd),
	.combout(\mux5|output1[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[27]~56 .lut_mask = 16'hCEC2;
defparam \mux5|output1[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \mux5|output1[27]~57 (
// Equation(s):
// \mux5|output1[27]~57_combout  = (\mux5|output1[18]~5_combout  & ((\mux5|output1[27]~56_combout  & (\IDEXPipe|branchAddressIDEX [27])) # (!\mux5|output1[27]~56_combout  & ((\IDEXPipe|o_RS_DataIDEX [27]))))) # (!\mux5|output1[18]~5_combout  & 
// (((\mux5|output1[27]~56_combout ))))

	.dataa(\IDEXPipe|branchAddressIDEX [27]),
	.datab(\IDEXPipe|o_RS_DataIDEX [27]),
	.datac(\mux5|output1[18]~5_combout ),
	.datad(\mux5|output1[27]~56_combout ),
	.cin(gnd),
	.combout(\mux5|output1[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mux5|output1[27]~57 .lut_mask = 16'hAFC0;
defparam \mux5|output1[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y20_N0
cycloneii_lcell_comb \clockcounter|counter[0]~93 (
// Equation(s):
// \clockcounter|counter[0]~93_combout  = !\clockcounter|counter [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\clockcounter|counter [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\clockcounter|counter[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \clockcounter|counter[0]~93 .lut_mask = 16'h0F0F;
defparam \clockcounter|counter[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y20_N1
cycloneii_lcell_ff \clockcounter|counter[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[0]~93_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [0]));

// Location: LCCOMB_X64_Y20_N2
cycloneii_lcell_comb \clockcounter|counter[1]~31 (
// Equation(s):
// \clockcounter|counter[1]~31_combout  = (\clockcounter|counter [0] & (\clockcounter|counter [1] $ (VCC))) # (!\clockcounter|counter [0] & (\clockcounter|counter [1] & VCC))
// \clockcounter|counter[1]~32  = CARRY((\clockcounter|counter [0] & \clockcounter|counter [1]))

	.dataa(\clockcounter|counter [0]),
	.datab(\clockcounter|counter [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clockcounter|counter[1]~31_combout ),
	.cout(\clockcounter|counter[1]~32 ));
// synopsys translate_off
defparam \clockcounter|counter[1]~31 .lut_mask = 16'h6688;
defparam \clockcounter|counter[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y20_N3
cycloneii_lcell_ff \clockcounter|counter[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[1]~31_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [1]));

// Location: LCCOMB_X64_Y20_N4
cycloneii_lcell_comb \clockcounter|counter[2]~33 (
// Equation(s):
// \clockcounter|counter[2]~33_combout  = (\clockcounter|counter [2] & (!\clockcounter|counter[1]~32 )) # (!\clockcounter|counter [2] & ((\clockcounter|counter[1]~32 ) # (GND)))
// \clockcounter|counter[2]~34  = CARRY((!\clockcounter|counter[1]~32 ) # (!\clockcounter|counter [2]))

	.dataa(vcc),
	.datab(\clockcounter|counter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[1]~32 ),
	.combout(\clockcounter|counter[2]~33_combout ),
	.cout(\clockcounter|counter[2]~34 ));
// synopsys translate_off
defparam \clockcounter|counter[2]~33 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N5
cycloneii_lcell_ff \clockcounter|counter[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[2]~33_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [2]));

// Location: LCCOMB_X64_Y20_N6
cycloneii_lcell_comb \clockcounter|counter[3]~35 (
// Equation(s):
// \clockcounter|counter[3]~35_combout  = (\clockcounter|counter [3] & (\clockcounter|counter[2]~34  $ (GND))) # (!\clockcounter|counter [3] & (!\clockcounter|counter[2]~34  & VCC))
// \clockcounter|counter[3]~36  = CARRY((\clockcounter|counter [3] & !\clockcounter|counter[2]~34 ))

	.dataa(\clockcounter|counter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[2]~34 ),
	.combout(\clockcounter|counter[3]~35_combout ),
	.cout(\clockcounter|counter[3]~36 ));
// synopsys translate_off
defparam \clockcounter|counter[3]~35 .lut_mask = 16'hA50A;
defparam \clockcounter|counter[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N7
cycloneii_lcell_ff \clockcounter|counter[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[3]~35_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [3]));

// Location: LCCOMB_X64_Y20_N8
cycloneii_lcell_comb \clockcounter|counter[4]~37 (
// Equation(s):
// \clockcounter|counter[4]~37_combout  = (\clockcounter|counter [4] & (!\clockcounter|counter[3]~36 )) # (!\clockcounter|counter [4] & ((\clockcounter|counter[3]~36 ) # (GND)))
// \clockcounter|counter[4]~38  = CARRY((!\clockcounter|counter[3]~36 ) # (!\clockcounter|counter [4]))

	.dataa(vcc),
	.datab(\clockcounter|counter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[3]~36 ),
	.combout(\clockcounter|counter[4]~37_combout ),
	.cout(\clockcounter|counter[4]~38 ));
// synopsys translate_off
defparam \clockcounter|counter[4]~37 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N9
cycloneii_lcell_ff \clockcounter|counter[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[4]~37_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [4]));

// Location: LCCOMB_X64_Y20_N10
cycloneii_lcell_comb \clockcounter|counter[5]~39 (
// Equation(s):
// \clockcounter|counter[5]~39_combout  = (\clockcounter|counter [5] & (\clockcounter|counter[4]~38  $ (GND))) # (!\clockcounter|counter [5] & (!\clockcounter|counter[4]~38  & VCC))
// \clockcounter|counter[5]~40  = CARRY((\clockcounter|counter [5] & !\clockcounter|counter[4]~38 ))

	.dataa(\clockcounter|counter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[4]~38 ),
	.combout(\clockcounter|counter[5]~39_combout ),
	.cout(\clockcounter|counter[5]~40 ));
// synopsys translate_off
defparam \clockcounter|counter[5]~39 .lut_mask = 16'hA50A;
defparam \clockcounter|counter[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N11
cycloneii_lcell_ff \clockcounter|counter[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[5]~39_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [5]));

// Location: LCCOMB_X64_Y20_N12
cycloneii_lcell_comb \clockcounter|counter[6]~41 (
// Equation(s):
// \clockcounter|counter[6]~41_combout  = (\clockcounter|counter [6] & (!\clockcounter|counter[5]~40 )) # (!\clockcounter|counter [6] & ((\clockcounter|counter[5]~40 ) # (GND)))
// \clockcounter|counter[6]~42  = CARRY((!\clockcounter|counter[5]~40 ) # (!\clockcounter|counter [6]))

	.dataa(vcc),
	.datab(\clockcounter|counter [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[5]~40 ),
	.combout(\clockcounter|counter[6]~41_combout ),
	.cout(\clockcounter|counter[6]~42 ));
// synopsys translate_off
defparam \clockcounter|counter[6]~41 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N13
cycloneii_lcell_ff \clockcounter|counter[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[6]~41_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [6]));

// Location: LCCOMB_X64_Y20_N14
cycloneii_lcell_comb \clockcounter|counter[7]~43 (
// Equation(s):
// \clockcounter|counter[7]~43_combout  = (\clockcounter|counter [7] & (\clockcounter|counter[6]~42  $ (GND))) # (!\clockcounter|counter [7] & (!\clockcounter|counter[6]~42  & VCC))
// \clockcounter|counter[7]~44  = CARRY((\clockcounter|counter [7] & !\clockcounter|counter[6]~42 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[6]~42 ),
	.combout(\clockcounter|counter[7]~43_combout ),
	.cout(\clockcounter|counter[7]~44 ));
// synopsys translate_off
defparam \clockcounter|counter[7]~43 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N15
cycloneii_lcell_ff \clockcounter|counter[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[7]~43_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [7]));

// Location: LCCOMB_X64_Y20_N16
cycloneii_lcell_comb \clockcounter|counter[8]~45 (
// Equation(s):
// \clockcounter|counter[8]~45_combout  = (\clockcounter|counter [8] & (!\clockcounter|counter[7]~44 )) # (!\clockcounter|counter [8] & ((\clockcounter|counter[7]~44 ) # (GND)))
// \clockcounter|counter[8]~46  = CARRY((!\clockcounter|counter[7]~44 ) # (!\clockcounter|counter [8]))

	.dataa(vcc),
	.datab(\clockcounter|counter [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[7]~44 ),
	.combout(\clockcounter|counter[8]~45_combout ),
	.cout(\clockcounter|counter[8]~46 ));
// synopsys translate_off
defparam \clockcounter|counter[8]~45 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N17
cycloneii_lcell_ff \clockcounter|counter[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[8]~45_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [8]));

// Location: LCCOMB_X64_Y20_N18
cycloneii_lcell_comb \clockcounter|counter[9]~47 (
// Equation(s):
// \clockcounter|counter[9]~47_combout  = (\clockcounter|counter [9] & (\clockcounter|counter[8]~46  $ (GND))) # (!\clockcounter|counter [9] & (!\clockcounter|counter[8]~46  & VCC))
// \clockcounter|counter[9]~48  = CARRY((\clockcounter|counter [9] & !\clockcounter|counter[8]~46 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[8]~46 ),
	.combout(\clockcounter|counter[9]~47_combout ),
	.cout(\clockcounter|counter[9]~48 ));
// synopsys translate_off
defparam \clockcounter|counter[9]~47 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N19
cycloneii_lcell_ff \clockcounter|counter[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[9]~47_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [9]));

// Location: LCCOMB_X64_Y20_N20
cycloneii_lcell_comb \clockcounter|counter[10]~49 (
// Equation(s):
// \clockcounter|counter[10]~49_combout  = (\clockcounter|counter [10] & (!\clockcounter|counter[9]~48 )) # (!\clockcounter|counter [10] & ((\clockcounter|counter[9]~48 ) # (GND)))
// \clockcounter|counter[10]~50  = CARRY((!\clockcounter|counter[9]~48 ) # (!\clockcounter|counter [10]))

	.dataa(vcc),
	.datab(\clockcounter|counter [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[9]~48 ),
	.combout(\clockcounter|counter[10]~49_combout ),
	.cout(\clockcounter|counter[10]~50 ));
// synopsys translate_off
defparam \clockcounter|counter[10]~49 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N21
cycloneii_lcell_ff \clockcounter|counter[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[10]~49_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [10]));

// Location: LCCOMB_X64_Y20_N22
cycloneii_lcell_comb \clockcounter|counter[11]~51 (
// Equation(s):
// \clockcounter|counter[11]~51_combout  = (\clockcounter|counter [11] & (\clockcounter|counter[10]~50  $ (GND))) # (!\clockcounter|counter [11] & (!\clockcounter|counter[10]~50  & VCC))
// \clockcounter|counter[11]~52  = CARRY((\clockcounter|counter [11] & !\clockcounter|counter[10]~50 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[10]~50 ),
	.combout(\clockcounter|counter[11]~51_combout ),
	.cout(\clockcounter|counter[11]~52 ));
// synopsys translate_off
defparam \clockcounter|counter[11]~51 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N23
cycloneii_lcell_ff \clockcounter|counter[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[11]~51_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [11]));

// Location: LCCOMB_X64_Y20_N24
cycloneii_lcell_comb \clockcounter|counter[12]~53 (
// Equation(s):
// \clockcounter|counter[12]~53_combout  = (\clockcounter|counter [12] & (!\clockcounter|counter[11]~52 )) # (!\clockcounter|counter [12] & ((\clockcounter|counter[11]~52 ) # (GND)))
// \clockcounter|counter[12]~54  = CARRY((!\clockcounter|counter[11]~52 ) # (!\clockcounter|counter [12]))

	.dataa(vcc),
	.datab(\clockcounter|counter [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[11]~52 ),
	.combout(\clockcounter|counter[12]~53_combout ),
	.cout(\clockcounter|counter[12]~54 ));
// synopsys translate_off
defparam \clockcounter|counter[12]~53 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N25
cycloneii_lcell_ff \clockcounter|counter[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[12]~53_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [12]));

// Location: LCCOMB_X64_Y20_N26
cycloneii_lcell_comb \clockcounter|counter[13]~55 (
// Equation(s):
// \clockcounter|counter[13]~55_combout  = (\clockcounter|counter [13] & (\clockcounter|counter[12]~54  $ (GND))) # (!\clockcounter|counter [13] & (!\clockcounter|counter[12]~54  & VCC))
// \clockcounter|counter[13]~56  = CARRY((\clockcounter|counter [13] & !\clockcounter|counter[12]~54 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[12]~54 ),
	.combout(\clockcounter|counter[13]~55_combout ),
	.cout(\clockcounter|counter[13]~56 ));
// synopsys translate_off
defparam \clockcounter|counter[13]~55 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N27
cycloneii_lcell_ff \clockcounter|counter[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[13]~55_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [13]));

// Location: LCCOMB_X64_Y20_N28
cycloneii_lcell_comb \clockcounter|counter[14]~57 (
// Equation(s):
// \clockcounter|counter[14]~57_combout  = (\clockcounter|counter [14] & (!\clockcounter|counter[13]~56 )) # (!\clockcounter|counter [14] & ((\clockcounter|counter[13]~56 ) # (GND)))
// \clockcounter|counter[14]~58  = CARRY((!\clockcounter|counter[13]~56 ) # (!\clockcounter|counter [14]))

	.dataa(vcc),
	.datab(\clockcounter|counter [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[13]~56 ),
	.combout(\clockcounter|counter[14]~57_combout ),
	.cout(\clockcounter|counter[14]~58 ));
// synopsys translate_off
defparam \clockcounter|counter[14]~57 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N29
cycloneii_lcell_ff \clockcounter|counter[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[14]~57_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [14]));

// Location: LCCOMB_X64_Y20_N30
cycloneii_lcell_comb \clockcounter|counter[15]~59 (
// Equation(s):
// \clockcounter|counter[15]~59_combout  = (\clockcounter|counter [15] & (\clockcounter|counter[14]~58  $ (GND))) # (!\clockcounter|counter [15] & (!\clockcounter|counter[14]~58  & VCC))
// \clockcounter|counter[15]~60  = CARRY((\clockcounter|counter [15] & !\clockcounter|counter[14]~58 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[14]~58 ),
	.combout(\clockcounter|counter[15]~59_combout ),
	.cout(\clockcounter|counter[15]~60 ));
// synopsys translate_off
defparam \clockcounter|counter[15]~59 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y20_N31
cycloneii_lcell_ff \clockcounter|counter[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[15]~59_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [15]));

// Location: LCCOMB_X64_Y19_N0
cycloneii_lcell_comb \clockcounter|counter[16]~61 (
// Equation(s):
// \clockcounter|counter[16]~61_combout  = (\clockcounter|counter [16] & (!\clockcounter|counter[15]~60 )) # (!\clockcounter|counter [16] & ((\clockcounter|counter[15]~60 ) # (GND)))
// \clockcounter|counter[16]~62  = CARRY((!\clockcounter|counter[15]~60 ) # (!\clockcounter|counter [16]))

	.dataa(vcc),
	.datab(\clockcounter|counter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[15]~60 ),
	.combout(\clockcounter|counter[16]~61_combout ),
	.cout(\clockcounter|counter[16]~62 ));
// synopsys translate_off
defparam \clockcounter|counter[16]~61 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N1
cycloneii_lcell_ff \clockcounter|counter[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[16]~61_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [16]));

// Location: LCCOMB_X64_Y19_N2
cycloneii_lcell_comb \clockcounter|counter[17]~63 (
// Equation(s):
// \clockcounter|counter[17]~63_combout  = (\clockcounter|counter [17] & (\clockcounter|counter[16]~62  $ (GND))) # (!\clockcounter|counter [17] & (!\clockcounter|counter[16]~62  & VCC))
// \clockcounter|counter[17]~64  = CARRY((\clockcounter|counter [17] & !\clockcounter|counter[16]~62 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[16]~62 ),
	.combout(\clockcounter|counter[17]~63_combout ),
	.cout(\clockcounter|counter[17]~64 ));
// synopsys translate_off
defparam \clockcounter|counter[17]~63 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N3
cycloneii_lcell_ff \clockcounter|counter[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[17]~63_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [17]));

// Location: LCCOMB_X64_Y19_N4
cycloneii_lcell_comb \clockcounter|counter[18]~65 (
// Equation(s):
// \clockcounter|counter[18]~65_combout  = (\clockcounter|counter [18] & (!\clockcounter|counter[17]~64 )) # (!\clockcounter|counter [18] & ((\clockcounter|counter[17]~64 ) # (GND)))
// \clockcounter|counter[18]~66  = CARRY((!\clockcounter|counter[17]~64 ) # (!\clockcounter|counter [18]))

	.dataa(vcc),
	.datab(\clockcounter|counter [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[17]~64 ),
	.combout(\clockcounter|counter[18]~65_combout ),
	.cout(\clockcounter|counter[18]~66 ));
// synopsys translate_off
defparam \clockcounter|counter[18]~65 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N5
cycloneii_lcell_ff \clockcounter|counter[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[18]~65_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [18]));

// Location: LCCOMB_X64_Y19_N6
cycloneii_lcell_comb \clockcounter|counter[19]~67 (
// Equation(s):
// \clockcounter|counter[19]~67_combout  = (\clockcounter|counter [19] & (\clockcounter|counter[18]~66  $ (GND))) # (!\clockcounter|counter [19] & (!\clockcounter|counter[18]~66  & VCC))
// \clockcounter|counter[19]~68  = CARRY((\clockcounter|counter [19] & !\clockcounter|counter[18]~66 ))

	.dataa(\clockcounter|counter [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[18]~66 ),
	.combout(\clockcounter|counter[19]~67_combout ),
	.cout(\clockcounter|counter[19]~68 ));
// synopsys translate_off
defparam \clockcounter|counter[19]~67 .lut_mask = 16'hA50A;
defparam \clockcounter|counter[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N7
cycloneii_lcell_ff \clockcounter|counter[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[19]~67_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [19]));

// Location: LCCOMB_X64_Y19_N8
cycloneii_lcell_comb \clockcounter|counter[20]~69 (
// Equation(s):
// \clockcounter|counter[20]~69_combout  = (\clockcounter|counter [20] & (!\clockcounter|counter[19]~68 )) # (!\clockcounter|counter [20] & ((\clockcounter|counter[19]~68 ) # (GND)))
// \clockcounter|counter[20]~70  = CARRY((!\clockcounter|counter[19]~68 ) # (!\clockcounter|counter [20]))

	.dataa(vcc),
	.datab(\clockcounter|counter [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[19]~68 ),
	.combout(\clockcounter|counter[20]~69_combout ),
	.cout(\clockcounter|counter[20]~70 ));
// synopsys translate_off
defparam \clockcounter|counter[20]~69 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N9
cycloneii_lcell_ff \clockcounter|counter[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[20]~69_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [20]));

// Location: LCCOMB_X64_Y19_N10
cycloneii_lcell_comb \clockcounter|counter[21]~71 (
// Equation(s):
// \clockcounter|counter[21]~71_combout  = (\clockcounter|counter [21] & (\clockcounter|counter[20]~70  $ (GND))) # (!\clockcounter|counter [21] & (!\clockcounter|counter[20]~70  & VCC))
// \clockcounter|counter[21]~72  = CARRY((\clockcounter|counter [21] & !\clockcounter|counter[20]~70 ))

	.dataa(\clockcounter|counter [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[20]~70 ),
	.combout(\clockcounter|counter[21]~71_combout ),
	.cout(\clockcounter|counter[21]~72 ));
// synopsys translate_off
defparam \clockcounter|counter[21]~71 .lut_mask = 16'hA50A;
defparam \clockcounter|counter[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N11
cycloneii_lcell_ff \clockcounter|counter[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[21]~71_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [21]));

// Location: LCCOMB_X64_Y19_N12
cycloneii_lcell_comb \clockcounter|counter[22]~73 (
// Equation(s):
// \clockcounter|counter[22]~73_combout  = (\clockcounter|counter [22] & (!\clockcounter|counter[21]~72 )) # (!\clockcounter|counter [22] & ((\clockcounter|counter[21]~72 ) # (GND)))
// \clockcounter|counter[22]~74  = CARRY((!\clockcounter|counter[21]~72 ) # (!\clockcounter|counter [22]))

	.dataa(\clockcounter|counter [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[21]~72 ),
	.combout(\clockcounter|counter[22]~73_combout ),
	.cout(\clockcounter|counter[22]~74 ));
// synopsys translate_off
defparam \clockcounter|counter[22]~73 .lut_mask = 16'h5A5F;
defparam \clockcounter|counter[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N13
cycloneii_lcell_ff \clockcounter|counter[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[22]~73_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [22]));

// Location: LCCOMB_X64_Y19_N14
cycloneii_lcell_comb \clockcounter|counter[23]~75 (
// Equation(s):
// \clockcounter|counter[23]~75_combout  = (\clockcounter|counter [23] & (\clockcounter|counter[22]~74  $ (GND))) # (!\clockcounter|counter [23] & (!\clockcounter|counter[22]~74  & VCC))
// \clockcounter|counter[23]~76  = CARRY((\clockcounter|counter [23] & !\clockcounter|counter[22]~74 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[22]~74 ),
	.combout(\clockcounter|counter[23]~75_combout ),
	.cout(\clockcounter|counter[23]~76 ));
// synopsys translate_off
defparam \clockcounter|counter[23]~75 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N15
cycloneii_lcell_ff \clockcounter|counter[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[23]~75_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [23]));

// Location: LCCOMB_X64_Y19_N16
cycloneii_lcell_comb \clockcounter|counter[24]~77 (
// Equation(s):
// \clockcounter|counter[24]~77_combout  = (\clockcounter|counter [24] & (!\clockcounter|counter[23]~76 )) # (!\clockcounter|counter [24] & ((\clockcounter|counter[23]~76 ) # (GND)))
// \clockcounter|counter[24]~78  = CARRY((!\clockcounter|counter[23]~76 ) # (!\clockcounter|counter [24]))

	.dataa(\clockcounter|counter [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[23]~76 ),
	.combout(\clockcounter|counter[24]~77_combout ),
	.cout(\clockcounter|counter[24]~78 ));
// synopsys translate_off
defparam \clockcounter|counter[24]~77 .lut_mask = 16'h5A5F;
defparam \clockcounter|counter[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N17
cycloneii_lcell_ff \clockcounter|counter[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[24]~77_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [24]));

// Location: LCCOMB_X64_Y19_N18
cycloneii_lcell_comb \clockcounter|counter[25]~79 (
// Equation(s):
// \clockcounter|counter[25]~79_combout  = (\clockcounter|counter [25] & (\clockcounter|counter[24]~78  $ (GND))) # (!\clockcounter|counter [25] & (!\clockcounter|counter[24]~78  & VCC))
// \clockcounter|counter[25]~80  = CARRY((\clockcounter|counter [25] & !\clockcounter|counter[24]~78 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[24]~78 ),
	.combout(\clockcounter|counter[25]~79_combout ),
	.cout(\clockcounter|counter[25]~80 ));
// synopsys translate_off
defparam \clockcounter|counter[25]~79 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N19
cycloneii_lcell_ff \clockcounter|counter[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[25]~79_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [25]));

// Location: LCCOMB_X64_Y19_N20
cycloneii_lcell_comb \clockcounter|counter[26]~81 (
// Equation(s):
// \clockcounter|counter[26]~81_combout  = (\clockcounter|counter [26] & (!\clockcounter|counter[25]~80 )) # (!\clockcounter|counter [26] & ((\clockcounter|counter[25]~80 ) # (GND)))
// \clockcounter|counter[26]~82  = CARRY((!\clockcounter|counter[25]~80 ) # (!\clockcounter|counter [26]))

	.dataa(\clockcounter|counter [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[25]~80 ),
	.combout(\clockcounter|counter[26]~81_combout ),
	.cout(\clockcounter|counter[26]~82 ));
// synopsys translate_off
defparam \clockcounter|counter[26]~81 .lut_mask = 16'h5A5F;
defparam \clockcounter|counter[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N21
cycloneii_lcell_ff \clockcounter|counter[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[26]~81_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [26]));

// Location: LCCOMB_X64_Y19_N22
cycloneii_lcell_comb \clockcounter|counter[27]~83 (
// Equation(s):
// \clockcounter|counter[27]~83_combout  = (\clockcounter|counter [27] & (\clockcounter|counter[26]~82  $ (GND))) # (!\clockcounter|counter [27] & (!\clockcounter|counter[26]~82  & VCC))
// \clockcounter|counter[27]~84  = CARRY((\clockcounter|counter [27] & !\clockcounter|counter[26]~82 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[26]~82 ),
	.combout(\clockcounter|counter[27]~83_combout ),
	.cout(\clockcounter|counter[27]~84 ));
// synopsys translate_off
defparam \clockcounter|counter[27]~83 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N23
cycloneii_lcell_ff \clockcounter|counter[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[27]~83_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [27]));

// Location: LCCOMB_X64_Y19_N24
cycloneii_lcell_comb \clockcounter|counter[28]~85 (
// Equation(s):
// \clockcounter|counter[28]~85_combout  = (\clockcounter|counter [28] & (!\clockcounter|counter[27]~84 )) # (!\clockcounter|counter [28] & ((\clockcounter|counter[27]~84 ) # (GND)))
// \clockcounter|counter[28]~86  = CARRY((!\clockcounter|counter[27]~84 ) # (!\clockcounter|counter [28]))

	.dataa(\clockcounter|counter [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[27]~84 ),
	.combout(\clockcounter|counter[28]~85_combout ),
	.cout(\clockcounter|counter[28]~86 ));
// synopsys translate_off
defparam \clockcounter|counter[28]~85 .lut_mask = 16'h5A5F;
defparam \clockcounter|counter[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N25
cycloneii_lcell_ff \clockcounter|counter[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[28]~85_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [28]));

// Location: LCCOMB_X64_Y19_N26
cycloneii_lcell_comb \clockcounter|counter[29]~87 (
// Equation(s):
// \clockcounter|counter[29]~87_combout  = (\clockcounter|counter [29] & (\clockcounter|counter[28]~86  $ (GND))) # (!\clockcounter|counter [29] & (!\clockcounter|counter[28]~86  & VCC))
// \clockcounter|counter[29]~88  = CARRY((\clockcounter|counter [29] & !\clockcounter|counter[28]~86 ))

	.dataa(vcc),
	.datab(\clockcounter|counter [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[28]~86 ),
	.combout(\clockcounter|counter[29]~87_combout ),
	.cout(\clockcounter|counter[29]~88 ));
// synopsys translate_off
defparam \clockcounter|counter[29]~87 .lut_mask = 16'hC30C;
defparam \clockcounter|counter[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N27
cycloneii_lcell_ff \clockcounter|counter[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[29]~87_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [29]));

// Location: LCCOMB_X64_Y19_N28
cycloneii_lcell_comb \clockcounter|counter[30]~89 (
// Equation(s):
// \clockcounter|counter[30]~89_combout  = (\clockcounter|counter [30] & (!\clockcounter|counter[29]~88 )) # (!\clockcounter|counter [30] & ((\clockcounter|counter[29]~88 ) # (GND)))
// \clockcounter|counter[30]~90  = CARRY((!\clockcounter|counter[29]~88 ) # (!\clockcounter|counter [30]))

	.dataa(vcc),
	.datab(\clockcounter|counter [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockcounter|counter[29]~88 ),
	.combout(\clockcounter|counter[30]~89_combout ),
	.cout(\clockcounter|counter[30]~90 ));
// synopsys translate_off
defparam \clockcounter|counter[30]~89 .lut_mask = 16'h3C3F;
defparam \clockcounter|counter[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N29
cycloneii_lcell_ff \clockcounter|counter[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[30]~89_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [30]));

// Location: LCCOMB_X64_Y19_N30
cycloneii_lcell_comb \clockcounter|counter[31]~91 (
// Equation(s):
// \clockcounter|counter[31]~91_combout  = \clockcounter|counter[30]~90  $ (!\clockcounter|counter [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\clockcounter|counter [31]),
	.cin(\clockcounter|counter[30]~90 ),
	.combout(\clockcounter|counter[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \clockcounter|counter[31]~91 .lut_mask = 16'hF00F;
defparam \clockcounter|counter[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y19_N31
cycloneii_lcell_ff \clockcounter|counter[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\clockcounter|counter[31]~91_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clockcounter|counter [31]));

// Location: LCFF_X24_Y23_N25
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [20]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [20]));

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \instructioncounter2|Equal0~5 (
// Equation(s):
// \instructioncounter2|Equal0~5_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [18] & (!\MEMWBPipe|instructionROMOutMEMWB [19] & (!\MEMWBPipe|instructionROMOutMEMWB [20] & !\MEMWBPipe|instructionROMOutMEMWB [17])))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [18]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [19]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [20]),
	.datad(\MEMWBPipe|instructionROMOutMEMWB [17]),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~5 .lut_mask = 16'h0001;
defparam \instructioncounter2|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \instructioncounter2|Equal0~2 (
// Equation(s):
// \instructioncounter2|Equal0~2_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [0] & (!\MEMWBPipe|instructionROMOutMEMWB [1] & \instructioncounter2|Equal0~0_combout ))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [0]),
	.datab(vcc),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [1]),
	.datad(\instructioncounter2|Equal0~0_combout ),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~2 .lut_mask = 16'h0500;
defparam \instructioncounter2|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y24_N7
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [3]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [3]));

// Location: LCCOMB_X17_Y24_N0
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[3]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[3]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [3]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[3]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y24_N1
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [3]));

// Location: LCFF_X17_Y24_N23
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [7]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [7]));

// Location: LCCOMB_X17_Y24_N4
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[7]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[7]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [7]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[7]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y24_N5
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [7]));

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \instructioncounter2|Equal0~6 (
// Equation(s):
// \instructioncounter2|Equal0~6_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [11] & (!\MEMWBPipe|instructionROMOutMEMWB [16] & (!\MEMWBPipe|instructionROMOutMEMWB [15] & !\MEMWBPipe|instructionROMOutMEMWB [12])))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [11]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [16]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [15]),
	.datad(\MEMWBPipe|instructionROMOutMEMWB [12]),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~6 .lut_mask = 16'h0001;
defparam \instructioncounter2|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y24_N12
cycloneii_lcell_comb \instructioncounter2|Equal0~7 (
// Equation(s):
// \instructioncounter2|Equal0~7_combout  = (!\MEMWBPipe|instructionROMOutMEMWB [6] & (!\MEMWBPipe|instructionROMOutMEMWB [3] & (!\MEMWBPipe|instructionROMOutMEMWB [7] & \instructioncounter2|Equal0~6_combout )))

	.dataa(\MEMWBPipe|instructionROMOutMEMWB [6]),
	.datab(\MEMWBPipe|instructionROMOutMEMWB [3]),
	.datac(\MEMWBPipe|instructionROMOutMEMWB [7]),
	.datad(\instructioncounter2|Equal0~6_combout ),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~7 .lut_mask = 16'h0100;
defparam \instructioncounter2|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \instructioncounter2|Equal0~8 (
// Equation(s):
// \instructioncounter2|Equal0~8_combout  = (((!\instructioncounter2|Equal0~7_combout ) # (!\instructioncounter2|Equal0~2_combout )) # (!\instructioncounter2|Equal0~5_combout )) # (!\instructioncounter2|Equal0~4_combout )

	.dataa(\instructioncounter2|Equal0~4_combout ),
	.datab(\instructioncounter2|Equal0~5_combout ),
	.datac(\instructioncounter2|Equal0~2_combout ),
	.datad(\instructioncounter2|Equal0~7_combout ),
	.cin(gnd),
	.combout(\instructioncounter2|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|Equal0~8 .lut_mask = 16'h7FFF;
defparam \instructioncounter2|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y4_N0
cycloneii_lcell_comb \instructioncounter2|instructioncounter[0]~31 (
// Equation(s):
// \instructioncounter2|instructioncounter[0]~31_combout  = \instructioncounter2|instructioncounter [0] $ (\instructioncounter2|Equal0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\instructioncounter2|instructioncounter [0]),
	.datad(\instructioncounter2|Equal0~8_combout ),
	.cin(gnd),
	.combout(\instructioncounter2|instructioncounter[0]~31_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[0]~31 .lut_mask = 16'h0FF0;
defparam \instructioncounter2|instructioncounter[0]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y4_N1
cycloneii_lcell_ff \instructioncounter2|instructioncounter[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[0]~31_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [0]));

// Location: LCCOMB_X64_Y4_N2
cycloneii_lcell_comb \instructioncounter2|instructioncounter[1]~32 (
// Equation(s):
// \instructioncounter2|instructioncounter[1]~32_combout  = (\instructioncounter2|instructioncounter [1] & (\instructioncounter2|instructioncounter [0] $ (VCC))) # (!\instructioncounter2|instructioncounter [1] & (\instructioncounter2|instructioncounter [0] & 
// VCC))
// \instructioncounter2|instructioncounter[1]~33  = CARRY((\instructioncounter2|instructioncounter [1] & \instructioncounter2|instructioncounter [0]))

	.dataa(\instructioncounter2|instructioncounter [1]),
	.datab(\instructioncounter2|instructioncounter [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\instructioncounter2|instructioncounter[1]~32_combout ),
	.cout(\instructioncounter2|instructioncounter[1]~33 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[1]~32 .lut_mask = 16'h6688;
defparam \instructioncounter2|instructioncounter[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y4_N3
cycloneii_lcell_ff \instructioncounter2|instructioncounter[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[1]~32_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [1]));

// Location: LCCOMB_X64_Y4_N4
cycloneii_lcell_comb \instructioncounter2|instructioncounter[2]~34 (
// Equation(s):
// \instructioncounter2|instructioncounter[2]~34_combout  = (\instructioncounter2|instructioncounter [2] & (!\instructioncounter2|instructioncounter[1]~33 )) # (!\instructioncounter2|instructioncounter [2] & ((\instructioncounter2|instructioncounter[1]~33 ) 
// # (GND)))
// \instructioncounter2|instructioncounter[2]~35  = CARRY((!\instructioncounter2|instructioncounter[1]~33 ) # (!\instructioncounter2|instructioncounter [2]))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[1]~33 ),
	.combout(\instructioncounter2|instructioncounter[2]~34_combout ),
	.cout(\instructioncounter2|instructioncounter[2]~35 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[2]~34 .lut_mask = 16'h3C3F;
defparam \instructioncounter2|instructioncounter[2]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N5
cycloneii_lcell_ff \instructioncounter2|instructioncounter[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[2]~34_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [2]));

// Location: LCCOMB_X64_Y4_N6
cycloneii_lcell_comb \instructioncounter2|instructioncounter[3]~36 (
// Equation(s):
// \instructioncounter2|instructioncounter[3]~36_combout  = (\instructioncounter2|instructioncounter [3] & (\instructioncounter2|instructioncounter[2]~35  $ (GND))) # (!\instructioncounter2|instructioncounter [3] & 
// (!\instructioncounter2|instructioncounter[2]~35  & VCC))
// \instructioncounter2|instructioncounter[3]~37  = CARRY((\instructioncounter2|instructioncounter [3] & !\instructioncounter2|instructioncounter[2]~35 ))

	.dataa(\instructioncounter2|instructioncounter [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[2]~35 ),
	.combout(\instructioncounter2|instructioncounter[3]~36_combout ),
	.cout(\instructioncounter2|instructioncounter[3]~37 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[3]~36 .lut_mask = 16'hA50A;
defparam \instructioncounter2|instructioncounter[3]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N7
cycloneii_lcell_ff \instructioncounter2|instructioncounter[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[3]~36_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [3]));

// Location: LCCOMB_X64_Y4_N8
cycloneii_lcell_comb \instructioncounter2|instructioncounter[4]~38 (
// Equation(s):
// \instructioncounter2|instructioncounter[4]~38_combout  = (\instructioncounter2|instructioncounter [4] & (!\instructioncounter2|instructioncounter[3]~37 )) # (!\instructioncounter2|instructioncounter [4] & ((\instructioncounter2|instructioncounter[3]~37 ) 
// # (GND)))
// \instructioncounter2|instructioncounter[4]~39  = CARRY((!\instructioncounter2|instructioncounter[3]~37 ) # (!\instructioncounter2|instructioncounter [4]))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[3]~37 ),
	.combout(\instructioncounter2|instructioncounter[4]~38_combout ),
	.cout(\instructioncounter2|instructioncounter[4]~39 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[4]~38 .lut_mask = 16'h3C3F;
defparam \instructioncounter2|instructioncounter[4]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N9
cycloneii_lcell_ff \instructioncounter2|instructioncounter[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[4]~38_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [4]));

// Location: LCCOMB_X64_Y4_N10
cycloneii_lcell_comb \instructioncounter2|instructioncounter[5]~40 (
// Equation(s):
// \instructioncounter2|instructioncounter[5]~40_combout  = (\instructioncounter2|instructioncounter [5] & (\instructioncounter2|instructioncounter[4]~39  $ (GND))) # (!\instructioncounter2|instructioncounter [5] & 
// (!\instructioncounter2|instructioncounter[4]~39  & VCC))
// \instructioncounter2|instructioncounter[5]~41  = CARRY((\instructioncounter2|instructioncounter [5] & !\instructioncounter2|instructioncounter[4]~39 ))

	.dataa(\instructioncounter2|instructioncounter [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[4]~39 ),
	.combout(\instructioncounter2|instructioncounter[5]~40_combout ),
	.cout(\instructioncounter2|instructioncounter[5]~41 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[5]~40 .lut_mask = 16'hA50A;
defparam \instructioncounter2|instructioncounter[5]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N11
cycloneii_lcell_ff \instructioncounter2|instructioncounter[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[5]~40_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [5]));

// Location: LCCOMB_X64_Y4_N12
cycloneii_lcell_comb \instructioncounter2|instructioncounter[6]~42 (
// Equation(s):
// \instructioncounter2|instructioncounter[6]~42_combout  = (\instructioncounter2|instructioncounter [6] & (!\instructioncounter2|instructioncounter[5]~41 )) # (!\instructioncounter2|instructioncounter [6] & ((\instructioncounter2|instructioncounter[5]~41 ) 
// # (GND)))
// \instructioncounter2|instructioncounter[6]~43  = CARRY((!\instructioncounter2|instructioncounter[5]~41 ) # (!\instructioncounter2|instructioncounter [6]))

	.dataa(\instructioncounter2|instructioncounter [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[5]~41 ),
	.combout(\instructioncounter2|instructioncounter[6]~42_combout ),
	.cout(\instructioncounter2|instructioncounter[6]~43 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[6]~42 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[6]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N13
cycloneii_lcell_ff \instructioncounter2|instructioncounter[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[6]~42_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [6]));

// Location: LCCOMB_X64_Y4_N14
cycloneii_lcell_comb \instructioncounter2|instructioncounter[7]~44 (
// Equation(s):
// \instructioncounter2|instructioncounter[7]~44_combout  = (\instructioncounter2|instructioncounter [7] & (\instructioncounter2|instructioncounter[6]~43  $ (GND))) # (!\instructioncounter2|instructioncounter [7] & 
// (!\instructioncounter2|instructioncounter[6]~43  & VCC))
// \instructioncounter2|instructioncounter[7]~45  = CARRY((\instructioncounter2|instructioncounter [7] & !\instructioncounter2|instructioncounter[6]~43 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[6]~43 ),
	.combout(\instructioncounter2|instructioncounter[7]~44_combout ),
	.cout(\instructioncounter2|instructioncounter[7]~45 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[7]~44 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[7]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N15
cycloneii_lcell_ff \instructioncounter2|instructioncounter[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[7]~44_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [7]));

// Location: LCCOMB_X64_Y4_N16
cycloneii_lcell_comb \instructioncounter2|instructioncounter[8]~46 (
// Equation(s):
// \instructioncounter2|instructioncounter[8]~46_combout  = (\instructioncounter2|instructioncounter [8] & (!\instructioncounter2|instructioncounter[7]~45 )) # (!\instructioncounter2|instructioncounter [8] & ((\instructioncounter2|instructioncounter[7]~45 ) 
// # (GND)))
// \instructioncounter2|instructioncounter[8]~47  = CARRY((!\instructioncounter2|instructioncounter[7]~45 ) # (!\instructioncounter2|instructioncounter [8]))

	.dataa(\instructioncounter2|instructioncounter [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[7]~45 ),
	.combout(\instructioncounter2|instructioncounter[8]~46_combout ),
	.cout(\instructioncounter2|instructioncounter[8]~47 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[8]~46 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[8]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N17
cycloneii_lcell_ff \instructioncounter2|instructioncounter[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[8]~46_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [8]));

// Location: LCCOMB_X64_Y4_N18
cycloneii_lcell_comb \instructioncounter2|instructioncounter[9]~48 (
// Equation(s):
// \instructioncounter2|instructioncounter[9]~48_combout  = (\instructioncounter2|instructioncounter [9] & (\instructioncounter2|instructioncounter[8]~47  $ (GND))) # (!\instructioncounter2|instructioncounter [9] & 
// (!\instructioncounter2|instructioncounter[8]~47  & VCC))
// \instructioncounter2|instructioncounter[9]~49  = CARRY((\instructioncounter2|instructioncounter [9] & !\instructioncounter2|instructioncounter[8]~47 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[8]~47 ),
	.combout(\instructioncounter2|instructioncounter[9]~48_combout ),
	.cout(\instructioncounter2|instructioncounter[9]~49 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[9]~48 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[9]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N19
cycloneii_lcell_ff \instructioncounter2|instructioncounter[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[9]~48_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [9]));

// Location: LCCOMB_X64_Y4_N20
cycloneii_lcell_comb \instructioncounter2|instructioncounter[10]~50 (
// Equation(s):
// \instructioncounter2|instructioncounter[10]~50_combout  = (\instructioncounter2|instructioncounter [10] & (!\instructioncounter2|instructioncounter[9]~49 )) # (!\instructioncounter2|instructioncounter [10] & ((\instructioncounter2|instructioncounter[9]~49 
// ) # (GND)))
// \instructioncounter2|instructioncounter[10]~51  = CARRY((!\instructioncounter2|instructioncounter[9]~49 ) # (!\instructioncounter2|instructioncounter [10]))

	.dataa(\instructioncounter2|instructioncounter [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[9]~49 ),
	.combout(\instructioncounter2|instructioncounter[10]~50_combout ),
	.cout(\instructioncounter2|instructioncounter[10]~51 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[10]~50 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[10]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N21
cycloneii_lcell_ff \instructioncounter2|instructioncounter[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[10]~50_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [10]));

// Location: LCCOMB_X64_Y4_N22
cycloneii_lcell_comb \instructioncounter2|instructioncounter[11]~52 (
// Equation(s):
// \instructioncounter2|instructioncounter[11]~52_combout  = (\instructioncounter2|instructioncounter [11] & (\instructioncounter2|instructioncounter[10]~51  $ (GND))) # (!\instructioncounter2|instructioncounter [11] & 
// (!\instructioncounter2|instructioncounter[10]~51  & VCC))
// \instructioncounter2|instructioncounter[11]~53  = CARRY((\instructioncounter2|instructioncounter [11] & !\instructioncounter2|instructioncounter[10]~51 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[10]~51 ),
	.combout(\instructioncounter2|instructioncounter[11]~52_combout ),
	.cout(\instructioncounter2|instructioncounter[11]~53 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[11]~52 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[11]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N23
cycloneii_lcell_ff \instructioncounter2|instructioncounter[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[11]~52_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [11]));

// Location: LCCOMB_X64_Y4_N24
cycloneii_lcell_comb \instructioncounter2|instructioncounter[12]~54 (
// Equation(s):
// \instructioncounter2|instructioncounter[12]~54_combout  = (\instructioncounter2|instructioncounter [12] & (!\instructioncounter2|instructioncounter[11]~53 )) # (!\instructioncounter2|instructioncounter [12] & 
// ((\instructioncounter2|instructioncounter[11]~53 ) # (GND)))
// \instructioncounter2|instructioncounter[12]~55  = CARRY((!\instructioncounter2|instructioncounter[11]~53 ) # (!\instructioncounter2|instructioncounter [12]))

	.dataa(\instructioncounter2|instructioncounter [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[11]~53 ),
	.combout(\instructioncounter2|instructioncounter[12]~54_combout ),
	.cout(\instructioncounter2|instructioncounter[12]~55 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[12]~54 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[12]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N25
cycloneii_lcell_ff \instructioncounter2|instructioncounter[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[12]~54_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [12]));

// Location: LCCOMB_X64_Y4_N26
cycloneii_lcell_comb \instructioncounter2|instructioncounter[13]~56 (
// Equation(s):
// \instructioncounter2|instructioncounter[13]~56_combout  = (\instructioncounter2|instructioncounter [13] & (\instructioncounter2|instructioncounter[12]~55  $ (GND))) # (!\instructioncounter2|instructioncounter [13] & 
// (!\instructioncounter2|instructioncounter[12]~55  & VCC))
// \instructioncounter2|instructioncounter[13]~57  = CARRY((\instructioncounter2|instructioncounter [13] & !\instructioncounter2|instructioncounter[12]~55 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[12]~55 ),
	.combout(\instructioncounter2|instructioncounter[13]~56_combout ),
	.cout(\instructioncounter2|instructioncounter[13]~57 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[13]~56 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[13]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N27
cycloneii_lcell_ff \instructioncounter2|instructioncounter[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[13]~56_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [13]));

// Location: LCCOMB_X64_Y4_N28
cycloneii_lcell_comb \instructioncounter2|instructioncounter[14]~58 (
// Equation(s):
// \instructioncounter2|instructioncounter[14]~58_combout  = (\instructioncounter2|instructioncounter [14] & (!\instructioncounter2|instructioncounter[13]~57 )) # (!\instructioncounter2|instructioncounter [14] & 
// ((\instructioncounter2|instructioncounter[13]~57 ) # (GND)))
// \instructioncounter2|instructioncounter[14]~59  = CARRY((!\instructioncounter2|instructioncounter[13]~57 ) # (!\instructioncounter2|instructioncounter [14]))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[13]~57 ),
	.combout(\instructioncounter2|instructioncounter[14]~58_combout ),
	.cout(\instructioncounter2|instructioncounter[14]~59 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[14]~58 .lut_mask = 16'h3C3F;
defparam \instructioncounter2|instructioncounter[14]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N29
cycloneii_lcell_ff \instructioncounter2|instructioncounter[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[14]~58_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [14]));

// Location: LCCOMB_X64_Y4_N30
cycloneii_lcell_comb \instructioncounter2|instructioncounter[15]~60 (
// Equation(s):
// \instructioncounter2|instructioncounter[15]~60_combout  = (\instructioncounter2|instructioncounter [15] & (\instructioncounter2|instructioncounter[14]~59  $ (GND))) # (!\instructioncounter2|instructioncounter [15] & 
// (!\instructioncounter2|instructioncounter[14]~59  & VCC))
// \instructioncounter2|instructioncounter[15]~61  = CARRY((\instructioncounter2|instructioncounter [15] & !\instructioncounter2|instructioncounter[14]~59 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[14]~59 ),
	.combout(\instructioncounter2|instructioncounter[15]~60_combout ),
	.cout(\instructioncounter2|instructioncounter[15]~61 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[15]~60 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[15]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y4_N31
cycloneii_lcell_ff \instructioncounter2|instructioncounter[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[15]~60_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [15]));

// Location: LCCOMB_X64_Y3_N0
cycloneii_lcell_comb \instructioncounter2|instructioncounter[16]~62 (
// Equation(s):
// \instructioncounter2|instructioncounter[16]~62_combout  = (\instructioncounter2|instructioncounter [16] & (!\instructioncounter2|instructioncounter[15]~61 )) # (!\instructioncounter2|instructioncounter [16] & 
// ((\instructioncounter2|instructioncounter[15]~61 ) # (GND)))
// \instructioncounter2|instructioncounter[16]~63  = CARRY((!\instructioncounter2|instructioncounter[15]~61 ) # (!\instructioncounter2|instructioncounter [16]))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[15]~61 ),
	.combout(\instructioncounter2|instructioncounter[16]~62_combout ),
	.cout(\instructioncounter2|instructioncounter[16]~63 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[16]~62 .lut_mask = 16'h3C3F;
defparam \instructioncounter2|instructioncounter[16]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N1
cycloneii_lcell_ff \instructioncounter2|instructioncounter[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[16]~62_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [16]));

// Location: LCCOMB_X64_Y3_N2
cycloneii_lcell_comb \instructioncounter2|instructioncounter[17]~64 (
// Equation(s):
// \instructioncounter2|instructioncounter[17]~64_combout  = (\instructioncounter2|instructioncounter [17] & (\instructioncounter2|instructioncounter[16]~63  $ (GND))) # (!\instructioncounter2|instructioncounter [17] & 
// (!\instructioncounter2|instructioncounter[16]~63  & VCC))
// \instructioncounter2|instructioncounter[17]~65  = CARRY((\instructioncounter2|instructioncounter [17] & !\instructioncounter2|instructioncounter[16]~63 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[16]~63 ),
	.combout(\instructioncounter2|instructioncounter[17]~64_combout ),
	.cout(\instructioncounter2|instructioncounter[17]~65 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[17]~64 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[17]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N3
cycloneii_lcell_ff \instructioncounter2|instructioncounter[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[17]~64_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [17]));

// Location: LCCOMB_X64_Y3_N4
cycloneii_lcell_comb \instructioncounter2|instructioncounter[18]~66 (
// Equation(s):
// \instructioncounter2|instructioncounter[18]~66_combout  = (\instructioncounter2|instructioncounter [18] & (!\instructioncounter2|instructioncounter[17]~65 )) # (!\instructioncounter2|instructioncounter [18] & 
// ((\instructioncounter2|instructioncounter[17]~65 ) # (GND)))
// \instructioncounter2|instructioncounter[18]~67  = CARRY((!\instructioncounter2|instructioncounter[17]~65 ) # (!\instructioncounter2|instructioncounter [18]))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[17]~65 ),
	.combout(\instructioncounter2|instructioncounter[18]~66_combout ),
	.cout(\instructioncounter2|instructioncounter[18]~67 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[18]~66 .lut_mask = 16'h3C3F;
defparam \instructioncounter2|instructioncounter[18]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N5
cycloneii_lcell_ff \instructioncounter2|instructioncounter[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[18]~66_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [18]));

// Location: LCCOMB_X64_Y3_N6
cycloneii_lcell_comb \instructioncounter2|instructioncounter[19]~68 (
// Equation(s):
// \instructioncounter2|instructioncounter[19]~68_combout  = (\instructioncounter2|instructioncounter [19] & (\instructioncounter2|instructioncounter[18]~67  $ (GND))) # (!\instructioncounter2|instructioncounter [19] & 
// (!\instructioncounter2|instructioncounter[18]~67  & VCC))
// \instructioncounter2|instructioncounter[19]~69  = CARRY((\instructioncounter2|instructioncounter [19] & !\instructioncounter2|instructioncounter[18]~67 ))

	.dataa(\instructioncounter2|instructioncounter [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[18]~67 ),
	.combout(\instructioncounter2|instructioncounter[19]~68_combout ),
	.cout(\instructioncounter2|instructioncounter[19]~69 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[19]~68 .lut_mask = 16'hA50A;
defparam \instructioncounter2|instructioncounter[19]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N7
cycloneii_lcell_ff \instructioncounter2|instructioncounter[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[19]~68_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [19]));

// Location: LCCOMB_X64_Y3_N8
cycloneii_lcell_comb \instructioncounter2|instructioncounter[20]~70 (
// Equation(s):
// \instructioncounter2|instructioncounter[20]~70_combout  = (\instructioncounter2|instructioncounter [20] & (!\instructioncounter2|instructioncounter[19]~69 )) # (!\instructioncounter2|instructioncounter [20] & 
// ((\instructioncounter2|instructioncounter[19]~69 ) # (GND)))
// \instructioncounter2|instructioncounter[20]~71  = CARRY((!\instructioncounter2|instructioncounter[19]~69 ) # (!\instructioncounter2|instructioncounter [20]))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[19]~69 ),
	.combout(\instructioncounter2|instructioncounter[20]~70_combout ),
	.cout(\instructioncounter2|instructioncounter[20]~71 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[20]~70 .lut_mask = 16'h3C3F;
defparam \instructioncounter2|instructioncounter[20]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N9
cycloneii_lcell_ff \instructioncounter2|instructioncounter[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[20]~70_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [20]));

// Location: LCCOMB_X64_Y3_N10
cycloneii_lcell_comb \instructioncounter2|instructioncounter[21]~72 (
// Equation(s):
// \instructioncounter2|instructioncounter[21]~72_combout  = (\instructioncounter2|instructioncounter [21] & (\instructioncounter2|instructioncounter[20]~71  $ (GND))) # (!\instructioncounter2|instructioncounter [21] & 
// (!\instructioncounter2|instructioncounter[20]~71  & VCC))
// \instructioncounter2|instructioncounter[21]~73  = CARRY((\instructioncounter2|instructioncounter [21] & !\instructioncounter2|instructioncounter[20]~71 ))

	.dataa(\instructioncounter2|instructioncounter [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[20]~71 ),
	.combout(\instructioncounter2|instructioncounter[21]~72_combout ),
	.cout(\instructioncounter2|instructioncounter[21]~73 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[21]~72 .lut_mask = 16'hA50A;
defparam \instructioncounter2|instructioncounter[21]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N11
cycloneii_lcell_ff \instructioncounter2|instructioncounter[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[21]~72_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [21]));

// Location: LCCOMB_X64_Y3_N12
cycloneii_lcell_comb \instructioncounter2|instructioncounter[22]~74 (
// Equation(s):
// \instructioncounter2|instructioncounter[22]~74_combout  = (\instructioncounter2|instructioncounter [22] & (!\instructioncounter2|instructioncounter[21]~73 )) # (!\instructioncounter2|instructioncounter [22] & 
// ((\instructioncounter2|instructioncounter[21]~73 ) # (GND)))
// \instructioncounter2|instructioncounter[22]~75  = CARRY((!\instructioncounter2|instructioncounter[21]~73 ) # (!\instructioncounter2|instructioncounter [22]))

	.dataa(\instructioncounter2|instructioncounter [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[21]~73 ),
	.combout(\instructioncounter2|instructioncounter[22]~74_combout ),
	.cout(\instructioncounter2|instructioncounter[22]~75 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[22]~74 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[22]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N13
cycloneii_lcell_ff \instructioncounter2|instructioncounter[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[22]~74_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [22]));

// Location: LCCOMB_X64_Y3_N14
cycloneii_lcell_comb \instructioncounter2|instructioncounter[23]~76 (
// Equation(s):
// \instructioncounter2|instructioncounter[23]~76_combout  = (\instructioncounter2|instructioncounter [23] & (\instructioncounter2|instructioncounter[22]~75  $ (GND))) # (!\instructioncounter2|instructioncounter [23] & 
// (!\instructioncounter2|instructioncounter[22]~75  & VCC))
// \instructioncounter2|instructioncounter[23]~77  = CARRY((\instructioncounter2|instructioncounter [23] & !\instructioncounter2|instructioncounter[22]~75 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[22]~75 ),
	.combout(\instructioncounter2|instructioncounter[23]~76_combout ),
	.cout(\instructioncounter2|instructioncounter[23]~77 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[23]~76 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[23]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N15
cycloneii_lcell_ff \instructioncounter2|instructioncounter[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[23]~76_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [23]));

// Location: LCCOMB_X64_Y3_N16
cycloneii_lcell_comb \instructioncounter2|instructioncounter[24]~78 (
// Equation(s):
// \instructioncounter2|instructioncounter[24]~78_combout  = (\instructioncounter2|instructioncounter [24] & (!\instructioncounter2|instructioncounter[23]~77 )) # (!\instructioncounter2|instructioncounter [24] & 
// ((\instructioncounter2|instructioncounter[23]~77 ) # (GND)))
// \instructioncounter2|instructioncounter[24]~79  = CARRY((!\instructioncounter2|instructioncounter[23]~77 ) # (!\instructioncounter2|instructioncounter [24]))

	.dataa(\instructioncounter2|instructioncounter [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[23]~77 ),
	.combout(\instructioncounter2|instructioncounter[24]~78_combout ),
	.cout(\instructioncounter2|instructioncounter[24]~79 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[24]~78 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[24]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N17
cycloneii_lcell_ff \instructioncounter2|instructioncounter[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[24]~78_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [24]));

// Location: LCCOMB_X64_Y3_N18
cycloneii_lcell_comb \instructioncounter2|instructioncounter[25]~80 (
// Equation(s):
// \instructioncounter2|instructioncounter[25]~80_combout  = (\instructioncounter2|instructioncounter [25] & (\instructioncounter2|instructioncounter[24]~79  $ (GND))) # (!\instructioncounter2|instructioncounter [25] & 
// (!\instructioncounter2|instructioncounter[24]~79  & VCC))
// \instructioncounter2|instructioncounter[25]~81  = CARRY((\instructioncounter2|instructioncounter [25] & !\instructioncounter2|instructioncounter[24]~79 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[24]~79 ),
	.combout(\instructioncounter2|instructioncounter[25]~80_combout ),
	.cout(\instructioncounter2|instructioncounter[25]~81 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[25]~80 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[25]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N19
cycloneii_lcell_ff \instructioncounter2|instructioncounter[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[25]~80_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [25]));

// Location: LCCOMB_X64_Y3_N20
cycloneii_lcell_comb \instructioncounter2|instructioncounter[26]~82 (
// Equation(s):
// \instructioncounter2|instructioncounter[26]~82_combout  = (\instructioncounter2|instructioncounter [26] & (!\instructioncounter2|instructioncounter[25]~81 )) # (!\instructioncounter2|instructioncounter [26] & 
// ((\instructioncounter2|instructioncounter[25]~81 ) # (GND)))
// \instructioncounter2|instructioncounter[26]~83  = CARRY((!\instructioncounter2|instructioncounter[25]~81 ) # (!\instructioncounter2|instructioncounter [26]))

	.dataa(\instructioncounter2|instructioncounter [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[25]~81 ),
	.combout(\instructioncounter2|instructioncounter[26]~82_combout ),
	.cout(\instructioncounter2|instructioncounter[26]~83 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[26]~82 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[26]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N21
cycloneii_lcell_ff \instructioncounter2|instructioncounter[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[26]~82_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [26]));

// Location: LCCOMB_X64_Y3_N22
cycloneii_lcell_comb \instructioncounter2|instructioncounter[27]~84 (
// Equation(s):
// \instructioncounter2|instructioncounter[27]~84_combout  = (\instructioncounter2|instructioncounter [27] & (\instructioncounter2|instructioncounter[26]~83  $ (GND))) # (!\instructioncounter2|instructioncounter [27] & 
// (!\instructioncounter2|instructioncounter[26]~83  & VCC))
// \instructioncounter2|instructioncounter[27]~85  = CARRY((\instructioncounter2|instructioncounter [27] & !\instructioncounter2|instructioncounter[26]~83 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[26]~83 ),
	.combout(\instructioncounter2|instructioncounter[27]~84_combout ),
	.cout(\instructioncounter2|instructioncounter[27]~85 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[27]~84 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[27]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N23
cycloneii_lcell_ff \instructioncounter2|instructioncounter[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[27]~84_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [27]));

// Location: LCCOMB_X64_Y3_N24
cycloneii_lcell_comb \instructioncounter2|instructioncounter[28]~86 (
// Equation(s):
// \instructioncounter2|instructioncounter[28]~86_combout  = (\instructioncounter2|instructioncounter [28] & (!\instructioncounter2|instructioncounter[27]~85 )) # (!\instructioncounter2|instructioncounter [28] & 
// ((\instructioncounter2|instructioncounter[27]~85 ) # (GND)))
// \instructioncounter2|instructioncounter[28]~87  = CARRY((!\instructioncounter2|instructioncounter[27]~85 ) # (!\instructioncounter2|instructioncounter [28]))

	.dataa(\instructioncounter2|instructioncounter [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[27]~85 ),
	.combout(\instructioncounter2|instructioncounter[28]~86_combout ),
	.cout(\instructioncounter2|instructioncounter[28]~87 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[28]~86 .lut_mask = 16'h5A5F;
defparam \instructioncounter2|instructioncounter[28]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N25
cycloneii_lcell_ff \instructioncounter2|instructioncounter[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[28]~86_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [28]));

// Location: LCCOMB_X64_Y3_N26
cycloneii_lcell_comb \instructioncounter2|instructioncounter[29]~88 (
// Equation(s):
// \instructioncounter2|instructioncounter[29]~88_combout  = (\instructioncounter2|instructioncounter [29] & (\instructioncounter2|instructioncounter[28]~87  $ (GND))) # (!\instructioncounter2|instructioncounter [29] & 
// (!\instructioncounter2|instructioncounter[28]~87  & VCC))
// \instructioncounter2|instructioncounter[29]~89  = CARRY((\instructioncounter2|instructioncounter [29] & !\instructioncounter2|instructioncounter[28]~87 ))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[28]~87 ),
	.combout(\instructioncounter2|instructioncounter[29]~88_combout ),
	.cout(\instructioncounter2|instructioncounter[29]~89 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[29]~88 .lut_mask = 16'hC30C;
defparam \instructioncounter2|instructioncounter[29]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N27
cycloneii_lcell_ff \instructioncounter2|instructioncounter[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[29]~88_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [29]));

// Location: LCCOMB_X64_Y3_N28
cycloneii_lcell_comb \instructioncounter2|instructioncounter[30]~90 (
// Equation(s):
// \instructioncounter2|instructioncounter[30]~90_combout  = (\instructioncounter2|instructioncounter [30] & (!\instructioncounter2|instructioncounter[29]~89 )) # (!\instructioncounter2|instructioncounter [30] & 
// ((\instructioncounter2|instructioncounter[29]~89 ) # (GND)))
// \instructioncounter2|instructioncounter[30]~91  = CARRY((!\instructioncounter2|instructioncounter[29]~89 ) # (!\instructioncounter2|instructioncounter [30]))

	.dataa(vcc),
	.datab(\instructioncounter2|instructioncounter [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\instructioncounter2|instructioncounter[29]~89 ),
	.combout(\instructioncounter2|instructioncounter[30]~90_combout ),
	.cout(\instructioncounter2|instructioncounter[30]~91 ));
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[30]~90 .lut_mask = 16'h3C3F;
defparam \instructioncounter2|instructioncounter[30]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N29
cycloneii_lcell_ff \instructioncounter2|instructioncounter[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[30]~90_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [30]));

// Location: LCCOMB_X64_Y3_N30
cycloneii_lcell_comb \instructioncounter2|instructioncounter[31]~92 (
// Equation(s):
// \instructioncounter2|instructioncounter[31]~92_combout  = \instructioncounter2|instructioncounter[30]~91  $ (!\instructioncounter2|instructioncounter [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\instructioncounter2|instructioncounter [31]),
	.cin(\instructioncounter2|instructioncounter[30]~91 ),
	.combout(\instructioncounter2|instructioncounter[31]~92_combout ),
	.cout());
// synopsys translate_off
defparam \instructioncounter2|instructioncounter[31]~92 .lut_mask = 16'hF00F;
defparam \instructioncounter2|instructioncounter[31]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X64_Y3_N31
cycloneii_lcell_ff \instructioncounter2|instructioncounter[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\instructioncounter2|instructioncounter[31]~92_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\instructioncounter2|Equal0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\instructioncounter2|instructioncounter [31]));

// Location: LCCOMB_X16_Y32_N24
cycloneii_lcell_comb \regfile|Register[2][0]~feeder (
// Equation(s):
// \regfile|Register[2][0]~feeder_combout  = \mux7|output1[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[0]~61_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][0]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \regfile|Register[2][0]~1 (
// Equation(s):
// \regfile|Register[2][0]~1_combout  = (\mux6|output1[1]~0_combout  & (\regfile|Register[2][0]~0_combout  & \IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a33 ))

	.dataa(vcc),
	.datab(\mux6|output1[1]~0_combout ),
	.datac(\regfile|Register[2][0]~0_combout ),
	.datad(\IDEXPipe|mux3SelectIDEX_rtl_0|auto_generated|altsyncram4|ram_block7a33 ),
	.cin(gnd),
	.combout(\regfile|Register[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][0]~1 .lut_mask = 16'hC000;
defparam \regfile|Register[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y32_N25
cycloneii_lcell_ff \regfile|Register[2][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][0]~regout ));

// Location: LCCOMB_X27_Y32_N24
cycloneii_lcell_comb \regfile|Register[2][1]~feeder (
// Equation(s):
// \regfile|Register[2][1]~feeder_combout  = \mux7|output1[1]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[1]~63_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][1]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N25
cycloneii_lcell_ff \regfile|Register[2][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][1]~regout ));

// Location: LCFF_X27_Y32_N23
cycloneii_lcell_ff \regfile|Register[2][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[2]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][2]~regout ));

// Location: LCCOMB_X16_Y32_N26
cycloneii_lcell_comb \regfile|Register[2][3]~feeder (
// Equation(s):
// \regfile|Register[2][3]~feeder_combout  = \mux7|output1[3]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[3]~59_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][3]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y32_N27
cycloneii_lcell_ff \regfile|Register[2][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][3]~regout ));

// Location: LCCOMB_X27_Y32_N12
cycloneii_lcell_comb \regfile|Register[2][4]~feeder (
// Equation(s):
// \regfile|Register[2][4]~feeder_combout  = \mux7|output1[4]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[4]~55_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][4]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N13
cycloneii_lcell_ff \regfile|Register[2][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][4]~regout ));

// Location: LCFF_X27_Y32_N3
cycloneii_lcell_ff \regfile|Register[2][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[5]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][5]~regout ));

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \regfile|Register[2][6]~feeder (
// Equation(s):
// \regfile|Register[2][6]~feeder_combout  = \mux7|output1[6]~15_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[6]~15_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][6]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N13
cycloneii_lcell_ff \regfile|Register[2][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][6]~regout ));

// Location: LCCOMB_X27_Y32_N28
cycloneii_lcell_comb \regfile|Register[2][7]~feeder (
// Equation(s):
// \regfile|Register[2][7]~feeder_combout  = \mux7|output1[7]~17_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[7]~17_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][7]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N29
cycloneii_lcell_ff \regfile|Register[2][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][7]~regout ));

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \regfile|Register[2][8]~feeder (
// Equation(s):
// \regfile|Register[2][8]~feeder_combout  = \mux7|output1[8]~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[8]~3_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][8]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N27
cycloneii_lcell_ff \regfile|Register[2][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][8]~regout ));

// Location: LCCOMB_X16_Y32_N20
cycloneii_lcell_comb \regfile|Register[2][9]~feeder (
// Equation(s):
// \regfile|Register[2][9]~feeder_combout  = \mux7|output1[9]~5_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[9]~5_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][9]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y32_N21
cycloneii_lcell_ff \regfile|Register[2][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][9]~regout ));

// Location: LCFF_X27_Y32_N11
cycloneii_lcell_ff \regfile|Register[2][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[10]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][10]~regout ));

// Location: LCCOMB_X16_Y32_N10
cycloneii_lcell_comb \regfile|Register[2][11]~feeder (
// Equation(s):
// \regfile|Register[2][11]~feeder_combout  = \mux7|output1[11]~7_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[11]~7_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][11]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y32_N11
cycloneii_lcell_ff \regfile|Register[2][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][11]~regout ));

// Location: LCFF_X22_Y22_N3
cycloneii_lcell_ff \regfile|Register[2][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[12]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][12]~regout ));

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \regfile|Register[2][13]~feeder (
// Equation(s):
// \regfile|Register[2][13]~feeder_combout  = \mux7|output1[13]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[13]~19_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][13]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N19
cycloneii_lcell_ff \regfile|Register[2][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][13]~regout ));

// Location: LCCOMB_X23_Y25_N30
cycloneii_lcell_comb \regfile|Register[2][14]~feeder (
// Equation(s):
// \regfile|Register[2][14]~feeder_combout  = \mux7|output1[14]~21_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[14]~21_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][14]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y25_N31
cycloneii_lcell_ff \regfile|Register[2][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][14]~regout ));

// Location: LCCOMB_X21_Y26_N28
cycloneii_lcell_comb \regfile|Register[2][15]~feeder (
// Equation(s):
// \regfile|Register[2][15]~feeder_combout  = \mux7|output1[15]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\mux7|output1[15]~23_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\regfile|Register[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][15]~feeder .lut_mask = 16'hF0F0;
defparam \regfile|Register[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y26_N29
cycloneii_lcell_ff \regfile|Register[2][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][15]~regout ));

// Location: LCCOMB_X27_Y32_N20
cycloneii_lcell_comb \regfile|Register[2][16]~feeder (
// Equation(s):
// \regfile|Register[2][16]~feeder_combout  = \mux7|output1[16]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[16]~25_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][16]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N21
cycloneii_lcell_ff \regfile|Register[2][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][16]~regout ));

// Location: LCFF_X27_Y32_N19
cycloneii_lcell_ff \regfile|Register[2][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[17]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][17]~regout ));

// Location: LCCOMB_X16_Y32_N12
cycloneii_lcell_comb \regfile|Register[2][18]~feeder (
// Equation(s):
// \regfile|Register[2][18]~feeder_combout  = \mux7|output1[18]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[18]~29_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][18]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y32_N13
cycloneii_lcell_ff \regfile|Register[2][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][18]~regout ));

// Location: LCFF_X27_Y26_N29
cycloneii_lcell_ff \regfile|Register[2][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[19]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][19]~regout ));

// Location: LCCOMB_X27_Y32_N16
cycloneii_lcell_comb \regfile|Register[2][20]~feeder (
// Equation(s):
// \regfile|Register[2][20]~feeder_combout  = \mux7|output1[20]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[20]~33_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][20]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N17
cycloneii_lcell_ff \regfile|Register[2][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][20]~regout ));

// Location: LCFF_X17_Y21_N21
cycloneii_lcell_ff \regfile|Register[2][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[21]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][21]~regout ));

// Location: LCCOMB_X27_Y32_N26
cycloneii_lcell_comb \regfile|Register[2][22]~feeder (
// Equation(s):
// \regfile|Register[2][22]~feeder_combout  = \mux7|output1[22]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[22]~37_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][22]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y32_N27
cycloneii_lcell_ff \regfile|Register[2][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][22]~regout ));

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \regfile|Register[2][23]~feeder (
// Equation(s):
// \regfile|Register[2][23]~feeder_combout  = \mux7|output1[23]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\mux7|output1[23]~39_combout ),
	.cin(gnd),
	.combout(\regfile|Register[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regfile|Register[2][23]~feeder .lut_mask = 16'hFF00;
defparam \regfile|Register[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N3
cycloneii_lcell_ff \regfile|Register[2][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\regfile|Register[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][23]~regout ));

// Location: LCFF_X27_Y23_N7
cycloneii_lcell_ff \regfile|Register[2][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[24]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][24]~regout ));

// Location: LCFF_X27_Y23_N1
cycloneii_lcell_ff \regfile|Register[2][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[25]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][25]~regout ));

// Location: LCFF_X27_Y23_N31
cycloneii_lcell_ff \regfile|Register[2][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[26]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][26]~regout ));

// Location: LCFF_X27_Y24_N15
cycloneii_lcell_ff \regfile|Register[2][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[27]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][27]~regout ));

// Location: LCFF_X27_Y23_N9
cycloneii_lcell_ff \regfile|Register[2][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[28]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][28]~regout ));

// Location: LCFF_X27_Y24_N19
cycloneii_lcell_ff \regfile|Register[2][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\mux7|output1[29]~51_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][29]~regout ));

// Location: LCFF_X27_Y24_N5
cycloneii_lcell_ff \regfile|Register[2][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[30]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][30]~regout ));

// Location: LCFF_X22_Y22_N17
cycloneii_lcell_ff \regfile|Register[2][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\mux7|output1[31]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile|Register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\regfile|Register[2][31]~regout ));

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[0]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[0]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [0]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N13
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [0]));

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[5]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[5]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [5]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[5]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N17
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [5]));

// Location: LCCOMB_X17_Y24_N16
cycloneii_lcell_comb \EXMEMPipe|instructionROMOutEXMEM[6]~feeder (
// Equation(s):
// \EXMEMPipe|instructionROMOutEXMEM[6]~feeder_combout  = \IDEXPipe|instructionROMOutIDEX [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|instructionROMOutIDEX [6]),
	.cin(gnd),
	.combout(\EXMEMPipe|instructionROMOutEXMEM[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|instructionROMOutEXMEM[6]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|instructionROMOutEXMEM[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y24_N17
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|instructionROMOutEXMEM[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [6]));

// Location: LCFF_X17_Y24_N31
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [6]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [6]));

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[18]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[18]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [18]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N13
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [18]));

// Location: LCFF_X24_Y20_N31
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [21]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [21]));

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[21]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[21]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [21]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[21]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y20_N19
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [21]));

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \EXMEMPipe|instructionROMOutEXMEM[22]~feeder (
// Equation(s):
// \EXMEMPipe|instructionROMOutEXMEM[22]~feeder_combout  = \IDEXPipe|instructionROMOutIDEX [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IDEXPipe|instructionROMOutIDEX [22]),
	.cin(gnd),
	.combout(\EXMEMPipe|instructionROMOutEXMEM[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EXMEMPipe|instructionROMOutEXMEM[22]~feeder .lut_mask = 16'hFF00;
defparam \EXMEMPipe|instructionROMOutEXMEM[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N29
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\EXMEMPipe|instructionROMOutEXMEM[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [22]));

// Location: LCFF_X23_Y21_N19
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [22]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [22]));

// Location: LCFF_X23_Y20_N5
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [23]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [23]));

// Location: LCFF_X23_Y20_N11
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EXMEMPipe|instructionROMOutEXMEM [23]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [23]));

// Location: LCFF_X22_Y21_N31
cycloneii_lcell_ff \EXMEMPipe|instructionROMOutEXMEM[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IDEXPipe|instructionROMOutIDEX [25]),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EXMEMPipe|instructionROMOutEXMEM [24]));

// Location: LCCOMB_X21_Y21_N2
cycloneii_lcell_comb \MEMWBPipe|instructionROMOutMEMWB[24]~feeder (
// Equation(s):
// \MEMWBPipe|instructionROMOutMEMWB[24]~feeder_combout  = \EXMEMPipe|instructionROMOutEXMEM [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EXMEMPipe|instructionROMOutEXMEM [24]),
	.cin(gnd),
	.combout(\MEMWBPipe|instructionROMOutMEMWB[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEMWBPipe|instructionROMOutMEMWB[24]~feeder .lut_mask = 16'hFF00;
defparam \MEMWBPipe|instructionROMOutMEMWB[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N3
cycloneii_lcell_ff \MEMWBPipe|instructionROMOutMEMWB[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\MEMWBPipe|instructionROMOutMEMWB[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(\reset~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEMWBPipe|instructionROMOutMEMWB [24]));

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[0]~I (
	.datain(\dmem|ser|sbyte [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[0]));
// synopsys translate_off
defparam \serial_out[0]~I .input_async_reset = "none";
defparam \serial_out[0]~I .input_power_up = "low";
defparam \serial_out[0]~I .input_register_mode = "none";
defparam \serial_out[0]~I .input_sync_reset = "none";
defparam \serial_out[0]~I .oe_async_reset = "none";
defparam \serial_out[0]~I .oe_power_up = "low";
defparam \serial_out[0]~I .oe_register_mode = "none";
defparam \serial_out[0]~I .oe_sync_reset = "none";
defparam \serial_out[0]~I .operation_mode = "output";
defparam \serial_out[0]~I .output_async_reset = "none";
defparam \serial_out[0]~I .output_power_up = "low";
defparam \serial_out[0]~I .output_register_mode = "none";
defparam \serial_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[1]~I (
	.datain(\dmem|ser|sbyte [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[1]));
// synopsys translate_off
defparam \serial_out[1]~I .input_async_reset = "none";
defparam \serial_out[1]~I .input_power_up = "low";
defparam \serial_out[1]~I .input_register_mode = "none";
defparam \serial_out[1]~I .input_sync_reset = "none";
defparam \serial_out[1]~I .oe_async_reset = "none";
defparam \serial_out[1]~I .oe_power_up = "low";
defparam \serial_out[1]~I .oe_register_mode = "none";
defparam \serial_out[1]~I .oe_sync_reset = "none";
defparam \serial_out[1]~I .operation_mode = "output";
defparam \serial_out[1]~I .output_async_reset = "none";
defparam \serial_out[1]~I .output_power_up = "low";
defparam \serial_out[1]~I .output_register_mode = "none";
defparam \serial_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[2]~I (
	.datain(\dmem|ser|sbyte [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[2]));
// synopsys translate_off
defparam \serial_out[2]~I .input_async_reset = "none";
defparam \serial_out[2]~I .input_power_up = "low";
defparam \serial_out[2]~I .input_register_mode = "none";
defparam \serial_out[2]~I .input_sync_reset = "none";
defparam \serial_out[2]~I .oe_async_reset = "none";
defparam \serial_out[2]~I .oe_power_up = "low";
defparam \serial_out[2]~I .oe_register_mode = "none";
defparam \serial_out[2]~I .oe_sync_reset = "none";
defparam \serial_out[2]~I .operation_mode = "output";
defparam \serial_out[2]~I .output_async_reset = "none";
defparam \serial_out[2]~I .output_power_up = "low";
defparam \serial_out[2]~I .output_register_mode = "none";
defparam \serial_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[3]~I (
	.datain(\dmem|ser|sbyte [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[3]));
// synopsys translate_off
defparam \serial_out[3]~I .input_async_reset = "none";
defparam \serial_out[3]~I .input_power_up = "low";
defparam \serial_out[3]~I .input_register_mode = "none";
defparam \serial_out[3]~I .input_sync_reset = "none";
defparam \serial_out[3]~I .oe_async_reset = "none";
defparam \serial_out[3]~I .oe_power_up = "low";
defparam \serial_out[3]~I .oe_register_mode = "none";
defparam \serial_out[3]~I .oe_sync_reset = "none";
defparam \serial_out[3]~I .operation_mode = "output";
defparam \serial_out[3]~I .output_async_reset = "none";
defparam \serial_out[3]~I .output_power_up = "low";
defparam \serial_out[3]~I .output_register_mode = "none";
defparam \serial_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[4]~I (
	.datain(\dmem|ser|sbyte [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[4]));
// synopsys translate_off
defparam \serial_out[4]~I .input_async_reset = "none";
defparam \serial_out[4]~I .input_power_up = "low";
defparam \serial_out[4]~I .input_register_mode = "none";
defparam \serial_out[4]~I .input_sync_reset = "none";
defparam \serial_out[4]~I .oe_async_reset = "none";
defparam \serial_out[4]~I .oe_power_up = "low";
defparam \serial_out[4]~I .oe_register_mode = "none";
defparam \serial_out[4]~I .oe_sync_reset = "none";
defparam \serial_out[4]~I .operation_mode = "output";
defparam \serial_out[4]~I .output_async_reset = "none";
defparam \serial_out[4]~I .output_power_up = "low";
defparam \serial_out[4]~I .output_register_mode = "none";
defparam \serial_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[5]~I (
	.datain(\dmem|ser|sbyte [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[5]));
// synopsys translate_off
defparam \serial_out[5]~I .input_async_reset = "none";
defparam \serial_out[5]~I .input_power_up = "low";
defparam \serial_out[5]~I .input_register_mode = "none";
defparam \serial_out[5]~I .input_sync_reset = "none";
defparam \serial_out[5]~I .oe_async_reset = "none";
defparam \serial_out[5]~I .oe_power_up = "low";
defparam \serial_out[5]~I .oe_register_mode = "none";
defparam \serial_out[5]~I .oe_sync_reset = "none";
defparam \serial_out[5]~I .operation_mode = "output";
defparam \serial_out[5]~I .output_async_reset = "none";
defparam \serial_out[5]~I .output_power_up = "low";
defparam \serial_out[5]~I .output_register_mode = "none";
defparam \serial_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[6]~I (
	.datain(\dmem|ser|sbyte [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[6]));
// synopsys translate_off
defparam \serial_out[6]~I .input_async_reset = "none";
defparam \serial_out[6]~I .input_power_up = "low";
defparam \serial_out[6]~I .input_register_mode = "none";
defparam \serial_out[6]~I .input_sync_reset = "none";
defparam \serial_out[6]~I .oe_async_reset = "none";
defparam \serial_out[6]~I .oe_power_up = "low";
defparam \serial_out[6]~I .oe_register_mode = "none";
defparam \serial_out[6]~I .oe_sync_reset = "none";
defparam \serial_out[6]~I .operation_mode = "output";
defparam \serial_out[6]~I .output_async_reset = "none";
defparam \serial_out[6]~I .output_power_up = "low";
defparam \serial_out[6]~I .output_register_mode = "none";
defparam \serial_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_out[7]~I (
	.datain(\dmem|ser|sbyte [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_out[7]));
// synopsys translate_off
defparam \serial_out[7]~I .input_async_reset = "none";
defparam \serial_out[7]~I .input_power_up = "low";
defparam \serial_out[7]~I .input_register_mode = "none";
defparam \serial_out[7]~I .input_sync_reset = "none";
defparam \serial_out[7]~I .oe_async_reset = "none";
defparam \serial_out[7]~I .oe_power_up = "low";
defparam \serial_out[7]~I .oe_register_mode = "none";
defparam \serial_out[7]~I .oe_sync_reset = "none";
defparam \serial_out[7]~I .operation_mode = "output";
defparam \serial_out[7]~I .output_async_reset = "none";
defparam \serial_out[7]~I .output_power_up = "low";
defparam \serial_out[7]~I .output_register_mode = "none";
defparam \serial_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_rden_out~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_rden_out));
// synopsys translate_off
defparam \serial_rden_out~I .input_async_reset = "none";
defparam \serial_rden_out~I .input_power_up = "low";
defparam \serial_rden_out~I .input_register_mode = "none";
defparam \serial_rden_out~I .input_sync_reset = "none";
defparam \serial_rden_out~I .oe_async_reset = "none";
defparam \serial_rden_out~I .oe_power_up = "low";
defparam \serial_rden_out~I .oe_register_mode = "none";
defparam \serial_rden_out~I .oe_sync_reset = "none";
defparam \serial_rden_out~I .operation_mode = "output";
defparam \serial_rden_out~I .output_async_reset = "none";
defparam \serial_rden_out~I .output_power_up = "low";
defparam \serial_rden_out~I .output_register_mode = "none";
defparam \serial_rden_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \serial_wren_out~I (
	.datain(\dmem|ser|write_en~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(serial_wren_out));
// synopsys translate_off
defparam \serial_wren_out~I .input_async_reset = "none";
defparam \serial_wren_out~I .input_power_up = "low";
defparam \serial_wren_out~I .input_register_mode = "none";
defparam \serial_wren_out~I .input_sync_reset = "none";
defparam \serial_wren_out~I .oe_async_reset = "none";
defparam \serial_wren_out~I .oe_power_up = "low";
defparam \serial_wren_out~I .oe_register_mode = "none";
defparam \serial_wren_out~I .oe_sync_reset = "none";
defparam \serial_wren_out~I .operation_mode = "output";
defparam \serial_wren_out~I .output_async_reset = "none";
defparam \serial_wren_out~I .output_power_up = "low";
defparam \serial_wren_out~I .output_register_mode = "none";
defparam \serial_wren_out~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[0]~I (
	.datain(\mux5|output1[0]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[0]));
// synopsys translate_off
defparam \outputPC[0]~I .input_async_reset = "none";
defparam \outputPC[0]~I .input_power_up = "low";
defparam \outputPC[0]~I .input_register_mode = "none";
defparam \outputPC[0]~I .input_sync_reset = "none";
defparam \outputPC[0]~I .oe_async_reset = "none";
defparam \outputPC[0]~I .oe_power_up = "low";
defparam \outputPC[0]~I .oe_register_mode = "none";
defparam \outputPC[0]~I .oe_sync_reset = "none";
defparam \outputPC[0]~I .operation_mode = "output";
defparam \outputPC[0]~I .output_async_reset = "none";
defparam \outputPC[0]~I .output_power_up = "low";
defparam \outputPC[0]~I .output_register_mode = "none";
defparam \outputPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[1]~I (
	.datain(\mux5|output1[1]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[1]));
// synopsys translate_off
defparam \outputPC[1]~I .input_async_reset = "none";
defparam \outputPC[1]~I .input_power_up = "low";
defparam \outputPC[1]~I .input_register_mode = "none";
defparam \outputPC[1]~I .input_sync_reset = "none";
defparam \outputPC[1]~I .oe_async_reset = "none";
defparam \outputPC[1]~I .oe_power_up = "low";
defparam \outputPC[1]~I .oe_register_mode = "none";
defparam \outputPC[1]~I .oe_sync_reset = "none";
defparam \outputPC[1]~I .operation_mode = "output";
defparam \outputPC[1]~I .output_async_reset = "none";
defparam \outputPC[1]~I .output_power_up = "low";
defparam \outputPC[1]~I .output_register_mode = "none";
defparam \outputPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[2]~I (
	.datain(\mux5|output1[2]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[2]));
// synopsys translate_off
defparam \outputPC[2]~I .input_async_reset = "none";
defparam \outputPC[2]~I .input_power_up = "low";
defparam \outputPC[2]~I .input_register_mode = "none";
defparam \outputPC[2]~I .input_sync_reset = "none";
defparam \outputPC[2]~I .oe_async_reset = "none";
defparam \outputPC[2]~I .oe_power_up = "low";
defparam \outputPC[2]~I .oe_register_mode = "none";
defparam \outputPC[2]~I .oe_sync_reset = "none";
defparam \outputPC[2]~I .operation_mode = "output";
defparam \outputPC[2]~I .output_async_reset = "none";
defparam \outputPC[2]~I .output_power_up = "low";
defparam \outputPC[2]~I .output_register_mode = "none";
defparam \outputPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[3]~I (
	.datain(\mux5|output1[3]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[3]));
// synopsys translate_off
defparam \outputPC[3]~I .input_async_reset = "none";
defparam \outputPC[3]~I .input_power_up = "low";
defparam \outputPC[3]~I .input_register_mode = "none";
defparam \outputPC[3]~I .input_sync_reset = "none";
defparam \outputPC[3]~I .oe_async_reset = "none";
defparam \outputPC[3]~I .oe_power_up = "low";
defparam \outputPC[3]~I .oe_register_mode = "none";
defparam \outputPC[3]~I .oe_sync_reset = "none";
defparam \outputPC[3]~I .operation_mode = "output";
defparam \outputPC[3]~I .output_async_reset = "none";
defparam \outputPC[3]~I .output_power_up = "low";
defparam \outputPC[3]~I .output_register_mode = "none";
defparam \outputPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[4]~I (
	.datain(\mux5|output1[4]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[4]));
// synopsys translate_off
defparam \outputPC[4]~I .input_async_reset = "none";
defparam \outputPC[4]~I .input_power_up = "low";
defparam \outputPC[4]~I .input_register_mode = "none";
defparam \outputPC[4]~I .input_sync_reset = "none";
defparam \outputPC[4]~I .oe_async_reset = "none";
defparam \outputPC[4]~I .oe_power_up = "low";
defparam \outputPC[4]~I .oe_register_mode = "none";
defparam \outputPC[4]~I .oe_sync_reset = "none";
defparam \outputPC[4]~I .operation_mode = "output";
defparam \outputPC[4]~I .output_async_reset = "none";
defparam \outputPC[4]~I .output_power_up = "low";
defparam \outputPC[4]~I .output_register_mode = "none";
defparam \outputPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[5]~I (
	.datain(\mux5|output1[5]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[5]));
// synopsys translate_off
defparam \outputPC[5]~I .input_async_reset = "none";
defparam \outputPC[5]~I .input_power_up = "low";
defparam \outputPC[5]~I .input_register_mode = "none";
defparam \outputPC[5]~I .input_sync_reset = "none";
defparam \outputPC[5]~I .oe_async_reset = "none";
defparam \outputPC[5]~I .oe_power_up = "low";
defparam \outputPC[5]~I .oe_register_mode = "none";
defparam \outputPC[5]~I .oe_sync_reset = "none";
defparam \outputPC[5]~I .operation_mode = "output";
defparam \outputPC[5]~I .output_async_reset = "none";
defparam \outputPC[5]~I .output_power_up = "low";
defparam \outputPC[5]~I .output_register_mode = "none";
defparam \outputPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[6]~I (
	.datain(\mux5|output1[6]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[6]));
// synopsys translate_off
defparam \outputPC[6]~I .input_async_reset = "none";
defparam \outputPC[6]~I .input_power_up = "low";
defparam \outputPC[6]~I .input_register_mode = "none";
defparam \outputPC[6]~I .input_sync_reset = "none";
defparam \outputPC[6]~I .oe_async_reset = "none";
defparam \outputPC[6]~I .oe_power_up = "low";
defparam \outputPC[6]~I .oe_register_mode = "none";
defparam \outputPC[6]~I .oe_sync_reset = "none";
defparam \outputPC[6]~I .operation_mode = "output";
defparam \outputPC[6]~I .output_async_reset = "none";
defparam \outputPC[6]~I .output_power_up = "low";
defparam \outputPC[6]~I .output_register_mode = "none";
defparam \outputPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[7]~I (
	.datain(\mux5|output1[7]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[7]));
// synopsys translate_off
defparam \outputPC[7]~I .input_async_reset = "none";
defparam \outputPC[7]~I .input_power_up = "low";
defparam \outputPC[7]~I .input_register_mode = "none";
defparam \outputPC[7]~I .input_sync_reset = "none";
defparam \outputPC[7]~I .oe_async_reset = "none";
defparam \outputPC[7]~I .oe_power_up = "low";
defparam \outputPC[7]~I .oe_register_mode = "none";
defparam \outputPC[7]~I .oe_sync_reset = "none";
defparam \outputPC[7]~I .operation_mode = "output";
defparam \outputPC[7]~I .output_async_reset = "none";
defparam \outputPC[7]~I .output_power_up = "low";
defparam \outputPC[7]~I .output_register_mode = "none";
defparam \outputPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[8]~I (
	.datain(\mux5|output1[8]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[8]));
// synopsys translate_off
defparam \outputPC[8]~I .input_async_reset = "none";
defparam \outputPC[8]~I .input_power_up = "low";
defparam \outputPC[8]~I .input_register_mode = "none";
defparam \outputPC[8]~I .input_sync_reset = "none";
defparam \outputPC[8]~I .oe_async_reset = "none";
defparam \outputPC[8]~I .oe_power_up = "low";
defparam \outputPC[8]~I .oe_register_mode = "none";
defparam \outputPC[8]~I .oe_sync_reset = "none";
defparam \outputPC[8]~I .operation_mode = "output";
defparam \outputPC[8]~I .output_async_reset = "none";
defparam \outputPC[8]~I .output_power_up = "low";
defparam \outputPC[8]~I .output_register_mode = "none";
defparam \outputPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[9]~I (
	.datain(\mux5|output1[9]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[9]));
// synopsys translate_off
defparam \outputPC[9]~I .input_async_reset = "none";
defparam \outputPC[9]~I .input_power_up = "low";
defparam \outputPC[9]~I .input_register_mode = "none";
defparam \outputPC[9]~I .input_sync_reset = "none";
defparam \outputPC[9]~I .oe_async_reset = "none";
defparam \outputPC[9]~I .oe_power_up = "low";
defparam \outputPC[9]~I .oe_register_mode = "none";
defparam \outputPC[9]~I .oe_sync_reset = "none";
defparam \outputPC[9]~I .operation_mode = "output";
defparam \outputPC[9]~I .output_async_reset = "none";
defparam \outputPC[9]~I .output_power_up = "low";
defparam \outputPC[9]~I .output_register_mode = "none";
defparam \outputPC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[10]~I (
	.datain(\mux5|output1[10]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[10]));
// synopsys translate_off
defparam \outputPC[10]~I .input_async_reset = "none";
defparam \outputPC[10]~I .input_power_up = "low";
defparam \outputPC[10]~I .input_register_mode = "none";
defparam \outputPC[10]~I .input_sync_reset = "none";
defparam \outputPC[10]~I .oe_async_reset = "none";
defparam \outputPC[10]~I .oe_power_up = "low";
defparam \outputPC[10]~I .oe_register_mode = "none";
defparam \outputPC[10]~I .oe_sync_reset = "none";
defparam \outputPC[10]~I .operation_mode = "output";
defparam \outputPC[10]~I .output_async_reset = "none";
defparam \outputPC[10]~I .output_power_up = "low";
defparam \outputPC[10]~I .output_register_mode = "none";
defparam \outputPC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[11]~I (
	.datain(\mux5|output1[11]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[11]));
// synopsys translate_off
defparam \outputPC[11]~I .input_async_reset = "none";
defparam \outputPC[11]~I .input_power_up = "low";
defparam \outputPC[11]~I .input_register_mode = "none";
defparam \outputPC[11]~I .input_sync_reset = "none";
defparam \outputPC[11]~I .oe_async_reset = "none";
defparam \outputPC[11]~I .oe_power_up = "low";
defparam \outputPC[11]~I .oe_register_mode = "none";
defparam \outputPC[11]~I .oe_sync_reset = "none";
defparam \outputPC[11]~I .operation_mode = "output";
defparam \outputPC[11]~I .output_async_reset = "none";
defparam \outputPC[11]~I .output_power_up = "low";
defparam \outputPC[11]~I .output_register_mode = "none";
defparam \outputPC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[12]~I (
	.datain(\mux5|output1[12]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[12]));
// synopsys translate_off
defparam \outputPC[12]~I .input_async_reset = "none";
defparam \outputPC[12]~I .input_power_up = "low";
defparam \outputPC[12]~I .input_register_mode = "none";
defparam \outputPC[12]~I .input_sync_reset = "none";
defparam \outputPC[12]~I .oe_async_reset = "none";
defparam \outputPC[12]~I .oe_power_up = "low";
defparam \outputPC[12]~I .oe_register_mode = "none";
defparam \outputPC[12]~I .oe_sync_reset = "none";
defparam \outputPC[12]~I .operation_mode = "output";
defparam \outputPC[12]~I .output_async_reset = "none";
defparam \outputPC[12]~I .output_power_up = "low";
defparam \outputPC[12]~I .output_register_mode = "none";
defparam \outputPC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[13]~I (
	.datain(\mux5|output1[13]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[13]));
// synopsys translate_off
defparam \outputPC[13]~I .input_async_reset = "none";
defparam \outputPC[13]~I .input_power_up = "low";
defparam \outputPC[13]~I .input_register_mode = "none";
defparam \outputPC[13]~I .input_sync_reset = "none";
defparam \outputPC[13]~I .oe_async_reset = "none";
defparam \outputPC[13]~I .oe_power_up = "low";
defparam \outputPC[13]~I .oe_register_mode = "none";
defparam \outputPC[13]~I .oe_sync_reset = "none";
defparam \outputPC[13]~I .operation_mode = "output";
defparam \outputPC[13]~I .output_async_reset = "none";
defparam \outputPC[13]~I .output_power_up = "low";
defparam \outputPC[13]~I .output_register_mode = "none";
defparam \outputPC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[14]~I (
	.datain(\mux5|output1[14]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[14]));
// synopsys translate_off
defparam \outputPC[14]~I .input_async_reset = "none";
defparam \outputPC[14]~I .input_power_up = "low";
defparam \outputPC[14]~I .input_register_mode = "none";
defparam \outputPC[14]~I .input_sync_reset = "none";
defparam \outputPC[14]~I .oe_async_reset = "none";
defparam \outputPC[14]~I .oe_power_up = "low";
defparam \outputPC[14]~I .oe_register_mode = "none";
defparam \outputPC[14]~I .oe_sync_reset = "none";
defparam \outputPC[14]~I .operation_mode = "output";
defparam \outputPC[14]~I .output_async_reset = "none";
defparam \outputPC[14]~I .output_power_up = "low";
defparam \outputPC[14]~I .output_register_mode = "none";
defparam \outputPC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[15]~I (
	.datain(\mux5|output1[15]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[15]));
// synopsys translate_off
defparam \outputPC[15]~I .input_async_reset = "none";
defparam \outputPC[15]~I .input_power_up = "low";
defparam \outputPC[15]~I .input_register_mode = "none";
defparam \outputPC[15]~I .input_sync_reset = "none";
defparam \outputPC[15]~I .oe_async_reset = "none";
defparam \outputPC[15]~I .oe_power_up = "low";
defparam \outputPC[15]~I .oe_register_mode = "none";
defparam \outputPC[15]~I .oe_sync_reset = "none";
defparam \outputPC[15]~I .operation_mode = "output";
defparam \outputPC[15]~I .output_async_reset = "none";
defparam \outputPC[15]~I .output_power_up = "low";
defparam \outputPC[15]~I .output_register_mode = "none";
defparam \outputPC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[16]~I (
	.datain(\mux5|output1[16]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[16]));
// synopsys translate_off
defparam \outputPC[16]~I .input_async_reset = "none";
defparam \outputPC[16]~I .input_power_up = "low";
defparam \outputPC[16]~I .input_register_mode = "none";
defparam \outputPC[16]~I .input_sync_reset = "none";
defparam \outputPC[16]~I .oe_async_reset = "none";
defparam \outputPC[16]~I .oe_power_up = "low";
defparam \outputPC[16]~I .oe_register_mode = "none";
defparam \outputPC[16]~I .oe_sync_reset = "none";
defparam \outputPC[16]~I .operation_mode = "output";
defparam \outputPC[16]~I .output_async_reset = "none";
defparam \outputPC[16]~I .output_power_up = "low";
defparam \outputPC[16]~I .output_register_mode = "none";
defparam \outputPC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[17]~I (
	.datain(\mux5|output1[17]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[17]));
// synopsys translate_off
defparam \outputPC[17]~I .input_async_reset = "none";
defparam \outputPC[17]~I .input_power_up = "low";
defparam \outputPC[17]~I .input_register_mode = "none";
defparam \outputPC[17]~I .input_sync_reset = "none";
defparam \outputPC[17]~I .oe_async_reset = "none";
defparam \outputPC[17]~I .oe_power_up = "low";
defparam \outputPC[17]~I .oe_register_mode = "none";
defparam \outputPC[17]~I .oe_sync_reset = "none";
defparam \outputPC[17]~I .operation_mode = "output";
defparam \outputPC[17]~I .output_async_reset = "none";
defparam \outputPC[17]~I .output_power_up = "low";
defparam \outputPC[17]~I .output_register_mode = "none";
defparam \outputPC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[18]~I (
	.datain(\mux5|output1[18]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[18]));
// synopsys translate_off
defparam \outputPC[18]~I .input_async_reset = "none";
defparam \outputPC[18]~I .input_power_up = "low";
defparam \outputPC[18]~I .input_register_mode = "none";
defparam \outputPC[18]~I .input_sync_reset = "none";
defparam \outputPC[18]~I .oe_async_reset = "none";
defparam \outputPC[18]~I .oe_power_up = "low";
defparam \outputPC[18]~I .oe_register_mode = "none";
defparam \outputPC[18]~I .oe_sync_reset = "none";
defparam \outputPC[18]~I .operation_mode = "output";
defparam \outputPC[18]~I .output_async_reset = "none";
defparam \outputPC[18]~I .output_power_up = "low";
defparam \outputPC[18]~I .output_register_mode = "none";
defparam \outputPC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[19]~I (
	.datain(\mux5|output1[19]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[19]));
// synopsys translate_off
defparam \outputPC[19]~I .input_async_reset = "none";
defparam \outputPC[19]~I .input_power_up = "low";
defparam \outputPC[19]~I .input_register_mode = "none";
defparam \outputPC[19]~I .input_sync_reset = "none";
defparam \outputPC[19]~I .oe_async_reset = "none";
defparam \outputPC[19]~I .oe_power_up = "low";
defparam \outputPC[19]~I .oe_register_mode = "none";
defparam \outputPC[19]~I .oe_sync_reset = "none";
defparam \outputPC[19]~I .operation_mode = "output";
defparam \outputPC[19]~I .output_async_reset = "none";
defparam \outputPC[19]~I .output_power_up = "low";
defparam \outputPC[19]~I .output_register_mode = "none";
defparam \outputPC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[20]~I (
	.datain(\mux5|output1[20]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[20]));
// synopsys translate_off
defparam \outputPC[20]~I .input_async_reset = "none";
defparam \outputPC[20]~I .input_power_up = "low";
defparam \outputPC[20]~I .input_register_mode = "none";
defparam \outputPC[20]~I .input_sync_reset = "none";
defparam \outputPC[20]~I .oe_async_reset = "none";
defparam \outputPC[20]~I .oe_power_up = "low";
defparam \outputPC[20]~I .oe_register_mode = "none";
defparam \outputPC[20]~I .oe_sync_reset = "none";
defparam \outputPC[20]~I .operation_mode = "output";
defparam \outputPC[20]~I .output_async_reset = "none";
defparam \outputPC[20]~I .output_power_up = "low";
defparam \outputPC[20]~I .output_register_mode = "none";
defparam \outputPC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[21]~I (
	.datain(\mux5|output1[21]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[21]));
// synopsys translate_off
defparam \outputPC[21]~I .input_async_reset = "none";
defparam \outputPC[21]~I .input_power_up = "low";
defparam \outputPC[21]~I .input_register_mode = "none";
defparam \outputPC[21]~I .input_sync_reset = "none";
defparam \outputPC[21]~I .oe_async_reset = "none";
defparam \outputPC[21]~I .oe_power_up = "low";
defparam \outputPC[21]~I .oe_register_mode = "none";
defparam \outputPC[21]~I .oe_sync_reset = "none";
defparam \outputPC[21]~I .operation_mode = "output";
defparam \outputPC[21]~I .output_async_reset = "none";
defparam \outputPC[21]~I .output_power_up = "low";
defparam \outputPC[21]~I .output_register_mode = "none";
defparam \outputPC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[22]~I (
	.datain(\mux5|output1[22]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[22]));
// synopsys translate_off
defparam \outputPC[22]~I .input_async_reset = "none";
defparam \outputPC[22]~I .input_power_up = "low";
defparam \outputPC[22]~I .input_register_mode = "none";
defparam \outputPC[22]~I .input_sync_reset = "none";
defparam \outputPC[22]~I .oe_async_reset = "none";
defparam \outputPC[22]~I .oe_power_up = "low";
defparam \outputPC[22]~I .oe_register_mode = "none";
defparam \outputPC[22]~I .oe_sync_reset = "none";
defparam \outputPC[22]~I .operation_mode = "output";
defparam \outputPC[22]~I .output_async_reset = "none";
defparam \outputPC[22]~I .output_power_up = "low";
defparam \outputPC[22]~I .output_register_mode = "none";
defparam \outputPC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[23]~I (
	.datain(\mux5|output1[23]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[23]));
// synopsys translate_off
defparam \outputPC[23]~I .input_async_reset = "none";
defparam \outputPC[23]~I .input_power_up = "low";
defparam \outputPC[23]~I .input_register_mode = "none";
defparam \outputPC[23]~I .input_sync_reset = "none";
defparam \outputPC[23]~I .oe_async_reset = "none";
defparam \outputPC[23]~I .oe_power_up = "low";
defparam \outputPC[23]~I .oe_register_mode = "none";
defparam \outputPC[23]~I .oe_sync_reset = "none";
defparam \outputPC[23]~I .operation_mode = "output";
defparam \outputPC[23]~I .output_async_reset = "none";
defparam \outputPC[23]~I .output_power_up = "low";
defparam \outputPC[23]~I .output_register_mode = "none";
defparam \outputPC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[24]~I (
	.datain(\mux5|output1[24]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[24]));
// synopsys translate_off
defparam \outputPC[24]~I .input_async_reset = "none";
defparam \outputPC[24]~I .input_power_up = "low";
defparam \outputPC[24]~I .input_register_mode = "none";
defparam \outputPC[24]~I .input_sync_reset = "none";
defparam \outputPC[24]~I .oe_async_reset = "none";
defparam \outputPC[24]~I .oe_power_up = "low";
defparam \outputPC[24]~I .oe_register_mode = "none";
defparam \outputPC[24]~I .oe_sync_reset = "none";
defparam \outputPC[24]~I .operation_mode = "output";
defparam \outputPC[24]~I .output_async_reset = "none";
defparam \outputPC[24]~I .output_power_up = "low";
defparam \outputPC[24]~I .output_register_mode = "none";
defparam \outputPC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[25]~I (
	.datain(\mux5|output1[25]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[25]));
// synopsys translate_off
defparam \outputPC[25]~I .input_async_reset = "none";
defparam \outputPC[25]~I .input_power_up = "low";
defparam \outputPC[25]~I .input_register_mode = "none";
defparam \outputPC[25]~I .input_sync_reset = "none";
defparam \outputPC[25]~I .oe_async_reset = "none";
defparam \outputPC[25]~I .oe_power_up = "low";
defparam \outputPC[25]~I .oe_register_mode = "none";
defparam \outputPC[25]~I .oe_sync_reset = "none";
defparam \outputPC[25]~I .operation_mode = "output";
defparam \outputPC[25]~I .output_async_reset = "none";
defparam \outputPC[25]~I .output_power_up = "low";
defparam \outputPC[25]~I .output_register_mode = "none";
defparam \outputPC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[26]~I (
	.datain(\mux5|output1[26]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[26]));
// synopsys translate_off
defparam \outputPC[26]~I .input_async_reset = "none";
defparam \outputPC[26]~I .input_power_up = "low";
defparam \outputPC[26]~I .input_register_mode = "none";
defparam \outputPC[26]~I .input_sync_reset = "none";
defparam \outputPC[26]~I .oe_async_reset = "none";
defparam \outputPC[26]~I .oe_power_up = "low";
defparam \outputPC[26]~I .oe_register_mode = "none";
defparam \outputPC[26]~I .oe_sync_reset = "none";
defparam \outputPC[26]~I .operation_mode = "output";
defparam \outputPC[26]~I .output_async_reset = "none";
defparam \outputPC[26]~I .output_power_up = "low";
defparam \outputPC[26]~I .output_register_mode = "none";
defparam \outputPC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[27]~I (
	.datain(\mux5|output1[27]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[27]));
// synopsys translate_off
defparam \outputPC[27]~I .input_async_reset = "none";
defparam \outputPC[27]~I .input_power_up = "low";
defparam \outputPC[27]~I .input_register_mode = "none";
defparam \outputPC[27]~I .input_sync_reset = "none";
defparam \outputPC[27]~I .oe_async_reset = "none";
defparam \outputPC[27]~I .oe_power_up = "low";
defparam \outputPC[27]~I .oe_register_mode = "none";
defparam \outputPC[27]~I .oe_sync_reset = "none";
defparam \outputPC[27]~I .operation_mode = "output";
defparam \outputPC[27]~I .output_async_reset = "none";
defparam \outputPC[27]~I .output_power_up = "low";
defparam \outputPC[27]~I .output_register_mode = "none";
defparam \outputPC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[28]~I (
	.datain(\mux5|output1[28]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[28]));
// synopsys translate_off
defparam \outputPC[28]~I .input_async_reset = "none";
defparam \outputPC[28]~I .input_power_up = "low";
defparam \outputPC[28]~I .input_register_mode = "none";
defparam \outputPC[28]~I .input_sync_reset = "none";
defparam \outputPC[28]~I .oe_async_reset = "none";
defparam \outputPC[28]~I .oe_power_up = "low";
defparam \outputPC[28]~I .oe_register_mode = "none";
defparam \outputPC[28]~I .oe_sync_reset = "none";
defparam \outputPC[28]~I .operation_mode = "output";
defparam \outputPC[28]~I .output_async_reset = "none";
defparam \outputPC[28]~I .output_power_up = "low";
defparam \outputPC[28]~I .output_register_mode = "none";
defparam \outputPC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[29]~I (
	.datain(\mux5|output1[29]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[29]));
// synopsys translate_off
defparam \outputPC[29]~I .input_async_reset = "none";
defparam \outputPC[29]~I .input_power_up = "low";
defparam \outputPC[29]~I .input_register_mode = "none";
defparam \outputPC[29]~I .input_sync_reset = "none";
defparam \outputPC[29]~I .oe_async_reset = "none";
defparam \outputPC[29]~I .oe_power_up = "low";
defparam \outputPC[29]~I .oe_register_mode = "none";
defparam \outputPC[29]~I .oe_sync_reset = "none";
defparam \outputPC[29]~I .operation_mode = "output";
defparam \outputPC[29]~I .output_async_reset = "none";
defparam \outputPC[29]~I .output_power_up = "low";
defparam \outputPC[29]~I .output_register_mode = "none";
defparam \outputPC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[30]~I (
	.datain(\mux5|output1[30]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[30]));
// synopsys translate_off
defparam \outputPC[30]~I .input_async_reset = "none";
defparam \outputPC[30]~I .input_power_up = "low";
defparam \outputPC[30]~I .input_register_mode = "none";
defparam \outputPC[30]~I .input_sync_reset = "none";
defparam \outputPC[30]~I .oe_async_reset = "none";
defparam \outputPC[30]~I .oe_power_up = "low";
defparam \outputPC[30]~I .oe_register_mode = "none";
defparam \outputPC[30]~I .oe_sync_reset = "none";
defparam \outputPC[30]~I .operation_mode = "output";
defparam \outputPC[30]~I .output_async_reset = "none";
defparam \outputPC[30]~I .output_power_up = "low";
defparam \outputPC[30]~I .output_register_mode = "none";
defparam \outputPC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputPC[31]~I (
	.datain(\mux5|output1[31]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputPC[31]));
// synopsys translate_off
defparam \outputPC[31]~I .input_async_reset = "none";
defparam \outputPC[31]~I .input_power_up = "low";
defparam \outputPC[31]~I .input_register_mode = "none";
defparam \outputPC[31]~I .input_sync_reset = "none";
defparam \outputPC[31]~I .oe_async_reset = "none";
defparam \outputPC[31]~I .oe_power_up = "low";
defparam \outputPC[31]~I .oe_register_mode = "none";
defparam \outputPC[31]~I .oe_sync_reset = "none";
defparam \outputPC[31]~I .operation_mode = "output";
defparam \outputPC[31]~I .output_async_reset = "none";
defparam \outputPC[31]~I .output_power_up = "low";
defparam \outputPC[31]~I .output_register_mode = "none";
defparam \outputPC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[0]~I (
	.datain(\mux7|output1[0]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[0]));
// synopsys translate_off
defparam \outputwriteDataOrPC[0]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[0]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[0]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[0]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[0]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[0]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[0]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[0]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[0]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[0]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[0]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[0]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[1]~I (
	.datain(\mux7|output1[1]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[1]));
// synopsys translate_off
defparam \outputwriteDataOrPC[1]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[1]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[1]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[1]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[1]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[1]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[1]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[1]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[1]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[1]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[1]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[1]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[2]~I (
	.datain(\mux7|output1[2]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[2]));
// synopsys translate_off
defparam \outputwriteDataOrPC[2]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[2]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[2]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[2]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[2]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[2]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[2]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[2]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[2]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[2]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[2]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[2]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[3]~I (
	.datain(\mux7|output1[3]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[3]));
// synopsys translate_off
defparam \outputwriteDataOrPC[3]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[3]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[3]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[3]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[3]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[3]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[3]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[3]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[3]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[3]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[3]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[3]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[4]~I (
	.datain(\mux7|output1[4]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[4]));
// synopsys translate_off
defparam \outputwriteDataOrPC[4]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[4]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[4]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[4]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[4]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[4]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[4]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[4]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[4]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[4]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[4]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[4]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[5]~I (
	.datain(\mux7|output1[5]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[5]));
// synopsys translate_off
defparam \outputwriteDataOrPC[5]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[5]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[5]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[5]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[5]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[5]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[5]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[5]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[5]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[5]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[5]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[5]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[6]~I (
	.datain(\mux7|output1[6]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[6]));
// synopsys translate_off
defparam \outputwriteDataOrPC[6]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[6]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[6]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[6]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[6]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[6]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[6]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[6]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[6]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[6]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[6]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[6]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[7]~I (
	.datain(\mux7|output1[7]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[7]));
// synopsys translate_off
defparam \outputwriteDataOrPC[7]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[7]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[7]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[7]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[7]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[7]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[7]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[7]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[7]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[7]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[7]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[7]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[8]~I (
	.datain(\mux7|output1[8]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[8]));
// synopsys translate_off
defparam \outputwriteDataOrPC[8]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[8]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[8]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[8]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[8]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[8]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[8]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[8]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[8]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[8]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[8]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[8]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[9]~I (
	.datain(\mux7|output1[9]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[9]));
// synopsys translate_off
defparam \outputwriteDataOrPC[9]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[9]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[9]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[9]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[9]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[9]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[9]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[9]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[9]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[9]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[9]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[9]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[10]~I (
	.datain(\mux7|output1[10]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[10]));
// synopsys translate_off
defparam \outputwriteDataOrPC[10]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[10]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[10]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[10]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[10]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[10]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[10]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[10]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[10]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[10]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[10]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[10]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[11]~I (
	.datain(\mux7|output1[11]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[11]));
// synopsys translate_off
defparam \outputwriteDataOrPC[11]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[11]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[11]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[11]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[11]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[11]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[11]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[11]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[11]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[11]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[11]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[11]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[12]~I (
	.datain(\mux7|output1[12]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[12]));
// synopsys translate_off
defparam \outputwriteDataOrPC[12]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[12]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[12]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[12]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[12]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[12]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[12]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[12]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[12]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[12]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[12]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[12]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[13]~I (
	.datain(\mux7|output1[13]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[13]));
// synopsys translate_off
defparam \outputwriteDataOrPC[13]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[13]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[13]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[13]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[13]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[13]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[13]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[13]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[13]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[13]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[13]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[13]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[14]~I (
	.datain(\mux7|output1[14]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[14]));
// synopsys translate_off
defparam \outputwriteDataOrPC[14]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[14]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[14]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[14]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[14]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[14]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[14]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[14]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[14]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[14]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[14]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[14]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[15]~I (
	.datain(\mux7|output1[15]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[15]));
// synopsys translate_off
defparam \outputwriteDataOrPC[15]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[15]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[15]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[15]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[15]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[15]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[15]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[15]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[15]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[15]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[15]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[15]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[16]~I (
	.datain(\mux7|output1[16]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[16]));
// synopsys translate_off
defparam \outputwriteDataOrPC[16]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[16]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[16]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[16]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[16]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[16]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[16]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[16]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[16]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[16]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[16]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[16]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[17]~I (
	.datain(\mux7|output1[17]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[17]));
// synopsys translate_off
defparam \outputwriteDataOrPC[17]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[17]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[17]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[17]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[17]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[17]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[17]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[17]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[17]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[17]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[17]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[17]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[18]~I (
	.datain(\mux7|output1[18]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[18]));
// synopsys translate_off
defparam \outputwriteDataOrPC[18]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[18]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[18]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[18]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[18]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[18]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[18]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[18]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[18]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[18]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[18]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[18]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[19]~I (
	.datain(\mux7|output1[19]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[19]));
// synopsys translate_off
defparam \outputwriteDataOrPC[19]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[19]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[19]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[19]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[19]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[19]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[19]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[19]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[19]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[19]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[19]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[19]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[20]~I (
	.datain(\mux7|output1[20]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[20]));
// synopsys translate_off
defparam \outputwriteDataOrPC[20]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[20]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[20]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[20]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[20]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[20]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[20]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[20]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[20]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[20]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[20]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[20]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[21]~I (
	.datain(\mux7|output1[21]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[21]));
// synopsys translate_off
defparam \outputwriteDataOrPC[21]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[21]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[21]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[21]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[21]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[21]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[21]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[21]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[21]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[21]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[21]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[21]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[22]~I (
	.datain(\mux7|output1[22]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[22]));
// synopsys translate_off
defparam \outputwriteDataOrPC[22]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[22]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[22]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[22]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[22]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[22]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[22]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[22]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[22]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[22]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[22]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[22]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[23]~I (
	.datain(\mux7|output1[23]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[23]));
// synopsys translate_off
defparam \outputwriteDataOrPC[23]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[23]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[23]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[23]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[23]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[23]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[23]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[23]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[23]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[23]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[23]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[23]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[24]~I (
	.datain(\mux7|output1[24]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[24]));
// synopsys translate_off
defparam \outputwriteDataOrPC[24]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[24]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[24]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[24]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[24]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[24]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[24]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[24]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[24]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[24]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[24]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[24]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[25]~I (
	.datain(\mux7|output1[25]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[25]));
// synopsys translate_off
defparam \outputwriteDataOrPC[25]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[25]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[25]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[25]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[25]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[25]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[25]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[25]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[25]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[25]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[25]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[25]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[26]~I (
	.datain(\mux7|output1[26]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[26]));
// synopsys translate_off
defparam \outputwriteDataOrPC[26]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[26]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[26]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[26]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[26]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[26]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[26]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[26]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[26]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[26]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[26]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[26]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[27]~I (
	.datain(\mux7|output1[27]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[27]));
// synopsys translate_off
defparam \outputwriteDataOrPC[27]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[27]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[27]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[27]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[27]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[27]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[27]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[27]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[27]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[27]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[27]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[27]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[28]~I (
	.datain(\mux7|output1[28]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[28]));
// synopsys translate_off
defparam \outputwriteDataOrPC[28]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[28]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[28]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[28]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[28]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[28]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[28]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[28]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[28]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[28]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[28]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[28]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[29]~I (
	.datain(\mux7|output1[29]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[29]));
// synopsys translate_off
defparam \outputwriteDataOrPC[29]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[29]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[29]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[29]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[29]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[29]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[29]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[29]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[29]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[29]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[29]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[29]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[30]~I (
	.datain(\mux7|output1[30]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[30]));
// synopsys translate_off
defparam \outputwriteDataOrPC[30]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[30]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[30]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[30]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[30]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[30]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[30]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[30]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[30]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[30]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[30]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[30]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputwriteDataOrPC[31]~I (
	.datain(\mux7|output1[31]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputwriteDataOrPC[31]));
// synopsys translate_off
defparam \outputwriteDataOrPC[31]~I .input_async_reset = "none";
defparam \outputwriteDataOrPC[31]~I .input_power_up = "low";
defparam \outputwriteDataOrPC[31]~I .input_register_mode = "none";
defparam \outputwriteDataOrPC[31]~I .input_sync_reset = "none";
defparam \outputwriteDataOrPC[31]~I .oe_async_reset = "none";
defparam \outputwriteDataOrPC[31]~I .oe_power_up = "low";
defparam \outputwriteDataOrPC[31]~I .oe_register_mode = "none";
defparam \outputwriteDataOrPC[31]~I .oe_sync_reset = "none";
defparam \outputwriteDataOrPC[31]~I .operation_mode = "output";
defparam \outputwriteDataOrPC[31]~I .output_async_reset = "none";
defparam \outputwriteDataOrPC[31]~I .output_power_up = "low";
defparam \outputwriteDataOrPC[31]~I .output_register_mode = "none";
defparam \outputwriteDataOrPC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[0]~I (
	.datain(\clockcounter|counter [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[0]));
// synopsys translate_off
defparam \counter[0]~I .input_async_reset = "none";
defparam \counter[0]~I .input_power_up = "low";
defparam \counter[0]~I .input_register_mode = "none";
defparam \counter[0]~I .input_sync_reset = "none";
defparam \counter[0]~I .oe_async_reset = "none";
defparam \counter[0]~I .oe_power_up = "low";
defparam \counter[0]~I .oe_register_mode = "none";
defparam \counter[0]~I .oe_sync_reset = "none";
defparam \counter[0]~I .operation_mode = "output";
defparam \counter[0]~I .output_async_reset = "none";
defparam \counter[0]~I .output_power_up = "low";
defparam \counter[0]~I .output_register_mode = "none";
defparam \counter[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[1]~I (
	.datain(\clockcounter|counter [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[1]));
// synopsys translate_off
defparam \counter[1]~I .input_async_reset = "none";
defparam \counter[1]~I .input_power_up = "low";
defparam \counter[1]~I .input_register_mode = "none";
defparam \counter[1]~I .input_sync_reset = "none";
defparam \counter[1]~I .oe_async_reset = "none";
defparam \counter[1]~I .oe_power_up = "low";
defparam \counter[1]~I .oe_register_mode = "none";
defparam \counter[1]~I .oe_sync_reset = "none";
defparam \counter[1]~I .operation_mode = "output";
defparam \counter[1]~I .output_async_reset = "none";
defparam \counter[1]~I .output_power_up = "low";
defparam \counter[1]~I .output_register_mode = "none";
defparam \counter[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[2]~I (
	.datain(\clockcounter|counter [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[2]));
// synopsys translate_off
defparam \counter[2]~I .input_async_reset = "none";
defparam \counter[2]~I .input_power_up = "low";
defparam \counter[2]~I .input_register_mode = "none";
defparam \counter[2]~I .input_sync_reset = "none";
defparam \counter[2]~I .oe_async_reset = "none";
defparam \counter[2]~I .oe_power_up = "low";
defparam \counter[2]~I .oe_register_mode = "none";
defparam \counter[2]~I .oe_sync_reset = "none";
defparam \counter[2]~I .operation_mode = "output";
defparam \counter[2]~I .output_async_reset = "none";
defparam \counter[2]~I .output_power_up = "low";
defparam \counter[2]~I .output_register_mode = "none";
defparam \counter[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[3]~I (
	.datain(\clockcounter|counter [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[3]));
// synopsys translate_off
defparam \counter[3]~I .input_async_reset = "none";
defparam \counter[3]~I .input_power_up = "low";
defparam \counter[3]~I .input_register_mode = "none";
defparam \counter[3]~I .input_sync_reset = "none";
defparam \counter[3]~I .oe_async_reset = "none";
defparam \counter[3]~I .oe_power_up = "low";
defparam \counter[3]~I .oe_register_mode = "none";
defparam \counter[3]~I .oe_sync_reset = "none";
defparam \counter[3]~I .operation_mode = "output";
defparam \counter[3]~I .output_async_reset = "none";
defparam \counter[3]~I .output_power_up = "low";
defparam \counter[3]~I .output_register_mode = "none";
defparam \counter[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[4]~I (
	.datain(\clockcounter|counter [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[4]));
// synopsys translate_off
defparam \counter[4]~I .input_async_reset = "none";
defparam \counter[4]~I .input_power_up = "low";
defparam \counter[4]~I .input_register_mode = "none";
defparam \counter[4]~I .input_sync_reset = "none";
defparam \counter[4]~I .oe_async_reset = "none";
defparam \counter[4]~I .oe_power_up = "low";
defparam \counter[4]~I .oe_register_mode = "none";
defparam \counter[4]~I .oe_sync_reset = "none";
defparam \counter[4]~I .operation_mode = "output";
defparam \counter[4]~I .output_async_reset = "none";
defparam \counter[4]~I .output_power_up = "low";
defparam \counter[4]~I .output_register_mode = "none";
defparam \counter[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[5]~I (
	.datain(\clockcounter|counter [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[5]));
// synopsys translate_off
defparam \counter[5]~I .input_async_reset = "none";
defparam \counter[5]~I .input_power_up = "low";
defparam \counter[5]~I .input_register_mode = "none";
defparam \counter[5]~I .input_sync_reset = "none";
defparam \counter[5]~I .oe_async_reset = "none";
defparam \counter[5]~I .oe_power_up = "low";
defparam \counter[5]~I .oe_register_mode = "none";
defparam \counter[5]~I .oe_sync_reset = "none";
defparam \counter[5]~I .operation_mode = "output";
defparam \counter[5]~I .output_async_reset = "none";
defparam \counter[5]~I .output_power_up = "low";
defparam \counter[5]~I .output_register_mode = "none";
defparam \counter[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[6]~I (
	.datain(\clockcounter|counter [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[6]));
// synopsys translate_off
defparam \counter[6]~I .input_async_reset = "none";
defparam \counter[6]~I .input_power_up = "low";
defparam \counter[6]~I .input_register_mode = "none";
defparam \counter[6]~I .input_sync_reset = "none";
defparam \counter[6]~I .oe_async_reset = "none";
defparam \counter[6]~I .oe_power_up = "low";
defparam \counter[6]~I .oe_register_mode = "none";
defparam \counter[6]~I .oe_sync_reset = "none";
defparam \counter[6]~I .operation_mode = "output";
defparam \counter[6]~I .output_async_reset = "none";
defparam \counter[6]~I .output_power_up = "low";
defparam \counter[6]~I .output_register_mode = "none";
defparam \counter[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[7]~I (
	.datain(\clockcounter|counter [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[7]));
// synopsys translate_off
defparam \counter[7]~I .input_async_reset = "none";
defparam \counter[7]~I .input_power_up = "low";
defparam \counter[7]~I .input_register_mode = "none";
defparam \counter[7]~I .input_sync_reset = "none";
defparam \counter[7]~I .oe_async_reset = "none";
defparam \counter[7]~I .oe_power_up = "low";
defparam \counter[7]~I .oe_register_mode = "none";
defparam \counter[7]~I .oe_sync_reset = "none";
defparam \counter[7]~I .operation_mode = "output";
defparam \counter[7]~I .output_async_reset = "none";
defparam \counter[7]~I .output_power_up = "low";
defparam \counter[7]~I .output_register_mode = "none";
defparam \counter[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[8]~I (
	.datain(\clockcounter|counter [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[8]));
// synopsys translate_off
defparam \counter[8]~I .input_async_reset = "none";
defparam \counter[8]~I .input_power_up = "low";
defparam \counter[8]~I .input_register_mode = "none";
defparam \counter[8]~I .input_sync_reset = "none";
defparam \counter[8]~I .oe_async_reset = "none";
defparam \counter[8]~I .oe_power_up = "low";
defparam \counter[8]~I .oe_register_mode = "none";
defparam \counter[8]~I .oe_sync_reset = "none";
defparam \counter[8]~I .operation_mode = "output";
defparam \counter[8]~I .output_async_reset = "none";
defparam \counter[8]~I .output_power_up = "low";
defparam \counter[8]~I .output_register_mode = "none";
defparam \counter[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[9]~I (
	.datain(\clockcounter|counter [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[9]));
// synopsys translate_off
defparam \counter[9]~I .input_async_reset = "none";
defparam \counter[9]~I .input_power_up = "low";
defparam \counter[9]~I .input_register_mode = "none";
defparam \counter[9]~I .input_sync_reset = "none";
defparam \counter[9]~I .oe_async_reset = "none";
defparam \counter[9]~I .oe_power_up = "low";
defparam \counter[9]~I .oe_register_mode = "none";
defparam \counter[9]~I .oe_sync_reset = "none";
defparam \counter[9]~I .operation_mode = "output";
defparam \counter[9]~I .output_async_reset = "none";
defparam \counter[9]~I .output_power_up = "low";
defparam \counter[9]~I .output_register_mode = "none";
defparam \counter[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[10]~I (
	.datain(\clockcounter|counter [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[10]));
// synopsys translate_off
defparam \counter[10]~I .input_async_reset = "none";
defparam \counter[10]~I .input_power_up = "low";
defparam \counter[10]~I .input_register_mode = "none";
defparam \counter[10]~I .input_sync_reset = "none";
defparam \counter[10]~I .oe_async_reset = "none";
defparam \counter[10]~I .oe_power_up = "low";
defparam \counter[10]~I .oe_register_mode = "none";
defparam \counter[10]~I .oe_sync_reset = "none";
defparam \counter[10]~I .operation_mode = "output";
defparam \counter[10]~I .output_async_reset = "none";
defparam \counter[10]~I .output_power_up = "low";
defparam \counter[10]~I .output_register_mode = "none";
defparam \counter[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[11]~I (
	.datain(\clockcounter|counter [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[11]));
// synopsys translate_off
defparam \counter[11]~I .input_async_reset = "none";
defparam \counter[11]~I .input_power_up = "low";
defparam \counter[11]~I .input_register_mode = "none";
defparam \counter[11]~I .input_sync_reset = "none";
defparam \counter[11]~I .oe_async_reset = "none";
defparam \counter[11]~I .oe_power_up = "low";
defparam \counter[11]~I .oe_register_mode = "none";
defparam \counter[11]~I .oe_sync_reset = "none";
defparam \counter[11]~I .operation_mode = "output";
defparam \counter[11]~I .output_async_reset = "none";
defparam \counter[11]~I .output_power_up = "low";
defparam \counter[11]~I .output_register_mode = "none";
defparam \counter[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[12]~I (
	.datain(\clockcounter|counter [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[12]));
// synopsys translate_off
defparam \counter[12]~I .input_async_reset = "none";
defparam \counter[12]~I .input_power_up = "low";
defparam \counter[12]~I .input_register_mode = "none";
defparam \counter[12]~I .input_sync_reset = "none";
defparam \counter[12]~I .oe_async_reset = "none";
defparam \counter[12]~I .oe_power_up = "low";
defparam \counter[12]~I .oe_register_mode = "none";
defparam \counter[12]~I .oe_sync_reset = "none";
defparam \counter[12]~I .operation_mode = "output";
defparam \counter[12]~I .output_async_reset = "none";
defparam \counter[12]~I .output_power_up = "low";
defparam \counter[12]~I .output_register_mode = "none";
defparam \counter[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[13]~I (
	.datain(\clockcounter|counter [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[13]));
// synopsys translate_off
defparam \counter[13]~I .input_async_reset = "none";
defparam \counter[13]~I .input_power_up = "low";
defparam \counter[13]~I .input_register_mode = "none";
defparam \counter[13]~I .input_sync_reset = "none";
defparam \counter[13]~I .oe_async_reset = "none";
defparam \counter[13]~I .oe_power_up = "low";
defparam \counter[13]~I .oe_register_mode = "none";
defparam \counter[13]~I .oe_sync_reset = "none";
defparam \counter[13]~I .operation_mode = "output";
defparam \counter[13]~I .output_async_reset = "none";
defparam \counter[13]~I .output_power_up = "low";
defparam \counter[13]~I .output_register_mode = "none";
defparam \counter[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[14]~I (
	.datain(\clockcounter|counter [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[14]));
// synopsys translate_off
defparam \counter[14]~I .input_async_reset = "none";
defparam \counter[14]~I .input_power_up = "low";
defparam \counter[14]~I .input_register_mode = "none";
defparam \counter[14]~I .input_sync_reset = "none";
defparam \counter[14]~I .oe_async_reset = "none";
defparam \counter[14]~I .oe_power_up = "low";
defparam \counter[14]~I .oe_register_mode = "none";
defparam \counter[14]~I .oe_sync_reset = "none";
defparam \counter[14]~I .operation_mode = "output";
defparam \counter[14]~I .output_async_reset = "none";
defparam \counter[14]~I .output_power_up = "low";
defparam \counter[14]~I .output_register_mode = "none";
defparam \counter[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[15]~I (
	.datain(\clockcounter|counter [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[15]));
// synopsys translate_off
defparam \counter[15]~I .input_async_reset = "none";
defparam \counter[15]~I .input_power_up = "low";
defparam \counter[15]~I .input_register_mode = "none";
defparam \counter[15]~I .input_sync_reset = "none";
defparam \counter[15]~I .oe_async_reset = "none";
defparam \counter[15]~I .oe_power_up = "low";
defparam \counter[15]~I .oe_register_mode = "none";
defparam \counter[15]~I .oe_sync_reset = "none";
defparam \counter[15]~I .operation_mode = "output";
defparam \counter[15]~I .output_async_reset = "none";
defparam \counter[15]~I .output_power_up = "low";
defparam \counter[15]~I .output_register_mode = "none";
defparam \counter[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[16]~I (
	.datain(\clockcounter|counter [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[16]));
// synopsys translate_off
defparam \counter[16]~I .input_async_reset = "none";
defparam \counter[16]~I .input_power_up = "low";
defparam \counter[16]~I .input_register_mode = "none";
defparam \counter[16]~I .input_sync_reset = "none";
defparam \counter[16]~I .oe_async_reset = "none";
defparam \counter[16]~I .oe_power_up = "low";
defparam \counter[16]~I .oe_register_mode = "none";
defparam \counter[16]~I .oe_sync_reset = "none";
defparam \counter[16]~I .operation_mode = "output";
defparam \counter[16]~I .output_async_reset = "none";
defparam \counter[16]~I .output_power_up = "low";
defparam \counter[16]~I .output_register_mode = "none";
defparam \counter[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[17]~I (
	.datain(\clockcounter|counter [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[17]));
// synopsys translate_off
defparam \counter[17]~I .input_async_reset = "none";
defparam \counter[17]~I .input_power_up = "low";
defparam \counter[17]~I .input_register_mode = "none";
defparam \counter[17]~I .input_sync_reset = "none";
defparam \counter[17]~I .oe_async_reset = "none";
defparam \counter[17]~I .oe_power_up = "low";
defparam \counter[17]~I .oe_register_mode = "none";
defparam \counter[17]~I .oe_sync_reset = "none";
defparam \counter[17]~I .operation_mode = "output";
defparam \counter[17]~I .output_async_reset = "none";
defparam \counter[17]~I .output_power_up = "low";
defparam \counter[17]~I .output_register_mode = "none";
defparam \counter[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[18]~I (
	.datain(\clockcounter|counter [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[18]));
// synopsys translate_off
defparam \counter[18]~I .input_async_reset = "none";
defparam \counter[18]~I .input_power_up = "low";
defparam \counter[18]~I .input_register_mode = "none";
defparam \counter[18]~I .input_sync_reset = "none";
defparam \counter[18]~I .oe_async_reset = "none";
defparam \counter[18]~I .oe_power_up = "low";
defparam \counter[18]~I .oe_register_mode = "none";
defparam \counter[18]~I .oe_sync_reset = "none";
defparam \counter[18]~I .operation_mode = "output";
defparam \counter[18]~I .output_async_reset = "none";
defparam \counter[18]~I .output_power_up = "low";
defparam \counter[18]~I .output_register_mode = "none";
defparam \counter[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[19]~I (
	.datain(\clockcounter|counter [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[19]));
// synopsys translate_off
defparam \counter[19]~I .input_async_reset = "none";
defparam \counter[19]~I .input_power_up = "low";
defparam \counter[19]~I .input_register_mode = "none";
defparam \counter[19]~I .input_sync_reset = "none";
defparam \counter[19]~I .oe_async_reset = "none";
defparam \counter[19]~I .oe_power_up = "low";
defparam \counter[19]~I .oe_register_mode = "none";
defparam \counter[19]~I .oe_sync_reset = "none";
defparam \counter[19]~I .operation_mode = "output";
defparam \counter[19]~I .output_async_reset = "none";
defparam \counter[19]~I .output_power_up = "low";
defparam \counter[19]~I .output_register_mode = "none";
defparam \counter[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[20]~I (
	.datain(\clockcounter|counter [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[20]));
// synopsys translate_off
defparam \counter[20]~I .input_async_reset = "none";
defparam \counter[20]~I .input_power_up = "low";
defparam \counter[20]~I .input_register_mode = "none";
defparam \counter[20]~I .input_sync_reset = "none";
defparam \counter[20]~I .oe_async_reset = "none";
defparam \counter[20]~I .oe_power_up = "low";
defparam \counter[20]~I .oe_register_mode = "none";
defparam \counter[20]~I .oe_sync_reset = "none";
defparam \counter[20]~I .operation_mode = "output";
defparam \counter[20]~I .output_async_reset = "none";
defparam \counter[20]~I .output_power_up = "low";
defparam \counter[20]~I .output_register_mode = "none";
defparam \counter[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[21]~I (
	.datain(\clockcounter|counter [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[21]));
// synopsys translate_off
defparam \counter[21]~I .input_async_reset = "none";
defparam \counter[21]~I .input_power_up = "low";
defparam \counter[21]~I .input_register_mode = "none";
defparam \counter[21]~I .input_sync_reset = "none";
defparam \counter[21]~I .oe_async_reset = "none";
defparam \counter[21]~I .oe_power_up = "low";
defparam \counter[21]~I .oe_register_mode = "none";
defparam \counter[21]~I .oe_sync_reset = "none";
defparam \counter[21]~I .operation_mode = "output";
defparam \counter[21]~I .output_async_reset = "none";
defparam \counter[21]~I .output_power_up = "low";
defparam \counter[21]~I .output_register_mode = "none";
defparam \counter[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[22]~I (
	.datain(\clockcounter|counter [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[22]));
// synopsys translate_off
defparam \counter[22]~I .input_async_reset = "none";
defparam \counter[22]~I .input_power_up = "low";
defparam \counter[22]~I .input_register_mode = "none";
defparam \counter[22]~I .input_sync_reset = "none";
defparam \counter[22]~I .oe_async_reset = "none";
defparam \counter[22]~I .oe_power_up = "low";
defparam \counter[22]~I .oe_register_mode = "none";
defparam \counter[22]~I .oe_sync_reset = "none";
defparam \counter[22]~I .operation_mode = "output";
defparam \counter[22]~I .output_async_reset = "none";
defparam \counter[22]~I .output_power_up = "low";
defparam \counter[22]~I .output_register_mode = "none";
defparam \counter[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[23]~I (
	.datain(\clockcounter|counter [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[23]));
// synopsys translate_off
defparam \counter[23]~I .input_async_reset = "none";
defparam \counter[23]~I .input_power_up = "low";
defparam \counter[23]~I .input_register_mode = "none";
defparam \counter[23]~I .input_sync_reset = "none";
defparam \counter[23]~I .oe_async_reset = "none";
defparam \counter[23]~I .oe_power_up = "low";
defparam \counter[23]~I .oe_register_mode = "none";
defparam \counter[23]~I .oe_sync_reset = "none";
defparam \counter[23]~I .operation_mode = "output";
defparam \counter[23]~I .output_async_reset = "none";
defparam \counter[23]~I .output_power_up = "low";
defparam \counter[23]~I .output_register_mode = "none";
defparam \counter[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[24]~I (
	.datain(\clockcounter|counter [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[24]));
// synopsys translate_off
defparam \counter[24]~I .input_async_reset = "none";
defparam \counter[24]~I .input_power_up = "low";
defparam \counter[24]~I .input_register_mode = "none";
defparam \counter[24]~I .input_sync_reset = "none";
defparam \counter[24]~I .oe_async_reset = "none";
defparam \counter[24]~I .oe_power_up = "low";
defparam \counter[24]~I .oe_register_mode = "none";
defparam \counter[24]~I .oe_sync_reset = "none";
defparam \counter[24]~I .operation_mode = "output";
defparam \counter[24]~I .output_async_reset = "none";
defparam \counter[24]~I .output_power_up = "low";
defparam \counter[24]~I .output_register_mode = "none";
defparam \counter[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[25]~I (
	.datain(\clockcounter|counter [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[25]));
// synopsys translate_off
defparam \counter[25]~I .input_async_reset = "none";
defparam \counter[25]~I .input_power_up = "low";
defparam \counter[25]~I .input_register_mode = "none";
defparam \counter[25]~I .input_sync_reset = "none";
defparam \counter[25]~I .oe_async_reset = "none";
defparam \counter[25]~I .oe_power_up = "low";
defparam \counter[25]~I .oe_register_mode = "none";
defparam \counter[25]~I .oe_sync_reset = "none";
defparam \counter[25]~I .operation_mode = "output";
defparam \counter[25]~I .output_async_reset = "none";
defparam \counter[25]~I .output_power_up = "low";
defparam \counter[25]~I .output_register_mode = "none";
defparam \counter[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[26]~I (
	.datain(\clockcounter|counter [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[26]));
// synopsys translate_off
defparam \counter[26]~I .input_async_reset = "none";
defparam \counter[26]~I .input_power_up = "low";
defparam \counter[26]~I .input_register_mode = "none";
defparam \counter[26]~I .input_sync_reset = "none";
defparam \counter[26]~I .oe_async_reset = "none";
defparam \counter[26]~I .oe_power_up = "low";
defparam \counter[26]~I .oe_register_mode = "none";
defparam \counter[26]~I .oe_sync_reset = "none";
defparam \counter[26]~I .operation_mode = "output";
defparam \counter[26]~I .output_async_reset = "none";
defparam \counter[26]~I .output_power_up = "low";
defparam \counter[26]~I .output_register_mode = "none";
defparam \counter[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[27]~I (
	.datain(\clockcounter|counter [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[27]));
// synopsys translate_off
defparam \counter[27]~I .input_async_reset = "none";
defparam \counter[27]~I .input_power_up = "low";
defparam \counter[27]~I .input_register_mode = "none";
defparam \counter[27]~I .input_sync_reset = "none";
defparam \counter[27]~I .oe_async_reset = "none";
defparam \counter[27]~I .oe_power_up = "low";
defparam \counter[27]~I .oe_register_mode = "none";
defparam \counter[27]~I .oe_sync_reset = "none";
defparam \counter[27]~I .operation_mode = "output";
defparam \counter[27]~I .output_async_reset = "none";
defparam \counter[27]~I .output_power_up = "low";
defparam \counter[27]~I .output_register_mode = "none";
defparam \counter[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[28]~I (
	.datain(\clockcounter|counter [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[28]));
// synopsys translate_off
defparam \counter[28]~I .input_async_reset = "none";
defparam \counter[28]~I .input_power_up = "low";
defparam \counter[28]~I .input_register_mode = "none";
defparam \counter[28]~I .input_sync_reset = "none";
defparam \counter[28]~I .oe_async_reset = "none";
defparam \counter[28]~I .oe_power_up = "low";
defparam \counter[28]~I .oe_register_mode = "none";
defparam \counter[28]~I .oe_sync_reset = "none";
defparam \counter[28]~I .operation_mode = "output";
defparam \counter[28]~I .output_async_reset = "none";
defparam \counter[28]~I .output_power_up = "low";
defparam \counter[28]~I .output_register_mode = "none";
defparam \counter[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[29]~I (
	.datain(\clockcounter|counter [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[29]));
// synopsys translate_off
defparam \counter[29]~I .input_async_reset = "none";
defparam \counter[29]~I .input_power_up = "low";
defparam \counter[29]~I .input_register_mode = "none";
defparam \counter[29]~I .input_sync_reset = "none";
defparam \counter[29]~I .oe_async_reset = "none";
defparam \counter[29]~I .oe_power_up = "low";
defparam \counter[29]~I .oe_register_mode = "none";
defparam \counter[29]~I .oe_sync_reset = "none";
defparam \counter[29]~I .operation_mode = "output";
defparam \counter[29]~I .output_async_reset = "none";
defparam \counter[29]~I .output_power_up = "low";
defparam \counter[29]~I .output_register_mode = "none";
defparam \counter[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[30]~I (
	.datain(\clockcounter|counter [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[30]));
// synopsys translate_off
defparam \counter[30]~I .input_async_reset = "none";
defparam \counter[30]~I .input_power_up = "low";
defparam \counter[30]~I .input_register_mode = "none";
defparam \counter[30]~I .input_sync_reset = "none";
defparam \counter[30]~I .oe_async_reset = "none";
defparam \counter[30]~I .oe_power_up = "low";
defparam \counter[30]~I .oe_register_mode = "none";
defparam \counter[30]~I .oe_sync_reset = "none";
defparam \counter[30]~I .operation_mode = "output";
defparam \counter[30]~I .output_async_reset = "none";
defparam \counter[30]~I .output_power_up = "low";
defparam \counter[30]~I .output_register_mode = "none";
defparam \counter[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \counter[31]~I (
	.datain(\clockcounter|counter [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(counter[31]));
// synopsys translate_off
defparam \counter[31]~I .input_async_reset = "none";
defparam \counter[31]~I .input_power_up = "low";
defparam \counter[31]~I .input_register_mode = "none";
defparam \counter[31]~I .input_sync_reset = "none";
defparam \counter[31]~I .oe_async_reset = "none";
defparam \counter[31]~I .oe_power_up = "low";
defparam \counter[31]~I .oe_register_mode = "none";
defparam \counter[31]~I .oe_sync_reset = "none";
defparam \counter[31]~I .operation_mode = "output";
defparam \counter[31]~I .output_async_reset = "none";
defparam \counter[31]~I .output_power_up = "low";
defparam \counter[31]~I .output_register_mode = "none";
defparam \counter[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[0]~I (
	.datain(\instructioncounter2|instructioncounter [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[0]));
// synopsys translate_off
defparam \instructioncounter[0]~I .input_async_reset = "none";
defparam \instructioncounter[0]~I .input_power_up = "low";
defparam \instructioncounter[0]~I .input_register_mode = "none";
defparam \instructioncounter[0]~I .input_sync_reset = "none";
defparam \instructioncounter[0]~I .oe_async_reset = "none";
defparam \instructioncounter[0]~I .oe_power_up = "low";
defparam \instructioncounter[0]~I .oe_register_mode = "none";
defparam \instructioncounter[0]~I .oe_sync_reset = "none";
defparam \instructioncounter[0]~I .operation_mode = "output";
defparam \instructioncounter[0]~I .output_async_reset = "none";
defparam \instructioncounter[0]~I .output_power_up = "low";
defparam \instructioncounter[0]~I .output_register_mode = "none";
defparam \instructioncounter[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[1]~I (
	.datain(\instructioncounter2|instructioncounter [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[1]));
// synopsys translate_off
defparam \instructioncounter[1]~I .input_async_reset = "none";
defparam \instructioncounter[1]~I .input_power_up = "low";
defparam \instructioncounter[1]~I .input_register_mode = "none";
defparam \instructioncounter[1]~I .input_sync_reset = "none";
defparam \instructioncounter[1]~I .oe_async_reset = "none";
defparam \instructioncounter[1]~I .oe_power_up = "low";
defparam \instructioncounter[1]~I .oe_register_mode = "none";
defparam \instructioncounter[1]~I .oe_sync_reset = "none";
defparam \instructioncounter[1]~I .operation_mode = "output";
defparam \instructioncounter[1]~I .output_async_reset = "none";
defparam \instructioncounter[1]~I .output_power_up = "low";
defparam \instructioncounter[1]~I .output_register_mode = "none";
defparam \instructioncounter[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[2]~I (
	.datain(\instructioncounter2|instructioncounter [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[2]));
// synopsys translate_off
defparam \instructioncounter[2]~I .input_async_reset = "none";
defparam \instructioncounter[2]~I .input_power_up = "low";
defparam \instructioncounter[2]~I .input_register_mode = "none";
defparam \instructioncounter[2]~I .input_sync_reset = "none";
defparam \instructioncounter[2]~I .oe_async_reset = "none";
defparam \instructioncounter[2]~I .oe_power_up = "low";
defparam \instructioncounter[2]~I .oe_register_mode = "none";
defparam \instructioncounter[2]~I .oe_sync_reset = "none";
defparam \instructioncounter[2]~I .operation_mode = "output";
defparam \instructioncounter[2]~I .output_async_reset = "none";
defparam \instructioncounter[2]~I .output_power_up = "low";
defparam \instructioncounter[2]~I .output_register_mode = "none";
defparam \instructioncounter[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[3]~I (
	.datain(\instructioncounter2|instructioncounter [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[3]));
// synopsys translate_off
defparam \instructioncounter[3]~I .input_async_reset = "none";
defparam \instructioncounter[3]~I .input_power_up = "low";
defparam \instructioncounter[3]~I .input_register_mode = "none";
defparam \instructioncounter[3]~I .input_sync_reset = "none";
defparam \instructioncounter[3]~I .oe_async_reset = "none";
defparam \instructioncounter[3]~I .oe_power_up = "low";
defparam \instructioncounter[3]~I .oe_register_mode = "none";
defparam \instructioncounter[3]~I .oe_sync_reset = "none";
defparam \instructioncounter[3]~I .operation_mode = "output";
defparam \instructioncounter[3]~I .output_async_reset = "none";
defparam \instructioncounter[3]~I .output_power_up = "low";
defparam \instructioncounter[3]~I .output_register_mode = "none";
defparam \instructioncounter[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[4]~I (
	.datain(\instructioncounter2|instructioncounter [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[4]));
// synopsys translate_off
defparam \instructioncounter[4]~I .input_async_reset = "none";
defparam \instructioncounter[4]~I .input_power_up = "low";
defparam \instructioncounter[4]~I .input_register_mode = "none";
defparam \instructioncounter[4]~I .input_sync_reset = "none";
defparam \instructioncounter[4]~I .oe_async_reset = "none";
defparam \instructioncounter[4]~I .oe_power_up = "low";
defparam \instructioncounter[4]~I .oe_register_mode = "none";
defparam \instructioncounter[4]~I .oe_sync_reset = "none";
defparam \instructioncounter[4]~I .operation_mode = "output";
defparam \instructioncounter[4]~I .output_async_reset = "none";
defparam \instructioncounter[4]~I .output_power_up = "low";
defparam \instructioncounter[4]~I .output_register_mode = "none";
defparam \instructioncounter[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[5]~I (
	.datain(\instructioncounter2|instructioncounter [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[5]));
// synopsys translate_off
defparam \instructioncounter[5]~I .input_async_reset = "none";
defparam \instructioncounter[5]~I .input_power_up = "low";
defparam \instructioncounter[5]~I .input_register_mode = "none";
defparam \instructioncounter[5]~I .input_sync_reset = "none";
defparam \instructioncounter[5]~I .oe_async_reset = "none";
defparam \instructioncounter[5]~I .oe_power_up = "low";
defparam \instructioncounter[5]~I .oe_register_mode = "none";
defparam \instructioncounter[5]~I .oe_sync_reset = "none";
defparam \instructioncounter[5]~I .operation_mode = "output";
defparam \instructioncounter[5]~I .output_async_reset = "none";
defparam \instructioncounter[5]~I .output_power_up = "low";
defparam \instructioncounter[5]~I .output_register_mode = "none";
defparam \instructioncounter[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[6]~I (
	.datain(\instructioncounter2|instructioncounter [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[6]));
// synopsys translate_off
defparam \instructioncounter[6]~I .input_async_reset = "none";
defparam \instructioncounter[6]~I .input_power_up = "low";
defparam \instructioncounter[6]~I .input_register_mode = "none";
defparam \instructioncounter[6]~I .input_sync_reset = "none";
defparam \instructioncounter[6]~I .oe_async_reset = "none";
defparam \instructioncounter[6]~I .oe_power_up = "low";
defparam \instructioncounter[6]~I .oe_register_mode = "none";
defparam \instructioncounter[6]~I .oe_sync_reset = "none";
defparam \instructioncounter[6]~I .operation_mode = "output";
defparam \instructioncounter[6]~I .output_async_reset = "none";
defparam \instructioncounter[6]~I .output_power_up = "low";
defparam \instructioncounter[6]~I .output_register_mode = "none";
defparam \instructioncounter[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[7]~I (
	.datain(\instructioncounter2|instructioncounter [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[7]));
// synopsys translate_off
defparam \instructioncounter[7]~I .input_async_reset = "none";
defparam \instructioncounter[7]~I .input_power_up = "low";
defparam \instructioncounter[7]~I .input_register_mode = "none";
defparam \instructioncounter[7]~I .input_sync_reset = "none";
defparam \instructioncounter[7]~I .oe_async_reset = "none";
defparam \instructioncounter[7]~I .oe_power_up = "low";
defparam \instructioncounter[7]~I .oe_register_mode = "none";
defparam \instructioncounter[7]~I .oe_sync_reset = "none";
defparam \instructioncounter[7]~I .operation_mode = "output";
defparam \instructioncounter[7]~I .output_async_reset = "none";
defparam \instructioncounter[7]~I .output_power_up = "low";
defparam \instructioncounter[7]~I .output_register_mode = "none";
defparam \instructioncounter[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[8]~I (
	.datain(\instructioncounter2|instructioncounter [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[8]));
// synopsys translate_off
defparam \instructioncounter[8]~I .input_async_reset = "none";
defparam \instructioncounter[8]~I .input_power_up = "low";
defparam \instructioncounter[8]~I .input_register_mode = "none";
defparam \instructioncounter[8]~I .input_sync_reset = "none";
defparam \instructioncounter[8]~I .oe_async_reset = "none";
defparam \instructioncounter[8]~I .oe_power_up = "low";
defparam \instructioncounter[8]~I .oe_register_mode = "none";
defparam \instructioncounter[8]~I .oe_sync_reset = "none";
defparam \instructioncounter[8]~I .operation_mode = "output";
defparam \instructioncounter[8]~I .output_async_reset = "none";
defparam \instructioncounter[8]~I .output_power_up = "low";
defparam \instructioncounter[8]~I .output_register_mode = "none";
defparam \instructioncounter[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[9]~I (
	.datain(\instructioncounter2|instructioncounter [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[9]));
// synopsys translate_off
defparam \instructioncounter[9]~I .input_async_reset = "none";
defparam \instructioncounter[9]~I .input_power_up = "low";
defparam \instructioncounter[9]~I .input_register_mode = "none";
defparam \instructioncounter[9]~I .input_sync_reset = "none";
defparam \instructioncounter[9]~I .oe_async_reset = "none";
defparam \instructioncounter[9]~I .oe_power_up = "low";
defparam \instructioncounter[9]~I .oe_register_mode = "none";
defparam \instructioncounter[9]~I .oe_sync_reset = "none";
defparam \instructioncounter[9]~I .operation_mode = "output";
defparam \instructioncounter[9]~I .output_async_reset = "none";
defparam \instructioncounter[9]~I .output_power_up = "low";
defparam \instructioncounter[9]~I .output_register_mode = "none";
defparam \instructioncounter[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[10]~I (
	.datain(\instructioncounter2|instructioncounter [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[10]));
// synopsys translate_off
defparam \instructioncounter[10]~I .input_async_reset = "none";
defparam \instructioncounter[10]~I .input_power_up = "low";
defparam \instructioncounter[10]~I .input_register_mode = "none";
defparam \instructioncounter[10]~I .input_sync_reset = "none";
defparam \instructioncounter[10]~I .oe_async_reset = "none";
defparam \instructioncounter[10]~I .oe_power_up = "low";
defparam \instructioncounter[10]~I .oe_register_mode = "none";
defparam \instructioncounter[10]~I .oe_sync_reset = "none";
defparam \instructioncounter[10]~I .operation_mode = "output";
defparam \instructioncounter[10]~I .output_async_reset = "none";
defparam \instructioncounter[10]~I .output_power_up = "low";
defparam \instructioncounter[10]~I .output_register_mode = "none";
defparam \instructioncounter[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[11]~I (
	.datain(\instructioncounter2|instructioncounter [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[11]));
// synopsys translate_off
defparam \instructioncounter[11]~I .input_async_reset = "none";
defparam \instructioncounter[11]~I .input_power_up = "low";
defparam \instructioncounter[11]~I .input_register_mode = "none";
defparam \instructioncounter[11]~I .input_sync_reset = "none";
defparam \instructioncounter[11]~I .oe_async_reset = "none";
defparam \instructioncounter[11]~I .oe_power_up = "low";
defparam \instructioncounter[11]~I .oe_register_mode = "none";
defparam \instructioncounter[11]~I .oe_sync_reset = "none";
defparam \instructioncounter[11]~I .operation_mode = "output";
defparam \instructioncounter[11]~I .output_async_reset = "none";
defparam \instructioncounter[11]~I .output_power_up = "low";
defparam \instructioncounter[11]~I .output_register_mode = "none";
defparam \instructioncounter[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[12]~I (
	.datain(\instructioncounter2|instructioncounter [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[12]));
// synopsys translate_off
defparam \instructioncounter[12]~I .input_async_reset = "none";
defparam \instructioncounter[12]~I .input_power_up = "low";
defparam \instructioncounter[12]~I .input_register_mode = "none";
defparam \instructioncounter[12]~I .input_sync_reset = "none";
defparam \instructioncounter[12]~I .oe_async_reset = "none";
defparam \instructioncounter[12]~I .oe_power_up = "low";
defparam \instructioncounter[12]~I .oe_register_mode = "none";
defparam \instructioncounter[12]~I .oe_sync_reset = "none";
defparam \instructioncounter[12]~I .operation_mode = "output";
defparam \instructioncounter[12]~I .output_async_reset = "none";
defparam \instructioncounter[12]~I .output_power_up = "low";
defparam \instructioncounter[12]~I .output_register_mode = "none";
defparam \instructioncounter[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[13]~I (
	.datain(\instructioncounter2|instructioncounter [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[13]));
// synopsys translate_off
defparam \instructioncounter[13]~I .input_async_reset = "none";
defparam \instructioncounter[13]~I .input_power_up = "low";
defparam \instructioncounter[13]~I .input_register_mode = "none";
defparam \instructioncounter[13]~I .input_sync_reset = "none";
defparam \instructioncounter[13]~I .oe_async_reset = "none";
defparam \instructioncounter[13]~I .oe_power_up = "low";
defparam \instructioncounter[13]~I .oe_register_mode = "none";
defparam \instructioncounter[13]~I .oe_sync_reset = "none";
defparam \instructioncounter[13]~I .operation_mode = "output";
defparam \instructioncounter[13]~I .output_async_reset = "none";
defparam \instructioncounter[13]~I .output_power_up = "low";
defparam \instructioncounter[13]~I .output_register_mode = "none";
defparam \instructioncounter[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[14]~I (
	.datain(\instructioncounter2|instructioncounter [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[14]));
// synopsys translate_off
defparam \instructioncounter[14]~I .input_async_reset = "none";
defparam \instructioncounter[14]~I .input_power_up = "low";
defparam \instructioncounter[14]~I .input_register_mode = "none";
defparam \instructioncounter[14]~I .input_sync_reset = "none";
defparam \instructioncounter[14]~I .oe_async_reset = "none";
defparam \instructioncounter[14]~I .oe_power_up = "low";
defparam \instructioncounter[14]~I .oe_register_mode = "none";
defparam \instructioncounter[14]~I .oe_sync_reset = "none";
defparam \instructioncounter[14]~I .operation_mode = "output";
defparam \instructioncounter[14]~I .output_async_reset = "none";
defparam \instructioncounter[14]~I .output_power_up = "low";
defparam \instructioncounter[14]~I .output_register_mode = "none";
defparam \instructioncounter[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[15]~I (
	.datain(\instructioncounter2|instructioncounter [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[15]));
// synopsys translate_off
defparam \instructioncounter[15]~I .input_async_reset = "none";
defparam \instructioncounter[15]~I .input_power_up = "low";
defparam \instructioncounter[15]~I .input_register_mode = "none";
defparam \instructioncounter[15]~I .input_sync_reset = "none";
defparam \instructioncounter[15]~I .oe_async_reset = "none";
defparam \instructioncounter[15]~I .oe_power_up = "low";
defparam \instructioncounter[15]~I .oe_register_mode = "none";
defparam \instructioncounter[15]~I .oe_sync_reset = "none";
defparam \instructioncounter[15]~I .operation_mode = "output";
defparam \instructioncounter[15]~I .output_async_reset = "none";
defparam \instructioncounter[15]~I .output_power_up = "low";
defparam \instructioncounter[15]~I .output_register_mode = "none";
defparam \instructioncounter[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[16]~I (
	.datain(\instructioncounter2|instructioncounter [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[16]));
// synopsys translate_off
defparam \instructioncounter[16]~I .input_async_reset = "none";
defparam \instructioncounter[16]~I .input_power_up = "low";
defparam \instructioncounter[16]~I .input_register_mode = "none";
defparam \instructioncounter[16]~I .input_sync_reset = "none";
defparam \instructioncounter[16]~I .oe_async_reset = "none";
defparam \instructioncounter[16]~I .oe_power_up = "low";
defparam \instructioncounter[16]~I .oe_register_mode = "none";
defparam \instructioncounter[16]~I .oe_sync_reset = "none";
defparam \instructioncounter[16]~I .operation_mode = "output";
defparam \instructioncounter[16]~I .output_async_reset = "none";
defparam \instructioncounter[16]~I .output_power_up = "low";
defparam \instructioncounter[16]~I .output_register_mode = "none";
defparam \instructioncounter[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[17]~I (
	.datain(\instructioncounter2|instructioncounter [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[17]));
// synopsys translate_off
defparam \instructioncounter[17]~I .input_async_reset = "none";
defparam \instructioncounter[17]~I .input_power_up = "low";
defparam \instructioncounter[17]~I .input_register_mode = "none";
defparam \instructioncounter[17]~I .input_sync_reset = "none";
defparam \instructioncounter[17]~I .oe_async_reset = "none";
defparam \instructioncounter[17]~I .oe_power_up = "low";
defparam \instructioncounter[17]~I .oe_register_mode = "none";
defparam \instructioncounter[17]~I .oe_sync_reset = "none";
defparam \instructioncounter[17]~I .operation_mode = "output";
defparam \instructioncounter[17]~I .output_async_reset = "none";
defparam \instructioncounter[17]~I .output_power_up = "low";
defparam \instructioncounter[17]~I .output_register_mode = "none";
defparam \instructioncounter[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[18]~I (
	.datain(\instructioncounter2|instructioncounter [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[18]));
// synopsys translate_off
defparam \instructioncounter[18]~I .input_async_reset = "none";
defparam \instructioncounter[18]~I .input_power_up = "low";
defparam \instructioncounter[18]~I .input_register_mode = "none";
defparam \instructioncounter[18]~I .input_sync_reset = "none";
defparam \instructioncounter[18]~I .oe_async_reset = "none";
defparam \instructioncounter[18]~I .oe_power_up = "low";
defparam \instructioncounter[18]~I .oe_register_mode = "none";
defparam \instructioncounter[18]~I .oe_sync_reset = "none";
defparam \instructioncounter[18]~I .operation_mode = "output";
defparam \instructioncounter[18]~I .output_async_reset = "none";
defparam \instructioncounter[18]~I .output_power_up = "low";
defparam \instructioncounter[18]~I .output_register_mode = "none";
defparam \instructioncounter[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[19]~I (
	.datain(\instructioncounter2|instructioncounter [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[19]));
// synopsys translate_off
defparam \instructioncounter[19]~I .input_async_reset = "none";
defparam \instructioncounter[19]~I .input_power_up = "low";
defparam \instructioncounter[19]~I .input_register_mode = "none";
defparam \instructioncounter[19]~I .input_sync_reset = "none";
defparam \instructioncounter[19]~I .oe_async_reset = "none";
defparam \instructioncounter[19]~I .oe_power_up = "low";
defparam \instructioncounter[19]~I .oe_register_mode = "none";
defparam \instructioncounter[19]~I .oe_sync_reset = "none";
defparam \instructioncounter[19]~I .operation_mode = "output";
defparam \instructioncounter[19]~I .output_async_reset = "none";
defparam \instructioncounter[19]~I .output_power_up = "low";
defparam \instructioncounter[19]~I .output_register_mode = "none";
defparam \instructioncounter[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[20]~I (
	.datain(\instructioncounter2|instructioncounter [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[20]));
// synopsys translate_off
defparam \instructioncounter[20]~I .input_async_reset = "none";
defparam \instructioncounter[20]~I .input_power_up = "low";
defparam \instructioncounter[20]~I .input_register_mode = "none";
defparam \instructioncounter[20]~I .input_sync_reset = "none";
defparam \instructioncounter[20]~I .oe_async_reset = "none";
defparam \instructioncounter[20]~I .oe_power_up = "low";
defparam \instructioncounter[20]~I .oe_register_mode = "none";
defparam \instructioncounter[20]~I .oe_sync_reset = "none";
defparam \instructioncounter[20]~I .operation_mode = "output";
defparam \instructioncounter[20]~I .output_async_reset = "none";
defparam \instructioncounter[20]~I .output_power_up = "low";
defparam \instructioncounter[20]~I .output_register_mode = "none";
defparam \instructioncounter[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[21]~I (
	.datain(\instructioncounter2|instructioncounter [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[21]));
// synopsys translate_off
defparam \instructioncounter[21]~I .input_async_reset = "none";
defparam \instructioncounter[21]~I .input_power_up = "low";
defparam \instructioncounter[21]~I .input_register_mode = "none";
defparam \instructioncounter[21]~I .input_sync_reset = "none";
defparam \instructioncounter[21]~I .oe_async_reset = "none";
defparam \instructioncounter[21]~I .oe_power_up = "low";
defparam \instructioncounter[21]~I .oe_register_mode = "none";
defparam \instructioncounter[21]~I .oe_sync_reset = "none";
defparam \instructioncounter[21]~I .operation_mode = "output";
defparam \instructioncounter[21]~I .output_async_reset = "none";
defparam \instructioncounter[21]~I .output_power_up = "low";
defparam \instructioncounter[21]~I .output_register_mode = "none";
defparam \instructioncounter[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[22]~I (
	.datain(\instructioncounter2|instructioncounter [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[22]));
// synopsys translate_off
defparam \instructioncounter[22]~I .input_async_reset = "none";
defparam \instructioncounter[22]~I .input_power_up = "low";
defparam \instructioncounter[22]~I .input_register_mode = "none";
defparam \instructioncounter[22]~I .input_sync_reset = "none";
defparam \instructioncounter[22]~I .oe_async_reset = "none";
defparam \instructioncounter[22]~I .oe_power_up = "low";
defparam \instructioncounter[22]~I .oe_register_mode = "none";
defparam \instructioncounter[22]~I .oe_sync_reset = "none";
defparam \instructioncounter[22]~I .operation_mode = "output";
defparam \instructioncounter[22]~I .output_async_reset = "none";
defparam \instructioncounter[22]~I .output_power_up = "low";
defparam \instructioncounter[22]~I .output_register_mode = "none";
defparam \instructioncounter[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[23]~I (
	.datain(\instructioncounter2|instructioncounter [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[23]));
// synopsys translate_off
defparam \instructioncounter[23]~I .input_async_reset = "none";
defparam \instructioncounter[23]~I .input_power_up = "low";
defparam \instructioncounter[23]~I .input_register_mode = "none";
defparam \instructioncounter[23]~I .input_sync_reset = "none";
defparam \instructioncounter[23]~I .oe_async_reset = "none";
defparam \instructioncounter[23]~I .oe_power_up = "low";
defparam \instructioncounter[23]~I .oe_register_mode = "none";
defparam \instructioncounter[23]~I .oe_sync_reset = "none";
defparam \instructioncounter[23]~I .operation_mode = "output";
defparam \instructioncounter[23]~I .output_async_reset = "none";
defparam \instructioncounter[23]~I .output_power_up = "low";
defparam \instructioncounter[23]~I .output_register_mode = "none";
defparam \instructioncounter[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[24]~I (
	.datain(\instructioncounter2|instructioncounter [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[24]));
// synopsys translate_off
defparam \instructioncounter[24]~I .input_async_reset = "none";
defparam \instructioncounter[24]~I .input_power_up = "low";
defparam \instructioncounter[24]~I .input_register_mode = "none";
defparam \instructioncounter[24]~I .input_sync_reset = "none";
defparam \instructioncounter[24]~I .oe_async_reset = "none";
defparam \instructioncounter[24]~I .oe_power_up = "low";
defparam \instructioncounter[24]~I .oe_register_mode = "none";
defparam \instructioncounter[24]~I .oe_sync_reset = "none";
defparam \instructioncounter[24]~I .operation_mode = "output";
defparam \instructioncounter[24]~I .output_async_reset = "none";
defparam \instructioncounter[24]~I .output_power_up = "low";
defparam \instructioncounter[24]~I .output_register_mode = "none";
defparam \instructioncounter[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[25]~I (
	.datain(\instructioncounter2|instructioncounter [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[25]));
// synopsys translate_off
defparam \instructioncounter[25]~I .input_async_reset = "none";
defparam \instructioncounter[25]~I .input_power_up = "low";
defparam \instructioncounter[25]~I .input_register_mode = "none";
defparam \instructioncounter[25]~I .input_sync_reset = "none";
defparam \instructioncounter[25]~I .oe_async_reset = "none";
defparam \instructioncounter[25]~I .oe_power_up = "low";
defparam \instructioncounter[25]~I .oe_register_mode = "none";
defparam \instructioncounter[25]~I .oe_sync_reset = "none";
defparam \instructioncounter[25]~I .operation_mode = "output";
defparam \instructioncounter[25]~I .output_async_reset = "none";
defparam \instructioncounter[25]~I .output_power_up = "low";
defparam \instructioncounter[25]~I .output_register_mode = "none";
defparam \instructioncounter[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[26]~I (
	.datain(\instructioncounter2|instructioncounter [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[26]));
// synopsys translate_off
defparam \instructioncounter[26]~I .input_async_reset = "none";
defparam \instructioncounter[26]~I .input_power_up = "low";
defparam \instructioncounter[26]~I .input_register_mode = "none";
defparam \instructioncounter[26]~I .input_sync_reset = "none";
defparam \instructioncounter[26]~I .oe_async_reset = "none";
defparam \instructioncounter[26]~I .oe_power_up = "low";
defparam \instructioncounter[26]~I .oe_register_mode = "none";
defparam \instructioncounter[26]~I .oe_sync_reset = "none";
defparam \instructioncounter[26]~I .operation_mode = "output";
defparam \instructioncounter[26]~I .output_async_reset = "none";
defparam \instructioncounter[26]~I .output_power_up = "low";
defparam \instructioncounter[26]~I .output_register_mode = "none";
defparam \instructioncounter[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[27]~I (
	.datain(\instructioncounter2|instructioncounter [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[27]));
// synopsys translate_off
defparam \instructioncounter[27]~I .input_async_reset = "none";
defparam \instructioncounter[27]~I .input_power_up = "low";
defparam \instructioncounter[27]~I .input_register_mode = "none";
defparam \instructioncounter[27]~I .input_sync_reset = "none";
defparam \instructioncounter[27]~I .oe_async_reset = "none";
defparam \instructioncounter[27]~I .oe_power_up = "low";
defparam \instructioncounter[27]~I .oe_register_mode = "none";
defparam \instructioncounter[27]~I .oe_sync_reset = "none";
defparam \instructioncounter[27]~I .operation_mode = "output";
defparam \instructioncounter[27]~I .output_async_reset = "none";
defparam \instructioncounter[27]~I .output_power_up = "low";
defparam \instructioncounter[27]~I .output_register_mode = "none";
defparam \instructioncounter[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[28]~I (
	.datain(\instructioncounter2|instructioncounter [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[28]));
// synopsys translate_off
defparam \instructioncounter[28]~I .input_async_reset = "none";
defparam \instructioncounter[28]~I .input_power_up = "low";
defparam \instructioncounter[28]~I .input_register_mode = "none";
defparam \instructioncounter[28]~I .input_sync_reset = "none";
defparam \instructioncounter[28]~I .oe_async_reset = "none";
defparam \instructioncounter[28]~I .oe_power_up = "low";
defparam \instructioncounter[28]~I .oe_register_mode = "none";
defparam \instructioncounter[28]~I .oe_sync_reset = "none";
defparam \instructioncounter[28]~I .operation_mode = "output";
defparam \instructioncounter[28]~I .output_async_reset = "none";
defparam \instructioncounter[28]~I .output_power_up = "low";
defparam \instructioncounter[28]~I .output_register_mode = "none";
defparam \instructioncounter[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[29]~I (
	.datain(\instructioncounter2|instructioncounter [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[29]));
// synopsys translate_off
defparam \instructioncounter[29]~I .input_async_reset = "none";
defparam \instructioncounter[29]~I .input_power_up = "low";
defparam \instructioncounter[29]~I .input_register_mode = "none";
defparam \instructioncounter[29]~I .input_sync_reset = "none";
defparam \instructioncounter[29]~I .oe_async_reset = "none";
defparam \instructioncounter[29]~I .oe_power_up = "low";
defparam \instructioncounter[29]~I .oe_register_mode = "none";
defparam \instructioncounter[29]~I .oe_sync_reset = "none";
defparam \instructioncounter[29]~I .operation_mode = "output";
defparam \instructioncounter[29]~I .output_async_reset = "none";
defparam \instructioncounter[29]~I .output_power_up = "low";
defparam \instructioncounter[29]~I .output_register_mode = "none";
defparam \instructioncounter[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[30]~I (
	.datain(\instructioncounter2|instructioncounter [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[30]));
// synopsys translate_off
defparam \instructioncounter[30]~I .input_async_reset = "none";
defparam \instructioncounter[30]~I .input_power_up = "low";
defparam \instructioncounter[30]~I .input_register_mode = "none";
defparam \instructioncounter[30]~I .input_sync_reset = "none";
defparam \instructioncounter[30]~I .oe_async_reset = "none";
defparam \instructioncounter[30]~I .oe_power_up = "low";
defparam \instructioncounter[30]~I .oe_register_mode = "none";
defparam \instructioncounter[30]~I .oe_sync_reset = "none";
defparam \instructioncounter[30]~I .operation_mode = "output";
defparam \instructioncounter[30]~I .output_async_reset = "none";
defparam \instructioncounter[30]~I .output_power_up = "low";
defparam \instructioncounter[30]~I .output_register_mode = "none";
defparam \instructioncounter[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructioncounter[31]~I (
	.datain(\instructioncounter2|instructioncounter [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructioncounter[31]));
// synopsys translate_off
defparam \instructioncounter[31]~I .input_async_reset = "none";
defparam \instructioncounter[31]~I .input_power_up = "low";
defparam \instructioncounter[31]~I .input_register_mode = "none";
defparam \instructioncounter[31]~I .input_sync_reset = "none";
defparam \instructioncounter[31]~I .oe_async_reset = "none";
defparam \instructioncounter[31]~I .oe_power_up = "low";
defparam \instructioncounter[31]~I .oe_register_mode = "none";
defparam \instructioncounter[31]~I .oe_sync_reset = "none";
defparam \instructioncounter[31]~I .operation_mode = "output";
defparam \instructioncounter[31]~I .output_async_reset = "none";
defparam \instructioncounter[31]~I .output_power_up = "low";
defparam \instructioncounter[31]~I .output_register_mode = "none";
defparam \instructioncounter[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[0]~I (
	.datain(\regfile|Register[2][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[0]));
// synopsys translate_off
defparam \outputReg[0]~I .input_async_reset = "none";
defparam \outputReg[0]~I .input_power_up = "low";
defparam \outputReg[0]~I .input_register_mode = "none";
defparam \outputReg[0]~I .input_sync_reset = "none";
defparam \outputReg[0]~I .oe_async_reset = "none";
defparam \outputReg[0]~I .oe_power_up = "low";
defparam \outputReg[0]~I .oe_register_mode = "none";
defparam \outputReg[0]~I .oe_sync_reset = "none";
defparam \outputReg[0]~I .operation_mode = "output";
defparam \outputReg[0]~I .output_async_reset = "none";
defparam \outputReg[0]~I .output_power_up = "low";
defparam \outputReg[0]~I .output_register_mode = "none";
defparam \outputReg[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[1]~I (
	.datain(\regfile|Register[2][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[1]));
// synopsys translate_off
defparam \outputReg[1]~I .input_async_reset = "none";
defparam \outputReg[1]~I .input_power_up = "low";
defparam \outputReg[1]~I .input_register_mode = "none";
defparam \outputReg[1]~I .input_sync_reset = "none";
defparam \outputReg[1]~I .oe_async_reset = "none";
defparam \outputReg[1]~I .oe_power_up = "low";
defparam \outputReg[1]~I .oe_register_mode = "none";
defparam \outputReg[1]~I .oe_sync_reset = "none";
defparam \outputReg[1]~I .operation_mode = "output";
defparam \outputReg[1]~I .output_async_reset = "none";
defparam \outputReg[1]~I .output_power_up = "low";
defparam \outputReg[1]~I .output_register_mode = "none";
defparam \outputReg[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[2]~I (
	.datain(\regfile|Register[2][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[2]));
// synopsys translate_off
defparam \outputReg[2]~I .input_async_reset = "none";
defparam \outputReg[2]~I .input_power_up = "low";
defparam \outputReg[2]~I .input_register_mode = "none";
defparam \outputReg[2]~I .input_sync_reset = "none";
defparam \outputReg[2]~I .oe_async_reset = "none";
defparam \outputReg[2]~I .oe_power_up = "low";
defparam \outputReg[2]~I .oe_register_mode = "none";
defparam \outputReg[2]~I .oe_sync_reset = "none";
defparam \outputReg[2]~I .operation_mode = "output";
defparam \outputReg[2]~I .output_async_reset = "none";
defparam \outputReg[2]~I .output_power_up = "low";
defparam \outputReg[2]~I .output_register_mode = "none";
defparam \outputReg[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[3]~I (
	.datain(\regfile|Register[2][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[3]));
// synopsys translate_off
defparam \outputReg[3]~I .input_async_reset = "none";
defparam \outputReg[3]~I .input_power_up = "low";
defparam \outputReg[3]~I .input_register_mode = "none";
defparam \outputReg[3]~I .input_sync_reset = "none";
defparam \outputReg[3]~I .oe_async_reset = "none";
defparam \outputReg[3]~I .oe_power_up = "low";
defparam \outputReg[3]~I .oe_register_mode = "none";
defparam \outputReg[3]~I .oe_sync_reset = "none";
defparam \outputReg[3]~I .operation_mode = "output";
defparam \outputReg[3]~I .output_async_reset = "none";
defparam \outputReg[3]~I .output_power_up = "low";
defparam \outputReg[3]~I .output_register_mode = "none";
defparam \outputReg[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[4]~I (
	.datain(\regfile|Register[2][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[4]));
// synopsys translate_off
defparam \outputReg[4]~I .input_async_reset = "none";
defparam \outputReg[4]~I .input_power_up = "low";
defparam \outputReg[4]~I .input_register_mode = "none";
defparam \outputReg[4]~I .input_sync_reset = "none";
defparam \outputReg[4]~I .oe_async_reset = "none";
defparam \outputReg[4]~I .oe_power_up = "low";
defparam \outputReg[4]~I .oe_register_mode = "none";
defparam \outputReg[4]~I .oe_sync_reset = "none";
defparam \outputReg[4]~I .operation_mode = "output";
defparam \outputReg[4]~I .output_async_reset = "none";
defparam \outputReg[4]~I .output_power_up = "low";
defparam \outputReg[4]~I .output_register_mode = "none";
defparam \outputReg[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[5]~I (
	.datain(\regfile|Register[2][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[5]));
// synopsys translate_off
defparam \outputReg[5]~I .input_async_reset = "none";
defparam \outputReg[5]~I .input_power_up = "low";
defparam \outputReg[5]~I .input_register_mode = "none";
defparam \outputReg[5]~I .input_sync_reset = "none";
defparam \outputReg[5]~I .oe_async_reset = "none";
defparam \outputReg[5]~I .oe_power_up = "low";
defparam \outputReg[5]~I .oe_register_mode = "none";
defparam \outputReg[5]~I .oe_sync_reset = "none";
defparam \outputReg[5]~I .operation_mode = "output";
defparam \outputReg[5]~I .output_async_reset = "none";
defparam \outputReg[5]~I .output_power_up = "low";
defparam \outputReg[5]~I .output_register_mode = "none";
defparam \outputReg[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[6]~I (
	.datain(\regfile|Register[2][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[6]));
// synopsys translate_off
defparam \outputReg[6]~I .input_async_reset = "none";
defparam \outputReg[6]~I .input_power_up = "low";
defparam \outputReg[6]~I .input_register_mode = "none";
defparam \outputReg[6]~I .input_sync_reset = "none";
defparam \outputReg[6]~I .oe_async_reset = "none";
defparam \outputReg[6]~I .oe_power_up = "low";
defparam \outputReg[6]~I .oe_register_mode = "none";
defparam \outputReg[6]~I .oe_sync_reset = "none";
defparam \outputReg[6]~I .operation_mode = "output";
defparam \outputReg[6]~I .output_async_reset = "none";
defparam \outputReg[6]~I .output_power_up = "low";
defparam \outputReg[6]~I .output_register_mode = "none";
defparam \outputReg[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[7]~I (
	.datain(\regfile|Register[2][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[7]));
// synopsys translate_off
defparam \outputReg[7]~I .input_async_reset = "none";
defparam \outputReg[7]~I .input_power_up = "low";
defparam \outputReg[7]~I .input_register_mode = "none";
defparam \outputReg[7]~I .input_sync_reset = "none";
defparam \outputReg[7]~I .oe_async_reset = "none";
defparam \outputReg[7]~I .oe_power_up = "low";
defparam \outputReg[7]~I .oe_register_mode = "none";
defparam \outputReg[7]~I .oe_sync_reset = "none";
defparam \outputReg[7]~I .operation_mode = "output";
defparam \outputReg[7]~I .output_async_reset = "none";
defparam \outputReg[7]~I .output_power_up = "low";
defparam \outputReg[7]~I .output_register_mode = "none";
defparam \outputReg[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[8]~I (
	.datain(\regfile|Register[2][8]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[8]));
// synopsys translate_off
defparam \outputReg[8]~I .input_async_reset = "none";
defparam \outputReg[8]~I .input_power_up = "low";
defparam \outputReg[8]~I .input_register_mode = "none";
defparam \outputReg[8]~I .input_sync_reset = "none";
defparam \outputReg[8]~I .oe_async_reset = "none";
defparam \outputReg[8]~I .oe_power_up = "low";
defparam \outputReg[8]~I .oe_register_mode = "none";
defparam \outputReg[8]~I .oe_sync_reset = "none";
defparam \outputReg[8]~I .operation_mode = "output";
defparam \outputReg[8]~I .output_async_reset = "none";
defparam \outputReg[8]~I .output_power_up = "low";
defparam \outputReg[8]~I .output_register_mode = "none";
defparam \outputReg[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[9]~I (
	.datain(\regfile|Register[2][9]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[9]));
// synopsys translate_off
defparam \outputReg[9]~I .input_async_reset = "none";
defparam \outputReg[9]~I .input_power_up = "low";
defparam \outputReg[9]~I .input_register_mode = "none";
defparam \outputReg[9]~I .input_sync_reset = "none";
defparam \outputReg[9]~I .oe_async_reset = "none";
defparam \outputReg[9]~I .oe_power_up = "low";
defparam \outputReg[9]~I .oe_register_mode = "none";
defparam \outputReg[9]~I .oe_sync_reset = "none";
defparam \outputReg[9]~I .operation_mode = "output";
defparam \outputReg[9]~I .output_async_reset = "none";
defparam \outputReg[9]~I .output_power_up = "low";
defparam \outputReg[9]~I .output_register_mode = "none";
defparam \outputReg[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[10]~I (
	.datain(\regfile|Register[2][10]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[10]));
// synopsys translate_off
defparam \outputReg[10]~I .input_async_reset = "none";
defparam \outputReg[10]~I .input_power_up = "low";
defparam \outputReg[10]~I .input_register_mode = "none";
defparam \outputReg[10]~I .input_sync_reset = "none";
defparam \outputReg[10]~I .oe_async_reset = "none";
defparam \outputReg[10]~I .oe_power_up = "low";
defparam \outputReg[10]~I .oe_register_mode = "none";
defparam \outputReg[10]~I .oe_sync_reset = "none";
defparam \outputReg[10]~I .operation_mode = "output";
defparam \outputReg[10]~I .output_async_reset = "none";
defparam \outputReg[10]~I .output_power_up = "low";
defparam \outputReg[10]~I .output_register_mode = "none";
defparam \outputReg[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[11]~I (
	.datain(\regfile|Register[2][11]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[11]));
// synopsys translate_off
defparam \outputReg[11]~I .input_async_reset = "none";
defparam \outputReg[11]~I .input_power_up = "low";
defparam \outputReg[11]~I .input_register_mode = "none";
defparam \outputReg[11]~I .input_sync_reset = "none";
defparam \outputReg[11]~I .oe_async_reset = "none";
defparam \outputReg[11]~I .oe_power_up = "low";
defparam \outputReg[11]~I .oe_register_mode = "none";
defparam \outputReg[11]~I .oe_sync_reset = "none";
defparam \outputReg[11]~I .operation_mode = "output";
defparam \outputReg[11]~I .output_async_reset = "none";
defparam \outputReg[11]~I .output_power_up = "low";
defparam \outputReg[11]~I .output_register_mode = "none";
defparam \outputReg[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[12]~I (
	.datain(\regfile|Register[2][12]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[12]));
// synopsys translate_off
defparam \outputReg[12]~I .input_async_reset = "none";
defparam \outputReg[12]~I .input_power_up = "low";
defparam \outputReg[12]~I .input_register_mode = "none";
defparam \outputReg[12]~I .input_sync_reset = "none";
defparam \outputReg[12]~I .oe_async_reset = "none";
defparam \outputReg[12]~I .oe_power_up = "low";
defparam \outputReg[12]~I .oe_register_mode = "none";
defparam \outputReg[12]~I .oe_sync_reset = "none";
defparam \outputReg[12]~I .operation_mode = "output";
defparam \outputReg[12]~I .output_async_reset = "none";
defparam \outputReg[12]~I .output_power_up = "low";
defparam \outputReg[12]~I .output_register_mode = "none";
defparam \outputReg[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[13]~I (
	.datain(\regfile|Register[2][13]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[13]));
// synopsys translate_off
defparam \outputReg[13]~I .input_async_reset = "none";
defparam \outputReg[13]~I .input_power_up = "low";
defparam \outputReg[13]~I .input_register_mode = "none";
defparam \outputReg[13]~I .input_sync_reset = "none";
defparam \outputReg[13]~I .oe_async_reset = "none";
defparam \outputReg[13]~I .oe_power_up = "low";
defparam \outputReg[13]~I .oe_register_mode = "none";
defparam \outputReg[13]~I .oe_sync_reset = "none";
defparam \outputReg[13]~I .operation_mode = "output";
defparam \outputReg[13]~I .output_async_reset = "none";
defparam \outputReg[13]~I .output_power_up = "low";
defparam \outputReg[13]~I .output_register_mode = "none";
defparam \outputReg[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[14]~I (
	.datain(\regfile|Register[2][14]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[14]));
// synopsys translate_off
defparam \outputReg[14]~I .input_async_reset = "none";
defparam \outputReg[14]~I .input_power_up = "low";
defparam \outputReg[14]~I .input_register_mode = "none";
defparam \outputReg[14]~I .input_sync_reset = "none";
defparam \outputReg[14]~I .oe_async_reset = "none";
defparam \outputReg[14]~I .oe_power_up = "low";
defparam \outputReg[14]~I .oe_register_mode = "none";
defparam \outputReg[14]~I .oe_sync_reset = "none";
defparam \outputReg[14]~I .operation_mode = "output";
defparam \outputReg[14]~I .output_async_reset = "none";
defparam \outputReg[14]~I .output_power_up = "low";
defparam \outputReg[14]~I .output_register_mode = "none";
defparam \outputReg[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[15]~I (
	.datain(\regfile|Register[2][15]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[15]));
// synopsys translate_off
defparam \outputReg[15]~I .input_async_reset = "none";
defparam \outputReg[15]~I .input_power_up = "low";
defparam \outputReg[15]~I .input_register_mode = "none";
defparam \outputReg[15]~I .input_sync_reset = "none";
defparam \outputReg[15]~I .oe_async_reset = "none";
defparam \outputReg[15]~I .oe_power_up = "low";
defparam \outputReg[15]~I .oe_register_mode = "none";
defparam \outputReg[15]~I .oe_sync_reset = "none";
defparam \outputReg[15]~I .operation_mode = "output";
defparam \outputReg[15]~I .output_async_reset = "none";
defparam \outputReg[15]~I .output_power_up = "low";
defparam \outputReg[15]~I .output_register_mode = "none";
defparam \outputReg[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[16]~I (
	.datain(\regfile|Register[2][16]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[16]));
// synopsys translate_off
defparam \outputReg[16]~I .input_async_reset = "none";
defparam \outputReg[16]~I .input_power_up = "low";
defparam \outputReg[16]~I .input_register_mode = "none";
defparam \outputReg[16]~I .input_sync_reset = "none";
defparam \outputReg[16]~I .oe_async_reset = "none";
defparam \outputReg[16]~I .oe_power_up = "low";
defparam \outputReg[16]~I .oe_register_mode = "none";
defparam \outputReg[16]~I .oe_sync_reset = "none";
defparam \outputReg[16]~I .operation_mode = "output";
defparam \outputReg[16]~I .output_async_reset = "none";
defparam \outputReg[16]~I .output_power_up = "low";
defparam \outputReg[16]~I .output_register_mode = "none";
defparam \outputReg[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[17]~I (
	.datain(\regfile|Register[2][17]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[17]));
// synopsys translate_off
defparam \outputReg[17]~I .input_async_reset = "none";
defparam \outputReg[17]~I .input_power_up = "low";
defparam \outputReg[17]~I .input_register_mode = "none";
defparam \outputReg[17]~I .input_sync_reset = "none";
defparam \outputReg[17]~I .oe_async_reset = "none";
defparam \outputReg[17]~I .oe_power_up = "low";
defparam \outputReg[17]~I .oe_register_mode = "none";
defparam \outputReg[17]~I .oe_sync_reset = "none";
defparam \outputReg[17]~I .operation_mode = "output";
defparam \outputReg[17]~I .output_async_reset = "none";
defparam \outputReg[17]~I .output_power_up = "low";
defparam \outputReg[17]~I .output_register_mode = "none";
defparam \outputReg[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[18]~I (
	.datain(\regfile|Register[2][18]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[18]));
// synopsys translate_off
defparam \outputReg[18]~I .input_async_reset = "none";
defparam \outputReg[18]~I .input_power_up = "low";
defparam \outputReg[18]~I .input_register_mode = "none";
defparam \outputReg[18]~I .input_sync_reset = "none";
defparam \outputReg[18]~I .oe_async_reset = "none";
defparam \outputReg[18]~I .oe_power_up = "low";
defparam \outputReg[18]~I .oe_register_mode = "none";
defparam \outputReg[18]~I .oe_sync_reset = "none";
defparam \outputReg[18]~I .operation_mode = "output";
defparam \outputReg[18]~I .output_async_reset = "none";
defparam \outputReg[18]~I .output_power_up = "low";
defparam \outputReg[18]~I .output_register_mode = "none";
defparam \outputReg[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[19]~I (
	.datain(\regfile|Register[2][19]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[19]));
// synopsys translate_off
defparam \outputReg[19]~I .input_async_reset = "none";
defparam \outputReg[19]~I .input_power_up = "low";
defparam \outputReg[19]~I .input_register_mode = "none";
defparam \outputReg[19]~I .input_sync_reset = "none";
defparam \outputReg[19]~I .oe_async_reset = "none";
defparam \outputReg[19]~I .oe_power_up = "low";
defparam \outputReg[19]~I .oe_register_mode = "none";
defparam \outputReg[19]~I .oe_sync_reset = "none";
defparam \outputReg[19]~I .operation_mode = "output";
defparam \outputReg[19]~I .output_async_reset = "none";
defparam \outputReg[19]~I .output_power_up = "low";
defparam \outputReg[19]~I .output_register_mode = "none";
defparam \outputReg[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[20]~I (
	.datain(\regfile|Register[2][20]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[20]));
// synopsys translate_off
defparam \outputReg[20]~I .input_async_reset = "none";
defparam \outputReg[20]~I .input_power_up = "low";
defparam \outputReg[20]~I .input_register_mode = "none";
defparam \outputReg[20]~I .input_sync_reset = "none";
defparam \outputReg[20]~I .oe_async_reset = "none";
defparam \outputReg[20]~I .oe_power_up = "low";
defparam \outputReg[20]~I .oe_register_mode = "none";
defparam \outputReg[20]~I .oe_sync_reset = "none";
defparam \outputReg[20]~I .operation_mode = "output";
defparam \outputReg[20]~I .output_async_reset = "none";
defparam \outputReg[20]~I .output_power_up = "low";
defparam \outputReg[20]~I .output_register_mode = "none";
defparam \outputReg[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[21]~I (
	.datain(\regfile|Register[2][21]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[21]));
// synopsys translate_off
defparam \outputReg[21]~I .input_async_reset = "none";
defparam \outputReg[21]~I .input_power_up = "low";
defparam \outputReg[21]~I .input_register_mode = "none";
defparam \outputReg[21]~I .input_sync_reset = "none";
defparam \outputReg[21]~I .oe_async_reset = "none";
defparam \outputReg[21]~I .oe_power_up = "low";
defparam \outputReg[21]~I .oe_register_mode = "none";
defparam \outputReg[21]~I .oe_sync_reset = "none";
defparam \outputReg[21]~I .operation_mode = "output";
defparam \outputReg[21]~I .output_async_reset = "none";
defparam \outputReg[21]~I .output_power_up = "low";
defparam \outputReg[21]~I .output_register_mode = "none";
defparam \outputReg[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[22]~I (
	.datain(\regfile|Register[2][22]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[22]));
// synopsys translate_off
defparam \outputReg[22]~I .input_async_reset = "none";
defparam \outputReg[22]~I .input_power_up = "low";
defparam \outputReg[22]~I .input_register_mode = "none";
defparam \outputReg[22]~I .input_sync_reset = "none";
defparam \outputReg[22]~I .oe_async_reset = "none";
defparam \outputReg[22]~I .oe_power_up = "low";
defparam \outputReg[22]~I .oe_register_mode = "none";
defparam \outputReg[22]~I .oe_sync_reset = "none";
defparam \outputReg[22]~I .operation_mode = "output";
defparam \outputReg[22]~I .output_async_reset = "none";
defparam \outputReg[22]~I .output_power_up = "low";
defparam \outputReg[22]~I .output_register_mode = "none";
defparam \outputReg[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[23]~I (
	.datain(\regfile|Register[2][23]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[23]));
// synopsys translate_off
defparam \outputReg[23]~I .input_async_reset = "none";
defparam \outputReg[23]~I .input_power_up = "low";
defparam \outputReg[23]~I .input_register_mode = "none";
defparam \outputReg[23]~I .input_sync_reset = "none";
defparam \outputReg[23]~I .oe_async_reset = "none";
defparam \outputReg[23]~I .oe_power_up = "low";
defparam \outputReg[23]~I .oe_register_mode = "none";
defparam \outputReg[23]~I .oe_sync_reset = "none";
defparam \outputReg[23]~I .operation_mode = "output";
defparam \outputReg[23]~I .output_async_reset = "none";
defparam \outputReg[23]~I .output_power_up = "low";
defparam \outputReg[23]~I .output_register_mode = "none";
defparam \outputReg[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[24]~I (
	.datain(\regfile|Register[2][24]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[24]));
// synopsys translate_off
defparam \outputReg[24]~I .input_async_reset = "none";
defparam \outputReg[24]~I .input_power_up = "low";
defparam \outputReg[24]~I .input_register_mode = "none";
defparam \outputReg[24]~I .input_sync_reset = "none";
defparam \outputReg[24]~I .oe_async_reset = "none";
defparam \outputReg[24]~I .oe_power_up = "low";
defparam \outputReg[24]~I .oe_register_mode = "none";
defparam \outputReg[24]~I .oe_sync_reset = "none";
defparam \outputReg[24]~I .operation_mode = "output";
defparam \outputReg[24]~I .output_async_reset = "none";
defparam \outputReg[24]~I .output_power_up = "low";
defparam \outputReg[24]~I .output_register_mode = "none";
defparam \outputReg[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[25]~I (
	.datain(\regfile|Register[2][25]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[25]));
// synopsys translate_off
defparam \outputReg[25]~I .input_async_reset = "none";
defparam \outputReg[25]~I .input_power_up = "low";
defparam \outputReg[25]~I .input_register_mode = "none";
defparam \outputReg[25]~I .input_sync_reset = "none";
defparam \outputReg[25]~I .oe_async_reset = "none";
defparam \outputReg[25]~I .oe_power_up = "low";
defparam \outputReg[25]~I .oe_register_mode = "none";
defparam \outputReg[25]~I .oe_sync_reset = "none";
defparam \outputReg[25]~I .operation_mode = "output";
defparam \outputReg[25]~I .output_async_reset = "none";
defparam \outputReg[25]~I .output_power_up = "low";
defparam \outputReg[25]~I .output_register_mode = "none";
defparam \outputReg[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[26]~I (
	.datain(\regfile|Register[2][26]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[26]));
// synopsys translate_off
defparam \outputReg[26]~I .input_async_reset = "none";
defparam \outputReg[26]~I .input_power_up = "low";
defparam \outputReg[26]~I .input_register_mode = "none";
defparam \outputReg[26]~I .input_sync_reset = "none";
defparam \outputReg[26]~I .oe_async_reset = "none";
defparam \outputReg[26]~I .oe_power_up = "low";
defparam \outputReg[26]~I .oe_register_mode = "none";
defparam \outputReg[26]~I .oe_sync_reset = "none";
defparam \outputReg[26]~I .operation_mode = "output";
defparam \outputReg[26]~I .output_async_reset = "none";
defparam \outputReg[26]~I .output_power_up = "low";
defparam \outputReg[26]~I .output_register_mode = "none";
defparam \outputReg[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[27]~I (
	.datain(\regfile|Register[2][27]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[27]));
// synopsys translate_off
defparam \outputReg[27]~I .input_async_reset = "none";
defparam \outputReg[27]~I .input_power_up = "low";
defparam \outputReg[27]~I .input_register_mode = "none";
defparam \outputReg[27]~I .input_sync_reset = "none";
defparam \outputReg[27]~I .oe_async_reset = "none";
defparam \outputReg[27]~I .oe_power_up = "low";
defparam \outputReg[27]~I .oe_register_mode = "none";
defparam \outputReg[27]~I .oe_sync_reset = "none";
defparam \outputReg[27]~I .operation_mode = "output";
defparam \outputReg[27]~I .output_async_reset = "none";
defparam \outputReg[27]~I .output_power_up = "low";
defparam \outputReg[27]~I .output_register_mode = "none";
defparam \outputReg[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[28]~I (
	.datain(\regfile|Register[2][28]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[28]));
// synopsys translate_off
defparam \outputReg[28]~I .input_async_reset = "none";
defparam \outputReg[28]~I .input_power_up = "low";
defparam \outputReg[28]~I .input_register_mode = "none";
defparam \outputReg[28]~I .input_sync_reset = "none";
defparam \outputReg[28]~I .oe_async_reset = "none";
defparam \outputReg[28]~I .oe_power_up = "low";
defparam \outputReg[28]~I .oe_register_mode = "none";
defparam \outputReg[28]~I .oe_sync_reset = "none";
defparam \outputReg[28]~I .operation_mode = "output";
defparam \outputReg[28]~I .output_async_reset = "none";
defparam \outputReg[28]~I .output_power_up = "low";
defparam \outputReg[28]~I .output_register_mode = "none";
defparam \outputReg[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[29]~I (
	.datain(\regfile|Register[2][29]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[29]));
// synopsys translate_off
defparam \outputReg[29]~I .input_async_reset = "none";
defparam \outputReg[29]~I .input_power_up = "low";
defparam \outputReg[29]~I .input_register_mode = "none";
defparam \outputReg[29]~I .input_sync_reset = "none";
defparam \outputReg[29]~I .oe_async_reset = "none";
defparam \outputReg[29]~I .oe_power_up = "low";
defparam \outputReg[29]~I .oe_register_mode = "none";
defparam \outputReg[29]~I .oe_sync_reset = "none";
defparam \outputReg[29]~I .operation_mode = "output";
defparam \outputReg[29]~I .output_async_reset = "none";
defparam \outputReg[29]~I .output_power_up = "low";
defparam \outputReg[29]~I .output_register_mode = "none";
defparam \outputReg[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[30]~I (
	.datain(\regfile|Register[2][30]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[30]));
// synopsys translate_off
defparam \outputReg[30]~I .input_async_reset = "none";
defparam \outputReg[30]~I .input_power_up = "low";
defparam \outputReg[30]~I .input_register_mode = "none";
defparam \outputReg[30]~I .input_sync_reset = "none";
defparam \outputReg[30]~I .oe_async_reset = "none";
defparam \outputReg[30]~I .oe_power_up = "low";
defparam \outputReg[30]~I .oe_register_mode = "none";
defparam \outputReg[30]~I .oe_sync_reset = "none";
defparam \outputReg[30]~I .operation_mode = "output";
defparam \outputReg[30]~I .output_async_reset = "none";
defparam \outputReg[30]~I .output_power_up = "low";
defparam \outputReg[30]~I .output_register_mode = "none";
defparam \outputReg[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \outputReg[31]~I (
	.datain(\regfile|Register[2][31]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(outputReg[31]));
// synopsys translate_off
defparam \outputReg[31]~I .input_async_reset = "none";
defparam \outputReg[31]~I .input_power_up = "low";
defparam \outputReg[31]~I .input_register_mode = "none";
defparam \outputReg[31]~I .input_sync_reset = "none";
defparam \outputReg[31]~I .oe_async_reset = "none";
defparam \outputReg[31]~I .oe_power_up = "low";
defparam \outputReg[31]~I .oe_register_mode = "none";
defparam \outputReg[31]~I .oe_sync_reset = "none";
defparam \outputReg[31]~I .operation_mode = "output";
defparam \outputReg[31]~I .output_async_reset = "none";
defparam \outputReg[31]~I .output_power_up = "low";
defparam \outputReg[31]~I .output_register_mode = "none";
defparam \outputReg[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[0]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[0]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[0]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[0]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[0]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[0]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[0]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[0]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[0]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[0]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[0]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[0]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[0]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[0]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[1]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[1]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[1]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[1]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[1]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[1]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[1]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[1]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[1]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[1]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[1]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[1]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[1]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[1]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[2]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[2]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[2]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[2]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[2]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[2]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[2]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[2]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[2]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[2]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[2]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[2]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[2]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[2]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[3]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[3]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[3]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[3]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[3]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[3]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[3]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[3]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[3]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[3]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[3]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[3]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[3]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[3]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[4]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[4]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[4]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[4]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[4]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[4]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[4]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[4]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[4]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[4]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[4]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[4]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[4]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[4]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[5]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[5]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[5]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[5]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[5]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[5]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[5]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[5]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[5]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[5]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[5]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[5]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[5]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[5]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[6]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[6]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[6]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[6]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[6]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[6]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[6]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[6]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[6]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[6]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[6]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[6]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[6]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[6]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[7]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[7]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[7]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[7]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[7]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[7]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[7]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[7]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[7]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[7]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[7]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[7]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[7]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[7]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[8]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[8]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[8]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[8]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[8]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[8]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[8]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[8]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[8]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[8]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[8]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[8]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[8]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[9]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[9]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[9]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[9]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[9]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[9]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[9]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[9]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[9]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[9]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[9]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[9]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[9]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[10]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[10]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[10]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[10]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[10]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[10]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[10]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[10]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[10]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[10]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[10]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[10]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[10]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[11]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[11]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[11]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[11]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[11]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[11]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[11]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[11]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[11]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[11]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[11]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[11]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[11]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[11]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[12]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[12]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[12]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[12]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[12]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[12]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[12]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[12]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[12]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[12]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[12]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[12]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[12]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[12]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[13]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[13]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[13]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[13]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[13]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[13]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[13]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[13]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[13]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[13]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[13]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[13]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[13]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[13]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[14]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[14]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[14]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[14]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[14]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[14]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[14]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[14]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[14]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[14]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[14]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[14]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[14]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[14]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[15]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[15]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[15]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[15]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[15]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[15]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[15]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[15]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[15]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[15]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[15]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[15]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[15]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[15]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[16]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[16]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[16]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[16]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[16]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[16]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[16]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[16]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[16]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[16]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[16]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[16]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[16]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[16]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[17]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[17]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[17]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[17]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[17]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[17]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[17]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[17]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[17]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[17]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[17]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[17]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[17]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[17]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[18]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[18]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[18]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[18]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[18]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[18]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[18]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[18]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[18]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[18]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[18]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[18]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[18]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[18]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[19]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[19]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[19]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[19]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[19]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[19]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[19]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[19]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[19]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[19]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[19]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[19]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[19]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[19]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[20]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[20]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[20]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[20]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[20]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[20]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[20]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[20]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[20]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[20]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[20]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[20]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[20]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[20]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[21]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[21]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[21]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[21]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[21]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[21]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[21]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[21]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[21]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[21]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[21]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[21]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[21]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[21]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[22]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[22]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[22]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[22]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[22]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[22]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[22]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[22]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[22]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[22]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[22]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[22]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[22]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[22]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[23]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[23]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[23]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[23]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[23]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[23]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[23]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[23]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[23]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[23]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[23]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[23]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[23]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[23]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[24]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[24]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[24]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[24]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[24]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[24]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[24]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[24]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[24]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[24]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[24]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[24]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[24]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[24]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[25]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[25]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[25]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[25]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[25]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[25]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[25]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[25]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[25]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[25]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[25]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[25]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[25]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[25]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[26]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[26]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[26]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[26]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[26]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[26]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[26]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[26]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[26]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[26]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[26]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[26]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[26]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[26]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[27]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[27]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[27]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[27]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[27]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[27]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[27]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[27]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[27]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[27]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[27]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[27]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[27]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[27]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[28]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[28]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[28]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[28]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[28]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[28]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[28]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[28]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[28]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[28]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[28]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[28]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[28]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[28]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[29]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[29]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[29]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[29]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[29]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[29]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[29]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[29]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[29]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[29]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[29]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[29]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[29]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[29]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[30]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[30]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[30]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[30]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[30]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[30]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[30]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[30]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[30]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[30]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[30]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[30]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[30]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \instructionROMOutMEMWBOut[31]~I (
	.datain(\MEMWBPipe|instructionROMOutMEMWB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(instructionROMOutMEMWBOut[31]));
// synopsys translate_off
defparam \instructionROMOutMEMWBOut[31]~I .input_async_reset = "none";
defparam \instructionROMOutMEMWBOut[31]~I .input_power_up = "low";
defparam \instructionROMOutMEMWBOut[31]~I .input_register_mode = "none";
defparam \instructionROMOutMEMWBOut[31]~I .input_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[31]~I .oe_async_reset = "none";
defparam \instructionROMOutMEMWBOut[31]~I .oe_power_up = "low";
defparam \instructionROMOutMEMWBOut[31]~I .oe_register_mode = "none";
defparam \instructionROMOutMEMWBOut[31]~I .oe_sync_reset = "none";
defparam \instructionROMOutMEMWBOut[31]~I .operation_mode = "output";
defparam \instructionROMOutMEMWBOut[31]~I .output_async_reset = "none";
defparam \instructionROMOutMEMWBOut[31]~I .output_power_up = "low";
defparam \instructionROMOutMEMWBOut[31]~I .output_register_mode = "none";
defparam \instructionROMOutMEMWBOut[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
