<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64AsmBackend.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AArch64AsmBackend_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AArch64AsmBackend.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64AsmBackend_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AArch64AsmBackend.cpp - AArch64 Assembler Backend -----------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the AArch64 implementation of the MCAsmBackend class,</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// which is principally concerned with relaxation of the various fixup kinds.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64FixupKinds_8h.html">MCTargetDesc/AArch64FixupKinds.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64MCTargetDesc_8h.html">MCTargetDesc/AArch64MCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmBackend_8h.html">llvm/MC/MCAsmBackend.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCELFObjectWriter_8h.html">llvm/MC/MCELFObjectWriter.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixupKindInfo_8h.html">llvm/MC/MCFixupKindInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCObjectWriter_8h.html">llvm/MC/MCObjectWriter.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ELF_8h.html">llvm/Support/ELF.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>AArch64AsmBackend : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a>* STI;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  AArch64AsmBackend(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT)</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;    : <a class="code" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a>(),</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;      STI(AArch64_MC::<a class="code" href="namespacellvm_1_1AArch64__MC.html#afac3e429473caf3c44686c2bf6e62ee4">createAArch64MCSubtargetInfo</a>(TT, <span class="stringliteral">&quot;&quot;</span>, <span class="stringliteral">&quot;&quot;</span>))</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    {}</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  ~AArch64AsmBackend() {</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keyword">delete</span> STI;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  }</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">bool</span> writeNopData(uint64_t Count, <a class="code" href="classllvm_1_1MCObjectWriter.html">MCObjectWriter</a> *OW) <span class="keyword">const</span>;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> processFixupValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAssembler.html">MCAssembler</a> &amp;<a class="code" href="namespacellvm_1_1HexStyle.html#a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9">Asm</a>,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmLayout.html">MCAsmLayout</a> &amp;Layout,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCFixup.html">MCFixup</a> &amp;Fixup, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCFragment.html">MCFragment</a> *<a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5a78bc4e042ab2fbe041f0c29c1de4c0">DF</a>,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                 <a class="code" href="classllvm_1_1MCValue.html">MCValue</a> &amp;<a class="code" href="classllvm_1_1Target.html">Target</a>, uint64_t &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                 <span class="keywordtype">bool</span> &amp;IsResolved);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;};</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="keywordtype">void</span> AArch64AsmBackend::processFixupValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAssembler.html">MCAssembler</a> &amp;<a class="code" href="namespacellvm_1_1HexStyle.html#a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9">Asm</a>,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmLayout.html">MCAsmLayout</a> &amp;Layout,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCFixup.html">MCFixup</a> &amp;Fixup,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCFragment.html">MCFragment</a> *<a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5a78bc4e042ab2fbe041f0c29c1de4c0">DF</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                          <a class="code" href="classllvm_1_1MCValue.html">MCValue</a> &amp;<a class="code" href="classllvm_1_1Target.html">Target</a>, uint64_t &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                                          <span class="keywordtype">bool</span> &amp;IsResolved) {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="comment">// The ADRP instruction adds some multiple of 0x1000 to the current PC &amp;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="comment">// ~0xfff. This means that the required offset to reach a symbol can vary by</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="comment">// up to one step depending on where the ADRP is in memory. For example:</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">//     ADRP x0, there</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">//  there:</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">// If the ADRP occurs at address 0xffc then &quot;there&quot; will be at 0x1000 and</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// we&#39;ll need that as an offset. At any other address &quot;there&quot; will be in the</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// same page as the ADRP and the instruction should encode 0x0. Assuming the</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="comment">// section isn&#39;t 0x1000-aligned, we therefore need to delegate this decision</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// to the linker -- a relocation!</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keywordflow">if</span> ((uint32_t)Fixup.<a class="code" href="classllvm_1_1MCFixup.html#ad8f4fe03a52f33f5e40be038fde9e67e">getKind</a>() == <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a32cb865976aff458e98ad52f5b753cec">AArch64::fixup_a64_adr_prel_page</a> ||</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      (uint32_t)Fixup.<a class="code" href="classllvm_1_1MCFixup.html#ad8f4fe03a52f33f5e40be038fde9e67e">getKind</a>() == <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9adf6b29c0829d8d02f8ad9d002638fb15">AArch64::fixup_a64_adr_prel_got_page</a> ||</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;      (uint32_t)Fixup.<a class="code" href="classllvm_1_1MCFixup.html#ad8f4fe03a52f33f5e40be038fde9e67e">getKind</a>() == <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ad3fe26d119615773982a0c156c09637e">AArch64::fixup_a64_adr_gottprel_page</a> ||</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      (uint32_t)Fixup.<a class="code" href="classllvm_1_1MCFixup.html#ad8f4fe03a52f33f5e40be038fde9e67e">getKind</a>() == <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a4a2407793531d9580ef7cb8e7a484af5">AArch64::fixup_a64_tlsdesc_adr_page</a>)</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    IsResolved = <span class="keyword">false</span>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;}</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">static</span> uint64_t <a class="code" href="AArch64AsmBackend_8cpp.html#a0721c6cb6a44a6f8b45d864844e3cce2">adjustFixupValue</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>, uint64_t Value);</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">class </span>ELFAArch64AsmBackend : <span class="keyword">public</span> AArch64AsmBackend {</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  uint8_t OSABI;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  ELFAArch64AsmBackend(<span class="keyword">const</span> Target &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                       uint8_t _OSABI)</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    : AArch64AsmBackend(T, TT), OSABI(_OSABI) { }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="keywordtype">bool</span> fixupNeedsRelaxation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCFixup.html">MCFixup</a> &amp;Fixup,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                            uint64_t Value,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRelaxableFragment.html">MCRelaxableFragment</a> *DF,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmLayout.html">MCAsmLayout</a> &amp;Layout) <span class="keyword">const</span>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> getNumFixupKinds()<span class="keyword"> const </span>{</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a35e535a173df2ec945f436ce656f182b">AArch64::NumTargetFixupKinds</a>;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1MCFixupKindInfo.html">MCFixupKindInfo</a> &amp;getFixupKindInfo(<a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">const</span> <span class="keyword">static</span> <a class="code" href="structllvm_1_1MCFixupKindInfo.html">MCFixupKindInfo</a> Infos[<a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a35e535a173df2ec945f436ce656f182b">AArch64::NumTargetFixupKinds</a>] = {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">// This table *must* be in the order that the fixup_* kinds are defined in</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// AArch64FixupKinds.h.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">// Name                   Offset (bits)    Size (bits)    Flags</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ld_prel&quot;</span>,               0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_adr_prel&quot;</span>,              0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_adr_prel_page&quot;</span>,         0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_add_lo12&quot;</span>,              0,    32,             0 },</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst8_lo12&quot;</span>,            0,    32,             0 },</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst16_lo12&quot;</span>,           0,    32,             0 },</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst32_lo12&quot;</span>,           0,    32,             0 },</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst64_lo12&quot;</span>,           0,    32,             0 },</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst128_lo12&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_tstbr&quot;</span>,                 0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_condbr&quot;</span>,                0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_uncondbr&quot;</span>,              0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_call&quot;</span>,                  0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_uabs_g0&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_uabs_g0_nc&quot;</span>,       0,    32,             0 },</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_uabs_g1&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_uabs_g1_nc&quot;</span>,       0,    32,             0 },</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_uabs_g2&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_uabs_g2_nc&quot;</span>,       0,    32,             0 },</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_uabs_g3&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_sabs_g0&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_sabs_g1&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_sabs_g2&quot;</span>,          0,    32,             0 },</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_adr_prel_got_page&quot;</span>,     0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ld64_got_lo12_nc&quot;</span>,      0,    32,             0 },</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_dtprel_g2&quot;</span>,        0,    32,             0 },</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_dtprel_g1&quot;</span>,        0,    32,             0 },</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_dtprel_g1_nc&quot;</span>,     0,    32,             0 },</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_dtprel_g0&quot;</span>,        0,    32,             0 },</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_dtprel_g0_nc&quot;</span>,     0,    32,             0 },</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_add_dtprel_hi12&quot;</span>,       0,    32,             0 },</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_add_dtprel_lo12&quot;</span>,       0,    32,             0 },</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_add_dtprel_lo12_nc&quot;</span>,    0,    32,             0 },</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst8_dtprel_lo12&quot;</span>,     0,    32,             0 },</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst8_dtprel_lo12_nc&quot;</span>,  0,    32,             0 },</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst16_dtprel_lo12&quot;</span>,    0,    32,             0 },</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst16_dtprel_lo12_nc&quot;</span>, 0,    32,             0 },</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst32_dtprel_lo12&quot;</span>,    0,    32,             0 },</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst32_dtprel_lo12_nc&quot;</span>, 0,    32,             0 },</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst64_dtprel_lo12&quot;</span>,    0,    32,             0 },</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst64_dtprel_lo12_nc&quot;</span>, 0,    32,             0 },</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_gottprel_g1&quot;</span>,      0,    32,             0 },</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_gottprel_g0_nc&quot;</span>,   0,    32,             0 },</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_adr_gottprel_page&quot;</span>,     0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ld64_gottprel_lo12_nc&quot;</span>, 0,    32,             0 },</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ld_gottprel_prel19&quot;</span>,    0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_tprel_g2&quot;</span>,         0,    32,             0 },</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_tprel_g1&quot;</span>,         0,    32,             0 },</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_tprel_g1_nc&quot;</span>,      0,    32,             0 },</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_tprel_g0&quot;</span>,         0,    32,             0 },</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_movw_tprel_g0_nc&quot;</span>,      0,    32,             0 },</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_add_tprel_hi12&quot;</span>,        0,    32,             0 },</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_add_tprel_lo12&quot;</span>,        0,    32,             0 },</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_add_tprel_lo12_nc&quot;</span>,     0,    32,             0 },</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst8_tprel_lo12&quot;</span>,      0,    32,             0 },</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst8_tprel_lo12_nc&quot;</span>,   0,    32,             0 },</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst16_tprel_lo12&quot;</span>,     0,    32,             0 },</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst16_tprel_lo12_nc&quot;</span>,  0,    32,             0 },</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst32_tprel_lo12&quot;</span>,     0,    32,             0 },</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst32_tprel_lo12_nc&quot;</span>,  0,    32,             0 },</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst64_tprel_lo12&quot;</span>,     0,    32,             0 },</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_ldst64_tprel_lo12_nc&quot;</span>,  0,    32,             0 },</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_tlsdesc_adr_page&quot;</span>,      0,    32, <a class="code" href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">MCFixupKindInfo::FKF_IsPCRel</a> },</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_tlsdesc_ld64_lo12_nc&quot;</span>,  0,    32,             0 },</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_tlsdesc_add_lo12_nc&quot;</span>,   0,    32,             0 },</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{ <span class="stringliteral">&quot;fixup_a64_tlsdesc_call&quot;</span>,          0,     0,             0 }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    };</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <span class="keywordflow">if</span> (Kind &lt; <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">FirstTargetFixupKind</a>)</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCAsmBackend.html#af13493941b3bbec74f72e7816534bd97">MCAsmBackend::getFixupKindInfo</a>(Kind);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    assert(<span class="keywordtype">unsigned</span>(Kind - <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">FirstTargetFixupKind</a>) &lt; getNumFixupKinds() &amp;&amp;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;           <span class="stringliteral">&quot;Invalid kind!&quot;</span>);</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> Infos[Kind - <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">FirstTargetFixupKind</a>];</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  }</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordtype">void</span> applyFixup(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCFixup.html">MCFixup</a> &amp;Fixup, <span class="keywordtype">char</span> *Data, <span class="keywordtype">unsigned</span> DataSize,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                  uint64_t Value)<span class="keyword"> const </span>{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordtype">unsigned</span> NumBytes = getFixupKindInfo(Fixup.<a class="code" href="classllvm_1_1MCFixup.html#ad8f4fe03a52f33f5e40be038fde9e67e">getKind</a>()).TargetSize / 8;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    Value = <a class="code" href="AArch64AsmBackend_8cpp.html#a0721c6cb6a44a6f8b45d864844e3cce2">adjustFixupValue</a>(Fixup.<a class="code" href="classllvm_1_1MCFixup.html#ad8f4fe03a52f33f5e40be038fde9e67e">getKind</a>(), Value);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="keywordflow">if</span> (!Value) <span class="keywordflow">return</span>;           <span class="comment">// Doesn&#39;t change encoding.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordtype">unsigned</span> Offset = Fixup.<a class="code" href="classllvm_1_1MCFixup.html#add5cb03f27e1c84630cc1970478fcfe2">getOffset</a>();</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    assert(Offset + NumBytes &lt;= DataSize &amp;&amp; <span class="stringliteral">&quot;Invalid fixup offset!&quot;</span>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <span class="comment">// For each byte of the fragment that the fixup touches, mask in the bits</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">// from the fixup value.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumBytes; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      Data[Offset + <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] |= uint8_t((Value &gt;&gt; (<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> * 8)) &amp; 0xff);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordtype">bool</span> mayNeedRelaxation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a>&amp;)<span class="keyword"> const </span>{</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordtype">void</span> relaxInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a>&amp;, <a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a>&amp;)<span class="keyword"> const </span>{</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Cannot relax instructions&quot;</span>);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  }</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="classllvm_1_1MCObjectWriter.html">MCObjectWriter</a> *createObjectWriter(<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS)<span class="keyword"> const </span>{</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a33db626c5bef4f0d9f51767402daeb2f">createAArch64ELFObjectWriter</a>(OS, OSABI);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  }</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;};</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;ELFAArch64AsmBackend::fixupNeedsRelaxation(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCFixup.html">MCFixup</a> &amp;Fixup,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                                           uint64_t Value,</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRelaxableFragment.html">MCRelaxableFragment</a> *DF,</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmLayout.html">MCAsmLayout</a> &amp;Layout)<span class="keyword"> const </span>{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// Correct for now. With all instructions 32-bit only very low-level</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// considerations could make you select something which may fail.</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="keywordtype">bool</span> AArch64AsmBackend::writeNopData(uint64_t Count, <a class="code" href="classllvm_1_1MCObjectWriter.html">MCObjectWriter</a> *OW)<span class="keyword"> const </span>{</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// Can&#39;t emit NOP with size not multiple of 32-bits</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">if</span> (Count % 4 != 0)</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  uint64_t NumNops = Count / 4;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">for</span> (uint64_t <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> != NumNops; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    OW-&gt;<a class="code" href="classllvm_1_1MCObjectWriter.html#a5b6afec64b3f92fd8ee5b5f37cb8055c">Write32</a>(0xd503201f);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="AArch64AsmBackend_8cpp.html#aaa4d1b3b2d73b9a335a434f030f91b96">  232</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64AsmBackend_8cpp.html#aaa4d1b3b2d73b9a335a434f030f91b96">ADRImmBits</a>(<span class="keywordtype">unsigned</span> Value) {</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordtype">unsigned</span> lo2 = Value &amp; 0x3;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordtype">unsigned</span> hi19 = (Value &amp; 0x1fffff) &gt;&gt; 2;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordflow">return</span> (hi19 &lt;&lt; 5) | (lo2 &lt;&lt; 29);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;}</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="AArch64AsmBackend_8cpp.html#a0721c6cb6a44a6f8b45d864844e3cce2">  239</a></span>&#160;<span class="keyword">static</span> uint64_t <a class="code" href="AArch64AsmBackend_8cpp.html#a0721c6cb6a44a6f8b45d864844e3cce2">adjustFixupValue</a>(<span class="keywordtype">unsigned</span> Kind, uint64_t Value) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">switch</span> (Kind) {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unknown fixup kind!&quot;</span>);</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7">FK_Data_2</a>:</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    assert((int64_t)Value &gt;= -32768 &amp;&amp;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;           (int64_t)Value &lt;= 65536 &amp;&amp;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;           <span class="stringliteral">&quot;Out of range ABS16 fixup&quot;</span>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">return</span> Value;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">FK_Data_4</a>:</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 31) &amp;&amp;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;           (int64_t)Value &lt;= (1LL &lt;&lt; 32) - 1 &amp;&amp;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;           <span class="stringliteral">&quot;Out of range ABS32 fixup&quot;</span>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">return</span> Value;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm.html#a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe">FK_Data_8</a>:</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordflow">return</span> Value;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a1fe30cf4bb34b9462bbee58fe5f8186e">AArch64::fixup_a64_ld_gottprel_prel19</a>:</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">// R_AARCH64_LD_GOTTPREL_PREL19: Set a load-literal immediate to bits 1F</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="comment">// FFFC of G(TPREL(S+A)) - P; check -2^20 &lt;= X &lt; 2^20.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aeb163280189216462db4b06cf2ea07e7">AArch64::fixup_a64_ld_prel</a>:</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="comment">// R_AARCH64_LD_PREL_LO19: Sets a load-literal (immediate) value to bits</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="comment">// 1F FFFC of S+A-P, checking that -2^20 &lt;= S+A-P &lt; 2^20.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 20) &amp;&amp;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 20) &amp;&amp; <span class="stringliteral">&quot;Out of range LDR (lit) fixup&quot;</span>);</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0x1ffffc) &lt;&lt; 3;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a033b7bf6474f1328b3b51d0a015ebceb">AArch64::fixup_a64_adr_prel</a>:</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">// R_AARCH64_ADR_PREL_LO21: Sets an ADR immediate value to bits 1F FFFF of</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="comment">// the result of S+A-P, checking that -2^20 &lt;= S+A-P &lt; 2^20.</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 20) &amp;&amp;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 20) &amp;&amp; <span class="stringliteral">&quot;Out of range ADR fixup&quot;</span>);</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64AsmBackend_8cpp.html#aaa4d1b3b2d73b9a335a434f030f91b96">ADRImmBits</a>(Value &amp; 0x1fffff);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a32cb865976aff458e98ad52f5b753cec">AArch64::fixup_a64_adr_prel_page</a>:</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="comment">// R_AARCH64_ADR_PREL_PG_HI21: Sets an ADRP immediate value to bits 1 FFFF</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="comment">// F000 of the result of the operation, checking that -2^32 &lt;= result &lt;</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    <span class="comment">// 2^32.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 32) &amp;&amp;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 32) &amp;&amp; <span class="stringliteral">&quot;Out of range ADRP fixup&quot;</span>);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64AsmBackend_8cpp.html#aaa4d1b3b2d73b9a335a434f030f91b96">ADRImmBits</a>((Value &amp; 0x1fffff000ULL) &gt;&gt; 12);</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a6f2edcc02bc3430ed81b537815557a14">AArch64::fixup_a64_add_dtprel_hi12</a>:</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_ADD_DTPREL_LO12: Set an ADD immediate field to bits</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">// FF F000 of DTPREL(S+A), check 0 &lt;= X &lt; 2^24.</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a9e428617eedb7574adf59fe40eb6eab4">AArch64::fixup_a64_add_tprel_hi12</a>:</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_ADD_TPREL_LO12: Set an ADD immediate field to bits</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="comment">// FF F000 of TPREL(S+A), check 0 &lt;= X &lt; 2^24.</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    assert((int64_t)Value &gt;= 0 &amp;&amp;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 24) &amp;&amp; <span class="stringliteral">&quot;Out of range ADD fixup&quot;</span>);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xfff000) &gt;&gt; 2;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aa5203da77424eb155a2489ea20e2bb7d">AArch64::fixup_a64_add_dtprel_lo12</a>:</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_ADD_DTPREL_LO12: Set an ADD immediate field to bits</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="comment">// FFF of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ad00534fbc9f989b0ea364f60ff5c5033">AArch64::fixup_a64_add_tprel_lo12</a>:</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_ADD_TPREL_LO12: Set an ADD immediate field to bits</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="comment">// FFF of TPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    assert((int64_t)Value &gt;= 0 &amp;&amp;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 12) &amp;&amp; <span class="stringliteral">&quot;Out of range ADD fixup&quot;</span>);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <span class="comment">// ... fallthrough to no-checking versions ...</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a52fe6ee59e14efddfd5f4dff1f79209f">AArch64::fixup_a64_add_dtprel_lo12_nc</a>:</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_ADD_DTPREL_LO12_NC: Set an ADD immediate field to bits</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <span class="comment">// FFF of DTPREL(S+A) with no overflow check.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aeac5e94e249600f10b7c5fac11769267">AArch64::fixup_a64_add_tprel_lo12_nc</a>:</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_ADD_TPREL_LO12_NC: Set an ADD immediate field to bits</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="comment">// FFF of TPREL(S+A) with no overflow check.</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aff8c1345e8b9b6519bc9bed93ea39262">AArch64::fixup_a64_tlsdesc_add_lo12_nc</a>:</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="comment">// R_AARCH64_TLSDESC_ADD_LO12_NC: Set an ADD immediate field to bits</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// FFF of G(TLSDESC(S+A)), with no overflow check.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7cee435bc085b04b443666516c464e40">AArch64::fixup_a64_add_lo12</a>:</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="comment">// R_AARCH64_ADD_ABS_LO12_NC: Sets an ADD immediate value to bits FFF of</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="comment">// S+A, with no overflow check.</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xfff) &lt;&lt; 10;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a589b915aa6ca4e35373703caf6296a52">AArch64::fixup_a64_ldst8_dtprel_lo12</a>:</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST8_DTPREL_LO12: Set an LD/ST offset field to bits FFF</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a2746ef84d6f14dd04acd5c43afbc1d33">AArch64::fixup_a64_ldst8_tprel_lo12</a>:</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_LDST8_TPREL_LO12: Set an LD/ST offset field to bits FFF</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    assert((int64_t) Value &gt;= 0 &amp;&amp;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;           (int64_t) Value &lt; (1LL &lt;&lt; 12) &amp;&amp; <span class="stringliteral">&quot;Out of range LD/ST fixup&quot;</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;    <span class="comment">// ... fallthrough to no-checking versions ...</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a65f58cf73b1795c400cca59d9580dfa1">AArch64::fixup_a64_ldst8_dtprel_lo12_nc</a>:</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST8_DTPREL_LO12: Set an LD/ST offset field to bits FFF</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    <span class="comment">// of DTPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a17a793473948e7fd533fc6dd950ee95e">AArch64::fixup_a64_ldst8_tprel_lo12_nc</a>:</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST8_TPREL_LO12: Set an LD/ST offset field to bits FFF</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="comment">// of TPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ad107cc05bea52c29815adfee8f3fb2d2">AArch64::fixup_a64_ldst8_lo12</a>:</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">// R_AARCH64_LDST8_ABS_LO12_NC: Sets an LD/ST immediate value to bits FFF</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">// of S+A, with no overflow check.</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xfff) &lt;&lt; 10;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ace748167eba42ec19f6d55279cdcb266">AArch64::fixup_a64_ldst16_dtprel_lo12</a>:</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST16_DTPREL_LO12: Set an LD/ST offset field to bits FFE</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aab7fbff1a4b1daf48a9b35a977014c03">AArch64::fixup_a64_ldst16_tprel_lo12</a>:</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_LDST16_TPREL_LO12: Set an LD/ST offset field to bits FFE</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    assert((int64_t) Value &gt;= 0 &amp;&amp;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;           (int64_t) Value &lt; (1LL &lt;&lt; 12) &amp;&amp; <span class="stringliteral">&quot;Out of range LD/ST fixup&quot;</span>);</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// ... fallthrough to no-checking versions ...</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a06d01011770640b2058b8b50ebaf2e8f">AArch64::fixup_a64_ldst16_dtprel_lo12_nc</a>:</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST16_DTPREL_LO12: Set an LD/ST offset field to bits FFE</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;    <span class="comment">// of DTPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a4abd94409f18adce32da18e0b2087799">AArch64::fixup_a64_ldst16_tprel_lo12_nc</a>:</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST16_TPREL_LO12: Set an LD/ST offset field to bits FFE</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    <span class="comment">// of TPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7753d0de5e247ddb7be6c75982bba37f">AArch64::fixup_a64_ldst16_lo12</a>:</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="comment">// R_AARCH64_LDST16_ABS_LO12_NC: Sets an LD/ST immediate value to bits FFE</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="comment">// of S+A, with no overflow check.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xffe) &lt;&lt; 9;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aae433e58df22b0a3ebd742b42665f6ef">AArch64::fixup_a64_ldst32_dtprel_lo12</a>:</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST32_DTPREL_LO12: Set an LD/ST offset field to bits FFC</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a42126e975c395eb771edb5922d14cc70">AArch64::fixup_a64_ldst32_tprel_lo12</a>:</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_LDST32_TPREL_LO12: Set an LD/ST offset field to bits FFC</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    assert((int64_t) Value &gt;= 0 &amp;&amp;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;           (int64_t) Value &lt; (1LL &lt;&lt; 12) &amp;&amp; <span class="stringliteral">&quot;Out of range LD/ST fixup&quot;</span>);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="comment">// ... fallthrough to no-checking versions ...</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a5e9906594b91147b6c15ec2935863c8b">AArch64::fixup_a64_ldst32_dtprel_lo12_nc</a>:</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST32_DTPREL_LO12: Set an LD/ST offset field to bits FFC</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">// of DTPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aef67c27bcb15b573f916d53ba2876eec">AArch64::fixup_a64_ldst32_tprel_lo12_nc</a>:</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST32_TPREL_LO12: Set an LD/ST offset field to bits FFC</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="comment">// of TPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a9acfc35f99c281a7426c0f9175734edc">AArch64::fixup_a64_ldst32_lo12</a>:</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    <span class="comment">// R_AARCH64_LDST32_ABS_LO12_NC: Sets an LD/ST immediate value to bits FFC</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    <span class="comment">// of S+A, with no overflow check.</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xffc) &lt;&lt; 8;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a09be9e8e797cf2f2e8ec8147f3c21197">AArch64::fixup_a64_ldst64_dtprel_lo12</a>:</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST64_DTPREL_LO12: Set an LD/ST offset field to bits FF8</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a281b777fcf4f25e907a09deaa427d152">AArch64::fixup_a64_ldst64_tprel_lo12</a>:</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_LDST64_TPREL_LO12: Set an LD/ST offset field to bits FF8</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <span class="comment">// of DTPREL(S+A), check 0 &lt;= X &lt; 2^12.</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    assert((int64_t) Value &gt;= 0 &amp;&amp;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;           (int64_t) Value &lt; (1LL &lt;&lt; 12) &amp;&amp; <span class="stringliteral">&quot;Out of range LD/ST fixup&quot;</span>);</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <span class="comment">// ... fallthrough to no-checking versions ...</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a96406f1173415332e3389c1014991205">AArch64::fixup_a64_ldst64_dtprel_lo12_nc</a>:</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST64_DTPREL_LO12: Set an LD/ST offset field to bits FF8</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">// of DTPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9abc1b05694cda849ad99b8f9bfb86b021">AArch64::fixup_a64_ldst64_tprel_lo12_nc</a>:</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_LDST64_TPREL_LO12: Set an LD/ST offset field to bits FF8</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="comment">// of TPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a67e44b96cd45efadefce5b8e75558fa7">AArch64::fixup_a64_ldst64_lo12</a>:</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="comment">// R_AARCH64_LDST64_ABS_LO12_NC: Sets an LD/ST immediate value to bits FF8</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">// of S+A, with no overflow check.</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xff8) &lt;&lt; 7;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a67cc51d0775d74ca557691c0e84fa6d6">AArch64::fixup_a64_ldst128_lo12</a>:</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="comment">// R_AARCH64_LDST128_ABS_LO12_NC: Sets an LD/ST immediate value to bits FF0</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="comment">// of S+A, with no overflow check.</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xff0) &lt;&lt; 6;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a5094af05ea10c4a882966ebc84d3c8d9">AArch64::fixup_a64_movw_uabs_g0</a>:</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="comment">// R_AARCH64_MOVW_UABS_G0: Sets a MOVZ immediate field to bits FFFF of S+A</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <span class="comment">// with a check that S+A &lt; 2^16</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    assert(Value &lt;= 0xffff &amp;&amp; <span class="stringliteral">&quot;Out of range move wide fixup&quot;</span>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a33a2ad210c680e4d877f51b86f0e7b53">AArch64::fixup_a64_movw_dtprel_g0_nc</a>:</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_MOVW_DTPREL_G0_NC: Sets a MOVK immediate field to bits</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">// FFFF of DTPREL(S+A) with no overflow check.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a96580df9e34d6f243b5f898775c41df0">AArch64::fixup_a64_movw_gottprel_g0_nc</a>:</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">// R_AARCH64_TLSIE_MOVW_GOTTPREL_G0_NC: Sets a MOVK immediate field to bits</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="comment">// FFFF of G(TPREL(S+A)) - GOT with no overflow check.</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a443ccda4844b758ade4ac7e20c614530">AArch64::fixup_a64_movw_tprel_g0_nc</a>:</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_MOVW_TPREL_G0_NC: Sets a MOVK immediate field to bits</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;    <span class="comment">// FFFF of TPREL(S+A) with no overflow check.</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ab777248ac427811f554585a616352e86">AArch64::fixup_a64_movw_uabs_g0_nc</a>:</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="comment">// R_AARCH64_MOVW_UABS_G0_NC: Sets a MOVK immediate field to bits FFFF of</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">// S+A with no overflow check.</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7cd0c0e433b9a37fce8720eb89fdb26a">AArch64::fixup_a64_movw_uabs_g1</a>:</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="comment">// R_AARCH64_MOVW_UABS_G1: Sets a MOVZ immediate field to bits FFFF0000 of</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">// S+A with a check that S+A &lt; 2^32</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    assert(Value &lt;= 0xffffffffull &amp;&amp; <span class="stringliteral">&quot;Out of range move wide fixup&quot;</span>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">return</span> ((Value &gt;&gt; 16) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a3fc54b94a38f164030625ab8a6f7385f">AArch64::fixup_a64_movw_dtprel_g1_nc</a>:</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_MOVW_DTPREL_G1_NC: Set a MOVK immediate field</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">// to bits FFFF0000 of DTPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a08ed9ebd01231abe9360f32a86766519">AArch64::fixup_a64_movw_tprel_g1_nc</a>:</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_MOVW_TPREL_G1_NC: Set a MOVK immediate field</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="comment">// to bits FFFF0000 of TPREL(S+A), with no overflow check.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a26131b6b609a190cba579adc333244c6">AArch64::fixup_a64_movw_uabs_g1_nc</a>:</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">// R_AARCH64_MOVW_UABS_G1_NC: Sets a MOVK immediate field to bits</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <span class="comment">// FFFF0000 of S+A with no overflow check.</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <span class="keywordflow">return</span> ((Value &gt;&gt; 16) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7d5e1123accd9c52994428f5c2fae4d4">AArch64::fixup_a64_movw_uabs_g2</a>:</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="comment">// R_AARCH64_MOVW_UABS_G2: Sets a MOVZ immediate field to bits FFFF 0000</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <span class="comment">// 0000 of S+A with a check that S+A &lt; 2^48</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    assert(Value &lt;= 0xffffffffffffull &amp;&amp; <span class="stringliteral">&quot;Out of range move wide fixup&quot;</span>);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">return</span> ((Value &gt;&gt; 32) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a9d67153a9864642157ebef95ee1d03eb">AArch64::fixup_a64_movw_uabs_g2_nc</a>:</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <span class="comment">// R_AARCH64_MOVW_UABS_G2: Sets a MOVK immediate field to bits FFFF 0000</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="comment">// 0000 of S+A with no overflow check.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">return</span> ((Value &gt;&gt; 32) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a497dd9585d26f2ccccae3d0a238ffbc2">AArch64::fixup_a64_movw_uabs_g3</a>:</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="comment">// R_AARCH64_MOVW_UABS_G3: Sets a MOVZ immediate field to bits FFFF 0000</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="comment">// 0000 0000 of S+A (no overflow check needed)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> ((Value &gt;&gt; 48) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a279b6cdcbc33b28568391d8f94f7a17d">AArch64::fixup_a64_movw_dtprel_g0</a>:</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_MOVW_DTPREL_G0: Set a MOV[NZ] immediate field</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">// to bits FFFF of DTPREL(S+A).</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a512fea97d11847b1889b38634d841972">AArch64::fixup_a64_movw_tprel_g0</a>:</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_MOVW_TPREL_G0: Set a MOV[NZ] immediate field to</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="comment">// bits FFFF of TPREL(S+A).</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a75a3651b26a331f1e3520bb4e29af3d8">AArch64::fixup_a64_movw_sabs_g0</a>: {</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="comment">// R_AARCH64_MOVW_SABS_G0: Sets MOV[NZ] immediate field using bits FFFF of</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="comment">// S+A (see notes below); check -2^16 &lt;= S+A &lt; 2^16. (notes say that we</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="comment">// should convert between MOVN and MOVZ to achieve our goals).</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a0c4e2aa2235abdd10d2beffa32cd9b14a1d25947b1e05ec73aa88243522dd01ff">Signed</a> = Value;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    assert(Signed &gt;= -(1LL &lt;&lt; 16) &amp;&amp; Signed &lt; (1LL &lt;&lt; 16)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;           &amp;&amp; <span class="stringliteral">&quot;Out of range move wide fixup&quot;</span>);</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (Signed &gt;= 0) {</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      Value = (Value &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="comment">// Bit 30 converts the MOVN encoding into a MOVZ</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      Value |= 1 &lt;&lt; 30;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="comment">// MCCodeEmitter should have encoded a MOVN, which is fine.</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;      Value = (~Value &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <span class="keywordflow">return</span> Value;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  }</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a57efb39a9855a12c1346ac31f0c190f8">AArch64::fixup_a64_movw_dtprel_g1</a>:</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_MOVW_DTPREL_G1: Set a MOV[NZ] immediate field</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// to bits FFFF0000 of DTPREL(S+A).</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a738da4c81dffff395e54746e7d2d4ee0">AArch64::fixup_a64_movw_gottprel_g1</a>:</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="comment">// R_AARCH64_TLSIE_MOVW_GOTTPREL_G1: Set a MOV[NZ] immediate field</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="comment">// to bits FFFF0000 of G(TPREL(S+A)) - GOT.</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a6c7a3fa47baffe4c2e66a8ce841d5959">AArch64::fixup_a64_movw_tprel_g1</a>:</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_MOVW_TPREL_G1: Set a MOV[NZ] immediate field to</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// bits FFFF0000 of TPREL(S+A).</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ada5de9497604d5c371076ebb9aa73d89">AArch64::fixup_a64_movw_sabs_g1</a>: {</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">// R_AARCH64_MOVW_SABS_G1: Sets MOV[NZ] immediate field using bits FFFF 0000</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// of S+A (see notes below); check -2^32 &lt;= S+A &lt; 2^32. (notes say that we</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <span class="comment">// should convert between MOVN and MOVZ to achieve our goals).</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a0c4e2aa2235abdd10d2beffa32cd9b14a1d25947b1e05ec73aa88243522dd01ff">Signed</a> = Value;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    assert(Signed &gt;= -(1LL &lt;&lt; 32) &amp;&amp; Signed &lt; (1LL &lt;&lt; 32)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;           &amp;&amp; <span class="stringliteral">&quot;Out of range move wide fixup&quot;</span>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">if</span> (Signed &gt;= 0) {</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      Value = ((Value &gt;&gt; 16) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="comment">// Bit 30 converts the MOVN encoding into a MOVZ</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;      Value |= 1 &lt;&lt; 30;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;      Value = ((~Value &gt;&gt; 16) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    }</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">return</span> Value;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  }</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a32feec1388798fba838fdebbfb59bff9">AArch64::fixup_a64_movw_dtprel_g2</a>:</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="comment">// R_AARCH64_TLSLD_MOVW_DTPREL_G2: Set a MOV[NZ] immediate field</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="comment">// to bits FFFF 0000 0000 of DTPREL(S+A).</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9acfb3cbd7bb506d17b3048e76969920c5">AArch64::fixup_a64_movw_tprel_g2</a>:</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="comment">// R_AARCH64_TLSLE_MOVW_TPREL_G2: Set a MOV[NZ] immediate field to</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    <span class="comment">// bits FFFF 0000 0000 of TPREL(S+A).</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a57113ddda75a4bcceaeeca76b9a809f8">AArch64::fixup_a64_movw_sabs_g2</a>: {</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="comment">// R_AARCH64_MOVW_SABS_G2: Sets MOV[NZ] immediate field using bits FFFF 0000</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="comment">// 0000 of S+A (see notes below); check -2^48 &lt;= S+A &lt; 2^48. (notes say that</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    <span class="comment">// we should convert between MOVN and MOVZ to achieve our goals).</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    int64_t <a class="code" href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a0c4e2aa2235abdd10d2beffa32cd9b14a1d25947b1e05ec73aa88243522dd01ff">Signed</a> = Value;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    assert(Signed &gt;= -(1LL &lt;&lt; 48) &amp;&amp; Signed &lt; (1LL &lt;&lt; 48)</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;           &amp;&amp; <span class="stringliteral">&quot;Out of range move wide fixup&quot;</span>);</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keywordflow">if</span> (Signed &gt;= 0) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;      Value = ((Value &gt;&gt; 32) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;      <span class="comment">// Bit 30 converts the MOVN encoding into a MOVZ</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;      Value |= 1 &lt;&lt; 30;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;      Value = ((~Value &gt;&gt; 32) &amp; 0xffff) &lt;&lt; 5;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    }</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keywordflow">return</span> Value;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  }</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a0362cfa9f7ea737de4a20a161cffdc22">AArch64::fixup_a64_tstbr</a>:</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="comment">// R_AARCH64_TSTBR14: Sets the immediate field of a TBZ/TBNZ instruction to</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="comment">// bits FFFC of S+A-P, checking -2^15 &lt;= S+A-P &lt; 2^15.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 15) &amp;&amp;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 15) &amp;&amp; <span class="stringliteral">&quot;Out of range TBZ/TBNZ fixup&quot;</span>);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xfffc) &lt;&lt; (5 - 2);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a0dcbb835dd2b27946fc1337c85ca1834">AArch64::fixup_a64_condbr</a>:</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="comment">// R_AARCH64_CONDBR19: Sets the immediate field of a conditional branch</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">// instruction to bits 1FFFFC of S+A-P, checking -2^20 &lt;= S+A-P &lt; 2^20.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 20) &amp;&amp;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 20) &amp;&amp; <span class="stringliteral">&quot;Out of range B.cond fixup&quot;</span>);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0x1ffffc) &lt;&lt; (5 - 2);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7aacd4d4d386b2b471a78aef034a0ab6">AArch64::fixup_a64_uncondbr</a>:</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">// R_AARCH64_JUMP26 same as below (except to a linker, possibly).</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a4a6872a67bb27de72c49c0525fc91933">AArch64::fixup_a64_call</a>:</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">// R_AARCH64_CALL26: Sets a CALL immediate field to bits FFFFFFC of S+A-P,</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="comment">// checking that -2^27 &lt;= S+A-P &lt; 2^27.</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 27) &amp;&amp;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 27) &amp;&amp; <span class="stringliteral">&quot;Out of range branch fixup&quot;</span>);</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xffffffc) &gt;&gt; 2;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ad3fe26d119615773982a0c156c09637e">AArch64::fixup_a64_adr_gottprel_page</a>:</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="comment">// R_AARCH64_TLSIE_ADR_GOTTPREL_PAGE21: Set an ADRP immediate field to bits</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">// 1FFFFF000 of Page(G(TPREL(S+A))) - Page(P); check -2^32 &lt;= X &lt; 2^32.</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a4a2407793531d9580ef7cb8e7a484af5">AArch64::fixup_a64_tlsdesc_adr_page</a>:</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="comment">// R_AARCH64_TLSDESC_ADR_PAGE: Set an ADRP immediate field to bits 1FFFFF000</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// of Page(G(TLSDESC(S+A))) - Page(P); check -2^32 &lt;= X &lt; 2^32.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9adf6b29c0829d8d02f8ad9d002638fb15">AArch64::fixup_a64_adr_prel_got_page</a>:</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="comment">// R_AARCH64_ADR_GOT_PAGE: Sets the immediate value of an ADRP to bits</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="comment">// 1FFFFF000 of the operation, checking that -2^32 &lt; Page(G(S))-Page(GOT) &lt;</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <span class="comment">// 2^32.</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    assert((int64_t)Value &gt;= -(1LL &lt;&lt; 32) &amp;&amp;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;           (int64_t)Value &lt; (1LL &lt;&lt; 32) &amp;&amp; <span class="stringliteral">&quot;Out of range ADRP fixup&quot;</span>);</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="AArch64AsmBackend_8cpp.html#aaa4d1b3b2d73b9a335a434f030f91b96">ADRImmBits</a>((Value &amp; 0x1fffff000ULL) &gt;&gt; 12);</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a1d1571c3f24d9d13ba99197a51bcc9ac">AArch64::fixup_a64_ld64_gottprel_lo12_nc</a>:</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">// R_AARCH64_TLSIE_LD64_GOTTPREL_LO12_NC: Set an LD offset field to bits FF8</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="comment">// of X, with no overflow check. Check that X &amp; 7 == 0.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a473505652be17187debd845536d98420">AArch64::fixup_a64_tlsdesc_ld64_lo12_nc</a>:</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="comment">// R_AARCH64_TLSDESC_LD64_LO12_NC: Set an LD offset field to bits FF8 of</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="comment">// G(TLSDESC(S+A)), with no overflow check. Check that X &amp; 7 == 0.</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a076135f8ada23f2a7423ea54225abba0">AArch64::fixup_a64_ld64_got_lo12_nc</a>:</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="comment">// R_AARCH64_LD64_GOT_LO12_NC: Sets the LD/ST immediate field to bits FF8 of</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    <span class="comment">// G(S) with no overflow check. Check X &amp; 7 == 0</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    assert(((int64_t)Value &amp; 7) == 0 &amp;&amp; <span class="stringliteral">&quot;Misaligned fixup&quot;</span>);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;    <span class="keywordflow">return</span> (Value &amp; 0xff8) &lt;&lt; 7;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ae358bf768bdacc2ea9e3c11dc7263bf9">AArch64::fixup_a64_tlsdesc_call</a>:</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;    <span class="comment">// R_AARCH64_TLSDESC_CALL: For relaxation only.</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  }</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;}</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<a class="code" href="classllvm_1_1MCAsmBackend.html">MCAsmBackend</a> *</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="namespacellvm.html#a5d277c9c7e5acbf2d3f9a853f33e6c13">  581</a></span>&#160;<a class="code" href="namespacellvm.html#a5d277c9c7e5acbf2d3f9a853f33e6c13">llvm::createAArch64AsmBackend</a>(<span class="keyword">const</span> Target &amp;<a class="code" href="classT.html">T</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a>,</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;                              <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> TT, <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> CPU) {</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;  <a class="code" href="classllvm_1_1Triple.html">Triple</a> TheTriple(TT);</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> ELFAArch64AsmBackend(T, TT, TheTriple.<a class="code" href="classllvm_1_1Triple.html#a444a38a05c0b8ff096a42710160dd45e">getOS</a>());</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;}</div><div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a9e428617eedb7574adf59fe40eb6eab4"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a9e428617eedb7574adf59fe40eb6eab4">llvm::AArch64::fixup_a64_add_tprel_hi12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00087">AArch64FixupKinds.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html_a444a38a05c0b8ff096a42710160dd45e"><div class="ttname"><a href="classllvm_1_1Triple.html#a444a38a05c0b8ff096a42710160dd45e">llvm::Triple::getOS</a></div><div class="ttdeci">OSType getOS() const </div><div class="ttdoc">getOS - Get the parsed operating system type of this triple. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00178">Triple.h:178</a></div></div>
<div class="ttc" id="MCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9abc1b05694cda849ad99b8f9bfb86b021"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9abc1b05694cda849ad99b8f9bfb86b021">llvm::AArch64::fixup_a64_ldst64_tprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00097">AArch64FixupKinds.h:97</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a65f58cf73b1795c400cca59d9580dfa1"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a65f58cf73b1795c400cca59d9580dfa1">llvm::AArch64::fixup_a64_ldst8_dtprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00065">AArch64FixupKinds.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9ae358bf768bdacc2ea9e3c11dc7263bf9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ae358bf768bdacc2ea9e3c11dc7263bf9">llvm::AArch64::fixup_a64_tlsdesc_call</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00103">AArch64FixupKinds.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9ad3fe26d119615773982a0c156c09637e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ad3fe26d119615773982a0c156c09637e">llvm::AArch64::fixup_a64_adr_gottprel_page</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00077">AArch64FixupKinds.h:77</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCValue_html"><div class="ttname"><a href="classllvm_1_1MCValue.html">llvm::MCValue</a></div><div class="ttdef"><b>Definition:</b> <a href="MCValue_8h_source.html#l00037">MCValue.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9aeac5e94e249600f10b7c5fac11769267"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aeac5e94e249600f10b7c5fac11769267">llvm::AArch64::fixup_a64_add_tprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00089">AArch64FixupKinds.h:89</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a7cee435bc085b04b443666516c464e40"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7cee435bc085b04b443666516c464e40">llvm::AArch64::fixup_a64_add_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00027">AArch64FixupKinds.h:27</a></div></div>
<div class="ttc" id="namespacellvm_html_a33db626c5bef4f0d9f51767402daeb2f"><div class="ttname"><a href="namespacellvm.html#a33db626c5bef4f0d9f51767402daeb2f">llvm::createAArch64ELFObjectWriter</a></div><div class="ttdeci">MCObjectWriter * createAArch64ELFObjectWriter(raw_ostream &amp;OS, uint8_t OSABI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ELFObjectWriter_8cpp_source.html#l00288">AArch64ELFObjectWriter.cpp:288</a></div></div>
<div class="ttc" id="AArch64MCTargetDesc_8h_html"><div class="ttname"><a href="AArch64MCTargetDesc_8h.html">AArch64MCTargetDesc.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9ab777248ac427811f554585a616352e86"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ab777248ac427811f554585a616352e86">llvm::AArch64::fixup_a64_movw_uabs_g0_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00041">AArch64FixupKinds.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a2746ef84d6f14dd04acd5c43afbc1d33"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a2746ef84d6f14dd04acd5c43afbc1d33">llvm::AArch64::fixup_a64_ldst8_tprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00090">AArch64FixupKinds.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a32feec1388798fba838fdebbfb59bff9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a32feec1388798fba838fdebbfb59bff9">llvm::AArch64::fixup_a64_movw_dtprel_g2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00056">AArch64FixupKinds.h:56</a></div></div>
<div class="ttc" id="MCFixupKindInfo_8h_html"><div class="ttname"><a href="MCFixupKindInfo_8h.html">MCFixupKindInfo.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a42126e975c395eb771edb5922d14cc70"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a42126e975c395eb771edb5922d14cc70">llvm::AArch64::fixup_a64_ldst32_tprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00094">AArch64FixupKinds.h:94</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a7cd0c0e433b9a37fce8720eb89fdb26a"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7cd0c0e433b9a37fce8720eb89fdb26a">llvm::AArch64::fixup_a64_movw_uabs_g1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00042">AArch64FixupKinds.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a9acfc35f99c281a7426c0f9175734edc"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a9acfc35f99c281a7426c0f9175734edc">llvm::AArch64::fixup_a64_ldst32_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00031">AArch64FixupKinds.h:31</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a02772a67f2052ae04bb9ef1ff9dc3cf8">llvm::FirstTargetFixupKind</a></div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00040">MCFixup.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a497dd9585d26f2ccccae3d0a238ffbc2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a497dd9585d26f2ccccae3d0a238ffbc2">llvm::AArch64::fixup_a64_movw_uabs_g3</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00046">AArch64FixupKinds.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a3fc54b94a38f164030625ab8a6f7385f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a3fc54b94a38f164030625ab8a6f7385f">llvm::AArch64::fixup_a64_movw_dtprel_g1_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00058">AArch64FixupKinds.h:58</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a1d1571c3f24d9d13ba99197a51bcc9ac"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a1d1571c3f24d9d13ba99197a51bcc9ac">llvm::AArch64::fixup_a64_ld64_gottprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00078">AArch64FixupKinds.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a076135f8ada23f2a7423ea54225abba0"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a076135f8ada23f2a7423ea54225abba0">llvm::AArch64::fixup_a64_ld64_got_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00053">AArch64FixupKinds.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCObjectWriter_html_a5b6afec64b3f92fd8ee5b5f37cb8055c"><div class="ttname"><a href="classllvm_1_1MCObjectWriter.html#a5b6afec64b3f92fd8ee5b5f37cb8055c">llvm::MCObjectWriter::Write32</a></div><div class="ttdeci">void Write32(uint32_t Value)</div><div class="ttdef"><b>Definition:</b> <a href="MCObjectWriter_8h_source.html#l00156">MCObjectWriter.h:156</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a473505652be17187debd845536d98420"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a473505652be17187debd845536d98420">llvm::AArch64::fixup_a64_tlsdesc_ld64_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00101">AArch64FixupKinds.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MCObjectWriter_html"><div class="ttname"><a href="classllvm_1_1MCObjectWriter.html">llvm::MCObjectWriter</a></div><div class="ttdef"><b>Definition:</b> <a href="MCObjectWriter_8h_source.html#l00039">MCObjectWriter.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MCAssembler_html"><div class="ttname"><a href="classllvm_1_1MCAssembler.html">llvm::MCAssembler</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAssembler_8h_source.html#l00807">MCAssembler.h:807</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a4a6872a67bb27de72c49c0525fc91933"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a4a6872a67bb27de72c49c0525fc91933">llvm::AArch64::fixup_a64_call</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00038">AArch64FixupKinds.h:38</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64__MC_html_afac3e429473caf3c44686c2bf6e62ee4"><div class="ttname"><a href="namespacellvm_1_1AArch64__MC.html#afac3e429473caf3c44686c2bf6e62ee4">llvm::AArch64_MC::createAArch64MCSubtargetInfo</a></div><div class="ttdeci">MCSubtargetInfo * createAArch64MCSubtargetInfo(StringRef TT, StringRef CPU, StringRef FS)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64MCTargetDesc_8cpp_source.html#l00039">AArch64MCTargetDesc.cpp:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a7753d0de5e247ddb7be6c75982bba37f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7753d0de5e247ddb7be6c75982bba37f">llvm::AArch64::fixup_a64_ldst16_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00030">AArch64FixupKinds.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html"><div class="ttname"><a href="classllvm_1_1MCFixup.html">llvm::MCFixup</a></div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00061">MCFixup.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9ad107cc05bea52c29815adfee8f3fb2d2"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ad107cc05bea52c29815adfee8f3fb2d2">llvm::AArch64::fixup_a64_ldst8_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00029">AArch64FixupKinds.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1MCFixupKindInfo_html_a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007"><div class="ttname"><a href="structllvm_1_1MCFixupKindInfo.html#a8f6613f5c0a6dc7dfebce3761963659da9bd8af688090f2f81c405bd995079007">llvm::MCFixupKindInfo::FKF_IsPCRel</a></div><div class="ttdef"><b>Definition:</b> <a href="MCFixupKindInfo_8h_source.html#l00020">MCFixupKindInfo.h:20</a></div></div>
<div class="ttc" id="AArch64FixupKinds_8h_html"><div class="ttname"><a href="AArch64FixupKinds_8h.html">AArch64FixupKinds.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9aeb163280189216462db4b06cf2ea07e7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aeb163280189216462db4b06cf2ea07e7">llvm::AArch64::fixup_a64_ld_prel</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00023">AArch64FixupKinds.h:23</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a443ccda4844b758ade4ac7e20c614530"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a443ccda4844b758ade4ac7e20c614530">llvm::AArch64::fixup_a64_movw_tprel_g0_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00086">AArch64FixupKinds.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9aab7fbff1a4b1daf48a9b35a977014c03"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aab7fbff1a4b1daf48a9b35a977014c03">llvm::AArch64::fixup_a64_ldst16_tprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00092">AArch64FixupKinds.h:92</a></div></div>
<div class="ttc" id="namespacellvm_html_a5d277c9c7e5acbf2d3f9a853f33e6c13"><div class="ttname"><a href="namespacellvm.html#a5d277c9c7e5acbf2d3f9a853f33e6c13">llvm::createAArch64AsmBackend</a></div><div class="ttdeci">MCAsmBackend * createAArch64AsmBackend(const Target &amp;T, const MCRegisterInfo &amp;MRI, StringRef TT, StringRef CPU)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AsmBackend_8cpp_source.html#l00581">AArch64AsmBackend.cpp:581</a></div></div>
<div class="ttc" id="namespacellvm_1_1HexStyle_html_a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9"><div class="ttname"><a href="namespacellvm_1_1HexStyle.html#a2ff7bb0072f1202f7b06bb426d6ecda0aee14e37b71e28e68ace5e2f6b67042a9">llvm::HexStyle::Asm</a></div><div class="ttdoc">0ffh </div><div class="ttdef"><b>Definition:</b> <a href="MCInstPrinter_8h_source.html#l00027">MCInstPrinter.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmLayout_html"><div class="ttname"><a href="classllvm_1_1MCAsmLayout.html">llvm::MCAsmLayout</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAsmLayout_8h_source.html#l00029">MCAsmLayout.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9aef67c27bcb15b573f916d53ba2876eec"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aef67c27bcb15b573f916d53ba2876eec">llvm::AArch64::fixup_a64_ldst32_tprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00095">AArch64FixupKinds.h:95</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a4abd94409f18adce32da18e0b2087799"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a4abd94409f18adce32da18e0b2087799">llvm::AArch64::fixup_a64_ldst16_tprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00093">AArch64FixupKinds.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a32cb865976aff458e98ad52f5b753cec"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a32cb865976aff458e98ad52f5b753cec">llvm::AArch64::fixup_a64_adr_prel_page</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00025">AArch64FixupKinds.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a06d01011770640b2058b8b50ebaf2e8f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a06d01011770640b2058b8b50ebaf2e8f">llvm::AArch64::fixup_a64_ldst16_dtprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00067">AArch64FixupKinds.h:67</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9ace748167eba42ec19f6d55279cdcb266"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ace748167eba42ec19f6d55279cdcb266">llvm::AArch64::fixup_a64_ldst16_dtprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00066">AArch64FixupKinds.h:66</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9ada5de9497604d5c371076ebb9aa73d89"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ada5de9497604d5c371076ebb9aa73d89">llvm::AArch64::fixup_a64_movw_sabs_g1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00049">AArch64FixupKinds.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a589b915aa6ca4e35373703caf6296a52"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a589b915aa6ca4e35373703caf6296a52">llvm::AArch64::fixup_a64_ldst8_dtprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00064">AArch64FixupKinds.h:64</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">llvm::FK_Data_4</a></div><div class="ttdoc">A four-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00025">MCFixup.h:25</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a67e44b96cd45efadefce5b8e75558fa7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a67e44b96cd45efadefce5b8e75558fa7">llvm::AArch64::fixup_a64_ldst64_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00032">AArch64FixupKinds.h:32</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a17a793473948e7fd533fc6dd950ee95e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a17a793473948e7fd533fc6dd950ee95e">llvm::AArch64::fixup_a64_ldst8_tprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00091">AArch64FixupKinds.h:91</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a033b7bf6474f1328b3b51d0a015ebceb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a033b7bf6474f1328b3b51d0a015ebceb">llvm::AArch64::fixup_a64_adr_prel</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00024">AArch64FixupKinds.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_add5cb03f27e1c84630cc1970478fcfe2"><div class="ttname"><a href="classllvm_1_1MCFixup.html#add5cb03f27e1c84630cc1970478fcfe2">llvm::MCFixup::getOffset</a></div><div class="ttdeci">uint32_t getOffset() const </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00090">MCFixup.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9aff8c1345e8b9b6519bc9bed93ea39262"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aff8c1345e8b9b6519bc9bed93ea39262">llvm::AArch64::fixup_a64_tlsdesc_add_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00102">AArch64FixupKinds.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9ad00534fbc9f989b0ea364f60ff5c5033"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9ad00534fbc9f989b0ea364f60ff5c5033">llvm::AArch64::fixup_a64_add_tprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00088">AArch64FixupKinds.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1MCRelaxableFragment_html"><div class="ttname"><a href="classllvm_1_1MCRelaxableFragment.html">llvm::MCRelaxableFragment</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAssembler_8h_source.html#l00285">MCAssembler.h:285</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a7aacd4d4d386b2b471a78aef034a0ab6"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7aacd4d4d386b2b471a78aef034a0ab6">llvm::AArch64::fixup_a64_uncondbr</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00037">AArch64FixupKinds.h:37</a></div></div>
<div class="ttc" id="Support_2ELF_8h_html"><div class="ttname"><a href="Support_2ELF_8h.html">ELF.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a75a3651b26a331f1e3520bb4e29af3d8"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a75a3651b26a331f1e3520bb4e29af3d8">llvm::AArch64::fixup_a64_movw_sabs_g0</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00048">AArch64FixupKinds.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a6f2edcc02bc3430ed81b537815557a14"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a6f2edcc02bc3430ed81b537815557a14">llvm::AArch64::fixup_a64_add_dtprel_hi12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00061">AArch64FixupKinds.h:61</a></div></div>
<div class="ttc" id="MCELFObjectWriter_8h_html"><div class="ttname"><a href="MCELFObjectWriter_8h.html">MCELFObjectWriter.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a0362cfa9f7ea737de4a20a161cffdc22"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a0362cfa9f7ea737de4a20a161cffdc22">llvm::AArch64::fixup_a64_tstbr</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00035">AArch64FixupKinds.h:35</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a09be9e8e797cf2f2e8ec8147f3c21197"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a09be9e8e797cf2f2e8ec8147f3c21197">llvm::AArch64::fixup_a64_ldst64_dtprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00070">AArch64FixupKinds.h:70</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">MCFixupKind - Extensible enumeration to represent the type of a fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00022">MCFixup.h:22</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a6c7a3fa47baffe4c2e66a8ce841d5959"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a6c7a3fa47baffe4c2e66a8ce841d5959">llvm::AArch64::fixup_a64_movw_tprel_g1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00083">AArch64FixupKinds.h:83</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a512fea97d11847b1889b38634d841972"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a512fea97d11847b1889b38634d841972">llvm::AArch64::fixup_a64_movw_tprel_g0</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00085">AArch64FixupKinds.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a57113ddda75a4bcceaeeca76b9a809f8"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a57113ddda75a4bcceaeeca76b9a809f8">llvm::AArch64::fixup_a64_movw_sabs_g2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00050">AArch64FixupKinds.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a7d5e1123accd9c52994428f5c2fae4d4"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a7d5e1123accd9c52994428f5c2fae4d4">llvm::AArch64::fixup_a64_movw_uabs_g2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00044">AArch64FixupKinds.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a9d67153a9864642157ebef95ee1d03eb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a9d67153a9864642157ebef95ee1d03eb">llvm::AArch64::fixup_a64_movw_uabs_g2_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00045">AArch64FixupKinds.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a0dcbb835dd2b27946fc1337c85ca1834"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a0dcbb835dd2b27946fc1337c85ca1834">llvm::AArch64::fixup_a64_condbr</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00036">AArch64FixupKinds.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a67cc51d0775d74ca557691c0e84fa6d6"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a67cc51d0775d74ca557691c0e84fa6d6">llvm::AArch64::fixup_a64_ldst128_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00033">AArch64FixupKinds.h:33</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a35e535a173df2ec945f436ce656f182b"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a35e535a173df2ec945f436ce656f182b">llvm::AArch64::NumTargetFixupKinds</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00108">AArch64FixupKinds.h:108</a></div></div>
<div class="ttc" id="AArch64AsmBackend_8cpp_html_aaa4d1b3b2d73b9a335a434f030f91b96"><div class="ttname"><a href="AArch64AsmBackend_8cpp.html#aaa4d1b3b2d73b9a335a434f030f91b96">ADRImmBits</a></div><div class="ttdeci">static unsigned ADRImmBits(unsigned Value)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AsmBackend_8cpp_source.html#l00232">AArch64AsmBackend.cpp:232</a></div></div>
<div class="ttc" id="classllvm_1_1MCFixup_html_ad8f4fe03a52f33f5e40be038fde9e67e"><div class="ttname"><a href="classllvm_1_1MCFixup.html#ad8f4fe03a52f33f5e40be038fde9e67e">llvm::MCFixup::getKind</a></div><div class="ttdeci">MCFixupKind getKind() const </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00088">MCFixup.h:88</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a5e9906594b91147b6c15ec2935863c8b"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a5e9906594b91147b6c15ec2935863c8b">llvm::AArch64::fixup_a64_ldst32_dtprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00069">AArch64FixupKinds.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00044">Triple.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02da5a78bc4e042ab2fbe041f0c29c1de4c0"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02da5a78bc4e042ab2fbe041f0c29c1de4c0">llvm::X86II::DF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00332">X86BaseInfo.h:332</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a96580df9e34d6f243b5f898775c41df0"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a96580df9e34d6f243b5f898775c41df0">llvm::AArch64::fixup_a64_movw_gottprel_g0_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00076">AArch64FixupKinds.h:76</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a1fe30cf4bb34b9462bbee58fe5f8186e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a1fe30cf4bb34b9462bbee58fe5f8186e">llvm::AArch64::fixup_a64_ld_gottprel_prel19</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00079">AArch64FixupKinds.h:79</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00499">ExecutionEngine/ExecutionEngine.h:499</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9adf6b29c0829d8d02f8ad9d002638fb15"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9adf6b29c0829d8d02f8ad9d002638fb15">llvm::AArch64::fixup_a64_adr_prel_got_page</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00052">AArch64FixupKinds.h:52</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a4a2407793531d9580ef7cb8e7a484af5"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a4a2407793531d9580ef7cb8e7a484af5">llvm::AArch64::fixup_a64_tlsdesc_adr_page</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00100">AArch64FixupKinds.h:100</a></div></div>
<div class="ttc" id="AArch64AsmBackend_8cpp_html_a0721c6cb6a44a6f8b45d864844e3cce2"><div class="ttname"><a href="AArch64AsmBackend_8cpp.html#a0721c6cb6a44a6f8b45d864844e3cce2">adjustFixupValue</a></div><div class="ttdeci">static uint64_t adjustFixupValue(unsigned Kind, uint64_t Value)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AsmBackend_8cpp_source.html#l00239">AArch64AsmBackend.cpp:239</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00078">TargetRegistry.h:78</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a08ed9ebd01231abe9360f32a86766519"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a08ed9ebd01231abe9360f32a86766519">llvm::AArch64::fixup_a64_movw_tprel_g1_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00084">AArch64FixupKinds.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a738da4c81dffff395e54746e7d2d4ee0"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a738da4c81dffff395e54746e7d2d4ee0">llvm::AArch64::fixup_a64_movw_gottprel_g1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00075">AArch64FixupKinds.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a52fe6ee59e14efddfd5f4dff1f79209f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a52fe6ee59e14efddfd5f4dff1f79209f">llvm::AArch64::fixup_a64_add_dtprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00063">AArch64FixupKinds.h:63</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode_html_a0c4e2aa2235abdd10d2beffa32cd9b14a1d25947b1e05ec73aa88243522dd01ff"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXLdStInstCode.html#a0c4e2aa2235abdd10d2beffa32cd9b14a1d25947b1e05ec73aa88243522dd01ff">llvm::NVPTX::PTXLdStInstCode::Signed</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00122">NVPTX.h:122</a></div></div>
<div class="ttc" id="MCObjectWriter_8h_html"><div class="ttname"><a href="MCObjectWriter_8h.html">MCObjectWriter.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9aae433e58df22b0a3ebd742b42665f6ef"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aae433e58df22b0a3ebd742b42665f6ef">llvm::AArch64::fixup_a64_ldst32_dtprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00068">AArch64FixupKinds.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a281b777fcf4f25e907a09deaa427d152"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a281b777fcf4f25e907a09deaa427d152">llvm::AArch64::fixup_a64_ldst64_tprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00096">AArch64FixupKinds.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a279b6cdcbc33b28568391d8f94f7a17d"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a279b6cdcbc33b28568391d8f94f7a17d">llvm::AArch64::fixup_a64_movw_dtprel_g0</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00059">AArch64FixupKinds.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a3a9388f6478ca218e5d1996e4063c8fe">llvm::FK_Data_8</a></div><div class="ttdoc">A eight-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00026">MCFixup.h:26</a></div></div>
<div class="ttc" id="MCAsmBackend_8h_html"><div class="ttname"><a href="MCAsmBackend_8h.html">MCAsmBackend.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a26131b6b609a190cba579adc333244c6"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a26131b6b609a190cba579adc333244c6">llvm::AArch64::fixup_a64_movw_uabs_g1_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00043">AArch64FixupKinds.h:43</a></div></div>
<div class="ttc" id="structllvm_1_1MCFixupKindInfo_html"><div class="ttname"><a href="structllvm_1_1MCFixupKindInfo.html">llvm::MCFixupKindInfo</a></div><div class="ttdoc">MCFixupKindInfo - Target independent information on a fixup kind. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixupKindInfo_8h_source.html#l00016">MCFixupKindInfo.h:16</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a96406f1173415332e3389c1014991205"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a96406f1173415332e3389c1014991205">llvm::AArch64::fixup_a64_ldst64_dtprel_lo12_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00071">AArch64FixupKinds.h:71</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a33a2ad210c680e4d877f51b86f0e7b53"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a33a2ad210c680e4d877f51b86f0e7b53">llvm::AArch64::fixup_a64_movw_dtprel_g0_nc</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00060">AArch64FixupKinds.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00066">Value.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmBackend_html"><div class="ttname"><a href="classllvm_1_1MCAsmBackend.html">llvm::MCAsmBackend</a></div><div class="ttdoc">MCAsmBackend - Generic interface to target specific assembler backends. </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmBackend_8h_source.html#l00034">MCAsmBackend.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1MCFragment_html"><div class="ttname"><a href="classllvm_1_1MCFragment.html">llvm::MCFragment</a></div><div class="ttdef"><b>Definition:</b> <a href="MCAssembler_8h_source.html#l00041">MCAssembler.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9aa5203da77424eb155a2489ea20e2bb7d"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9aa5203da77424eb155a2489ea20e2bb7d">llvm::AArch64::fixup_a64_add_dtprel_lo12</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00062">AArch64FixupKinds.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00031">raw_ostream.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a57efb39a9855a12c1346ac31f0c190f8"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a57efb39a9855a12c1346ac31f0c190f8">llvm::AArch64::fixup_a64_movw_dtprel_g1</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00057">AArch64FixupKinds.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00041">StringRef.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9a5094af05ea10c4a882966ebc84d3c8d9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9a5094af05ea10c4a882966ebc84d3c8d9">llvm::AArch64::fixup_a64_movw_uabs_g0</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00040">AArch64FixupKinds.h:40</a></div></div>
<div class="ttc" id="MCModuleYAML_8cpp_html_a5e410df3f6875c5af4a7f2be284f235d"><div class="ttname"><a href="MCModuleYAML_8cpp.html#a5e410df3f6875c5af4a7f2be284f235d">MRI</a></div><div class="ttdeci">const MCRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="MCModuleYAML_8cpp_source.html#l00056">MCModuleYAML.cpp:56</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9acfb3cbd7bb506d17b3048e76969920c5"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9acfb3cbd7bb506d17b3048e76969920c5">llvm::AArch64::fixup_a64_movw_tprel_g2</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64FixupKinds_8h_source.html#l00082">AArch64FixupKinds.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmBackend_html_af13493941b3bbec74f72e7816534bd97"><div class="ttname"><a href="classllvm_1_1MCAsmBackend.html#af13493941b3bbec74f72e7816534bd97">llvm::MCAsmBackend::getFixupKindInfo</a></div><div class="ttdeci">virtual const MCFixupKindInfo &amp; getFixupKindInfo(MCFixupKind Kind) const </div><div class="ttdoc">getFixupKindInfo - Get information on a fixup kind. </div><div class="ttdef"><b>Definition:</b> <a href="MCAsmBackend_8cpp_source.html#l00021">MCAsmBackend.cpp:21</a></div></div>
<div class="ttc" id="namespacellvm_html_a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58afe607fbae154a24e4b463cf9fd5916f7">llvm::FK_Data_2</a></div><div class="ttdoc">A two-byte fixup. </div><div class="ttdef"><b>Definition:</b> <a href="MCFixup_8h_source.html#l00024">MCFixup.h:24</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:57:58 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
