// Seed: 2916321718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire module_0;
  assign id_3 = ~id_4;
  wire id_5;
  assign module_1.id_1 = 0;
  assign id_1 = id_3;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  tri  id_2,
    output wand id_3,
    input  tri  id_4
);
  assign id_3 = id_4;
  wire id_6;
  wand id_7;
  wire id_8;
  ;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
endmodule
