m255
K3
13
cModel Technology
Z0 d/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Simulacion
Esum1b
Z1 w1741461334
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 d/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Simulacion
Z5 8/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b.vhd
Z6 F/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b.vhd
l0
L6
VPnK4m<`[PEb]6>Z6:cbQc1
Z7 OV;C;10.1d;51
32
Z8 !s108 1741462627.665185
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b.vhd|
Z10 !s107 /home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
!s100 `9M=mD7nk:MMHz7>2b2SU2
!i10b 1
Asum1b_arq
R2
R3
Z13 DEx4 work 5 sum1b 0 22 PnK4m<`[PEb]6>Z6:cbQc1
l19
L17
VN]e1bR7=oR5LBl@IboRg?3
R7
32
R8
R9
R10
R11
R12
!s100 _hhZ:zH63R]6QGO5;1Ijb2
!i10b 1
Esum1b_tb
Z14 w1741462765
R2
R3
R4
Z15 8/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b_tb.vhd
Z16 F/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b_tb.vhd
l0
L6
V1<L9SE8J8P6J>9GCN04BM2
!s100 BD9?j[fK_4@MM7BRflUzg2
R7
32
!i10b 1
Z17 !s108 1741462769.322741
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b_tb.vhd|
Z19 !s107 /home/raxt/VHDL_Workspace/CLP_workspace/Ej01/Fuente/sum1b_tb.vhd|
R11
R12
Asum1b_tb_arq
R13
R2
R3
Z20 DEx4 work 8 sum1b_tb 0 22 1<L9SE8J8P6J>9GCN04BM2
l30
L10
VHAO_SJ8LQi;WF6<ejo8EE2
!s100 =;e^gigMhQ50GfNKTlSdf3
R7
32
!i10b 1
R17
R18
R19
R11
R12
