# Compile of Adder.v was successful.
# Compile of cordic_linear.v was successful.
# Compile of cordic_linear_CU.v was successful.
# Compile of cordic_linear_DP.v was successful.
# Compile of register_param.v was successful.
# Compile of upCounterRE.v was successful.
# Compile of reciprocal_float_DP.v was successful.
# Compile of reciprocal_float_CU.v was successful.
# Compile of reciprocal_float.v was successful.
# Compile of TB_reciprocal_float.v was successful.
# 10 compiles, 0 failed with no errors.
vsim -gui work.TB_reciprocal_float
# vsim -gui work.TB_reciprocal_float 
# Start time: 15:16:25 on Sep 25,2024
# Loading work.TB_reciprocal_float
# Loading work.reciprocal_float
# Loading work.reciprocal_float_DP
# Loading work.register_param
# Loading work.cordic_linear
# Loading work.cordic_linear_DP
# Loading work.upCounterRE
# Loading work.adder
# Loading work.cordic_linear_CU
# Loading work.reciprocal_float_CU
add wave -position end  sim:/TB_reciprocal_float/clk
add wave -position end  sim:/TB_reciprocal_float/done
add wave -position end  sim:/TB_reciprocal_float/out
add wave -position end  sim:/TB_reciprocal_float/rst
add wave -position end  sim:/TB_reciprocal_float/start
add wave -position end  sim:/TB_reciprocal_float/x
add wave -position end  sim:/TB_reciprocal_float/zero_flag
run -all
# ** Note: $stop    : G:/Intern-Cordic/verilog/reciprocal_cordic_float/TB_reciprocal_float.v(151)
#    Time: 8730 ns  Iteration: 0  Instance: /TB_reciprocal_float
# Break in Module TB_reciprocal_float at G:/Intern-Cordic/verilog/reciprocal_cordic_float/TB_reciprocal_float.v line 151
quit -sim
# End time: 15:31:29 on Sep 25,2024, Elapsed time: 0:15:04
# Errors: 0, Warnings: 3
