<profile>

<section name = "Vivado HLS Report for 'Resize'" level="0">
<item name = "Date">Tue Aug 18 20:50:04 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">Cache_Plate</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.10 ns, 9.284 ns, 1.39 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">54, 1075150858, 0.599 us, 11.934 sec, 54, 1075150858, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_Resize_opr_linear_fu_220">Resize_opr_linear, 53, 1075150857, 0.588 us, 11.934 sec, 53, 1075150857, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">6, 40, 9616, 7868, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 141, -</column>
<column name="Register">-, -, 85, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 18, 9, 15, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_Resize_opr_linear_fu_220">Resize_opr_linear, 6, 40, 9616, 7868, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="p_dst_cols_V_blk_n">9, 2, 1, 2</column>
<column name="p_dst_cols_V_out_blk_n">9, 2, 1, 2</column>
<column name="p_dst_data_stream_0_V_write">9, 2, 1, 2</column>
<column name="p_dst_data_stream_1_V_write">9, 2, 1, 2</column>
<column name="p_dst_data_stream_2_V_write">9, 2, 1, 2</column>
<column name="p_dst_rows_V_blk_n">9, 2, 1, 2</column>
<column name="p_dst_rows_V_out_blk_n">9, 2, 1, 2</column>
<column name="p_src_cols_V_blk_n">9, 2, 1, 2</column>
<column name="p_src_data_stream_0_V_read">9, 2, 1, 2</column>
<column name="p_src_data_stream_1_V_read">9, 2, 1, 2</column>
<column name="p_src_data_stream_2_V_read">9, 2, 1, 2</column>
<column name="p_src_rows_V_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_Resize_opr_linear_fu_220_ap_start_reg">1, 0, 1, 0</column>
<column name="p_dst_cols_V_read_reg_249">9, 0, 9, 0</column>
<column name="p_dst_rows_V_read_reg_244">7, 0, 7, 0</column>
<column name="p_src_cols_V_read_reg_259">32, 0, 32, 0</column>
<column name="p_src_rows_V_read_reg_254">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Resize, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Resize, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Resize, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, Resize, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Resize, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Resize, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Resize, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Resize, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, Resize, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, Resize, return value</column>
<column name="p_src_rows_V_dout">in, 32, ap_fifo, p_src_rows_V, pointer</column>
<column name="p_src_rows_V_empty_n">in, 1, ap_fifo, p_src_rows_V, pointer</column>
<column name="p_src_rows_V_read">out, 1, ap_fifo, p_src_rows_V, pointer</column>
<column name="p_src_cols_V_dout">in, 32, ap_fifo, p_src_cols_V, pointer</column>
<column name="p_src_cols_V_empty_n">in, 1, ap_fifo, p_src_cols_V, pointer</column>
<column name="p_src_cols_V_read">out, 1, ap_fifo, p_src_cols_V, pointer</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_rows_V_dout">in, 7, ap_fifo, p_dst_rows_V, pointer</column>
<column name="p_dst_rows_V_empty_n">in, 1, ap_fifo, p_dst_rows_V, pointer</column>
<column name="p_dst_rows_V_read">out, 1, ap_fifo, p_dst_rows_V, pointer</column>
<column name="p_dst_cols_V_dout">in, 9, ap_fifo, p_dst_cols_V, pointer</column>
<column name="p_dst_cols_V_empty_n">in, 1, ap_fifo, p_dst_cols_V, pointer</column>
<column name="p_dst_cols_V_read">out, 1, ap_fifo, p_dst_cols_V, pointer</column>
<column name="p_dst_data_stream_0_V_din">out, 8, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_1_V_din">out, 8, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_2_V_din">out, 8, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_rows_V_out_din">out, 7, ap_fifo, p_dst_rows_V_out, pointer</column>
<column name="p_dst_rows_V_out_full_n">in, 1, ap_fifo, p_dst_rows_V_out, pointer</column>
<column name="p_dst_rows_V_out_write">out, 1, ap_fifo, p_dst_rows_V_out, pointer</column>
<column name="p_dst_cols_V_out_din">out, 9, ap_fifo, p_dst_cols_V_out, pointer</column>
<column name="p_dst_cols_V_out_full_n">in, 1, ap_fifo, p_dst_cols_V_out, pointer</column>
<column name="p_dst_cols_V_out_write">out, 1, ap_fifo, p_dst_cols_V_out, pointer</column>
</table>
</item>
</section>
</profile>
