{"vcs1":{"timestamp_begin":1732443909.389598918, "rt":1.97, "ut":0.99, "st":0.26}}
{"vcselab":{"timestamp_begin":1732443911.438466510, "rt":1.07, "ut":0.30, "st":0.17}}
{"link":{"timestamp_begin":1732443912.588913239, "rt":0.33, "ut":0.15, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732443908.759216403}
{"VCS_COMP_START_TIME": 1732443908.759216403}
{"VCS_COMP_END_TIME": 1732443913.911346215}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343728}}
{"stitch_vcselab": {"peak_mem": 231560}}
