{"Source Block": ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@70:80@HdlStmAssign", "reg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\nwire [(DATA_PATH_WIDTH+1)*10-2:0] full_data;\n\nassign full_data = {in_data,data_d1};\nassign out_data = aligned_data_stage2;\n\n/* 2-stage cascade of 3:1 and 4:1 muxes */\n\ninteger i;\n\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@69:79", "reg [8:0] data_d1 = 9'h00;\nreg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\nwire [(DATA_PATH_WIDTH+1)*10-2:0] full_data;\n\nassign full_data = {in_data,data_d1};\nassign out_data = aligned_data_stage2;\n\n/* 2-stage cascade of 3:1 and 4:1 muxes */\n\ninteger i;\n"], ["hdl/library/jesd204/jesd204_soft_pcs_rx/jesd204_pattern_align.v@67:77", "reg [1:0] cooldown = 2'h3;\n\nreg [8:0] data_d1 = 9'h00;\nreg [DATA_PATH_WIDTH*10+2:0] aligned_data_stage1;\nreg [DATA_PATH_WIDTH*10-1:0] aligned_data_stage2;\nwire [(DATA_PATH_WIDTH+1)*10-2:0] full_data;\n\nassign full_data = {in_data,data_d1};\nassign out_data = aligned_data_stage2;\n\n/* 2-stage cascade of 3:1 and 4:1 muxes */\n"]], "Diff Content": {"Delete": [[75, "assign out_data = aligned_data_stage2;\n"]], "Add": [[75, "  assign full_data = {in_data,data_d1};\n"], [75, "  assign out_data = aligned_data_stage2;\n"]]}}