#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Oct  3 10:57:56 2024
# Process ID: 50852
# Current directory: C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30472 C:\Projects\ERN24004\Projects\PYNQ\02_SPI\spi\spi.xpr
# Log file: C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :12927 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi/spi.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1815.363 ; gain = 544.547
update_compile_order -fileset sources_1exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 14:48:46 2024...
ources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi/spi.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <design_1> from block design file <C:/Projects/ERN24004/Projects/PYNQ/02_SPI/spi/spi.srcs/sources_1/bd/design_1/design_1.bd>
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
close_project
create_project ad1 C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1 -part xc7z007sclg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
set_property board_part digilentinc.com:cora-z7-07s:part0:1.1 [current_project]
set_property  ip_repo_paths  C:/Projects/ERN24004/digilent/vivado-library-master [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
create_bd_design "ad1"
Wrote  : <C:\Projects\ERN24004\Projects\PYNQ\04_PMOD_AD1\ad1\ad1.srcs\sources_1\bd\ad1\ad1.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:IP:PmodAD1:1.0 PmodAD1_0
apply_board_connection -board_interface "ja" -ip_intf "PmodAD1_0/Pmod_out" -diagram "ad1" 
INFO: [BoardInterface 100-3] current_bd_design ad1
INFO: [BoardInterface 100-10] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells -quiet /PmodAD1_0]
INFO: [BoardInterface 100-12] set_property CONFIG.PMOD ja [get_bd_cells -quiet /PmodAD1_0]
INFO: [BoardInterface 100-108] create_bd_intf_port -mode Master -vlnv digilentinc.com:interface:pmod_rtl:1.0 ja
INFO: [BoardInterface 100-109] connect_bd_intf_net /ja /PmodAD1_0/Pmod_out
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/PmodAD1_0/AXI_LITE_SAMPLE} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins PmodAD1_0/AXI_LITE_SAMPLE]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/PmodAD1_0/AXI_LITE_SAMPLE/Reg0' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
regenerate_bd_layout -routing
regenerate_bd_layout
file mkdir C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1
file mkdir C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1/new
close [ open C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1/new/coraz7.xdc w ]
add_files -fileset constrs_1 C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/constrs_1/new/coraz7.xdc
make_wrapper -files [get_files C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/sources_1/bd/ad1/ad1.bd] -top
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
Wrote  : <C:\Projects\ERN24004\Projects\PYNQ\04_PMOD_AD1\ad1\ad1.srcs\sources_1\bd\ad1\ad1.bd> 
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/sources_1/bd/ad1/ui/bd_1898d6e.ui> 
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/synth/ad1.v
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/sim/ad1.v
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/hdl/ad1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2351.891 ; gain = 255.652
add_files -norecurse c:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/hdl/ad1_wrapper.v
write_bd_tcl -force C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/PmodAD1_0
Please add the following user repository(s):
c:/Projects/ERN24004/digilent/vivado-library-master
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.tcl>.

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'ad1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/sources_1/bd/ad1/ui/bd_1898d6e.ui> 
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/synth/ad1.v
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/sim/ad1.v
Verilog Output written to : C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/hdl/ad1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
CRITICAL WARNING: [IP_Flow 19-4965] IP pmod_bridge_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'digilentinc.com:cora-z7-07s:part0:1.1'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-1972] Upgraded pmod_bridge_0 from Pmod Bridge 1.0 to Pmod Bridge 1.1
RUNNING BOARD.XIT
    c:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/ip/ad1_PmodAD1_0_0/src/pmod_bridge_0/pmod_bridge_0_board.xdc
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodAD1_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/ip/ad1_auto_pc_0/ad1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
Exporting to file C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/hw_handoff/ad1.hwh
Generated Hardware Definition File C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.gen/sources_1/bd/ad1/synth/ad1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ad1_PmodAD1_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ad1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ad1_rst_ps7_0_50M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ad1_PmodAD1_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ad1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ad1_rst_ps7_0_50M_0
[Thu Oct  3 14:58:06 2024] Launched ad1_PmodAD1_0_0_synth_1, ad1_auto_pc_0_synth_1, ad1_processing_system7_0_0_synth_1, ad1_rst_ps7_0_50M_0_synth_1, synth_1...
Run output will be captured here:
ad1_PmodAD1_0_0_synth_1: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/ad1_PmodAD1_0_0_synth_1/runme.log
ad1_auto_pc_0_synth_1: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/ad1_auto_pc_0_synth_1/runme.log
ad1_processing_system7_0_0_synth_1: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/ad1_processing_system7_0_0_synth_1/runme.log
ad1_rst_ps7_0_50M_0_synth_1: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/ad1_rst_ps7_0_50M_0_synth_1/runme.log
synth_1: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/synth_1/runme.log
[Thu Oct  3 14:58:06 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2421.133 ; gain = 69.242
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/synth_1/ad1_wrapper.dcp to C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct  3 15:05:24 2024] Launched synth_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/synth_1/runme.log
[Thu Oct  3 15:05:24 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/impl_1/runme.log
file copy -force C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/impl_1/ad1_wrapper.bit C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.bit
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.srcs/utils_1/imports/synth_1/ad1_wrapper.dcp with file C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/synth_1/ad1_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Oct  3 15:30:06 2024] Launched synth_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/synth_1/runme.log
[Thu Oct  3 15:30:06 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/PYNQ/04_PMOD_AD1/ad1/ad1.runs/impl_1/runme.log
