xpm_cdc.sv,systemverilog,xpm,../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xpm,../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../opt/xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,
axi_to_bram_sim_netlist.v,verilog,xil_defaultlib,../../../../cv32e40p.gen/sources_1/ip/axi_to_bram/axi_to_bram_sim_netlist.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
