#
# HDL files
#
hdl:
  - shared/ip_repo/LTC2333-write/src/LTC2333-write.sv
  - shared/ip_repo/utilityip/IPIF_common/IPIF_parameterDecode.sv
  - shared/ip_repo/utilityip/IPIF_common/IPIF_clock_converter.sv
sim:
  - designs/LTC2333-write/hdl/testBench.sv
  - shared/hdl/LTC2333_digitalModel.sv
ip_files:
  - shared/ip_repo/LTC2333-write/component.xml
#
# IP repositories for the design 
#
ip_repo:
  - shared/ip_repo
#
# project specific XDC files below 
#
#xdc:
#
# Vivado target xdc file
#
xdcTarget: designs/LTC2333-write/xdc/vivado_target.xdc

#
# Top level module name 
#
topMod: LTC2333_write
topSim: testBench
