// Seed: 3802600576
module module_0 (
    input  wire id_0,
    output wand id_1
);
  logic id_3 = id_3 / -1;
  assign module_2.id_2 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd41
) (
    output tri id_0,
    input supply1 id_1,
    output supply0 _id_2,
    input uwire id_3,
    input supply0 id_4,
    output wor id_5
);
  wire id_7;
  logic [1 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_5
  );
  integer id_9[id_2 : -1];
endmodule
module module_2 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    output supply0 id_5
);
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
