

================================================================
== Vivado HLS Report for 'L_drain_IO_L1_out_10_10_s'
================================================================
* Date:           Wed Apr 14 11:58:54 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.433 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|        2|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       27|    -|
|Register             |        -|      -|        2|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|        2|       29|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done                   |   9|          2|    1|          2|
    |fifo_L_drain_in_V_blk_n   |   9|          2|    1|          2|
    |fifo_L_drain_out_V_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  27|          6|    3|          6|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<10, 10> | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<10, 10> | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<10, 10> | return value |
|ap_done                    | out |    1| ap_ctrl_hs | L_drain_IO_L1_out<10, 10> | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | L_drain_IO_L1_out<10, 10> | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | L_drain_IO_L1_out<10, 10> | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | L_drain_IO_L1_out<10, 10> | return value |
|fifo_L_drain_in_V_dout     |  in |   32|   ap_fifo  |     fifo_L_drain_in_V     |    pointer   |
|fifo_L_drain_in_V_empty_n  |  in |    1|   ap_fifo  |     fifo_L_drain_in_V     |    pointer   |
|fifo_L_drain_in_V_read     | out |    1|   ap_fifo  |     fifo_L_drain_in_V     |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  |     fifo_L_drain_out_V    |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  |     fifo_L_drain_out_V    |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  |     fifo_L_drain_out_V    |    pointer   |
+---------------------------+-----+-----+------------+---------------------------+--------------+

