{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 16:15:01 2017 " "Info: Processing started: Sat Jun 17 16:15:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recpu -c recpu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off recpu -c recpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recpu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file recpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recpu-one " "Info: Found design unit 1: recpu-one" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 recpu " "Info: Found entity 1: recpu" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "recpu " "Info: Elaborating entity \"recpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(37) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(37): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 recpu.vhd(38) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(38): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(42) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(42): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 recpu.vhd(43) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(43): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(46) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(46): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 recpu.vhd(47) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(47): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D recpu.vhd(50) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(50): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 recpu.vhd(51) " "Warning (10492): VHDL Process Statement warning at recpu.vhd(51): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 recpu.vhd(34) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(34): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp recpu.vhd(34) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(34): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 recpu.vhd(34) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(34): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 recpu.vhd(34) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(34): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 recpu.vhd(34) " "Warning (10631): VHDL Process Statement warning at recpu.vhd(34): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[0\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[1\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[2\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[3\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[4\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[5\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[6\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R3\[7\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[0\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[1\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[2\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[3\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[4\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[5\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[6\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R2\[7\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[0\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[1\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[2\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[3\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[4\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[5\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[6\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R1\[7\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[0\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[1\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[2\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[3\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[4\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[5\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[6\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] recpu.vhd(34) " "Info (10041): Inferred latch for \"temp\[7\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[0\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[1\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[2\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[3\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[4\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[5\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[6\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] recpu.vhd(34) " "Info (10041): Inferred latch for \"R0\[7\]\" at recpu.vhd(34)" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[0\] GND " "Warning (13410): Pin \"sel\[0\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[1\] GND " "Warning (13410): Pin \"sel\[1\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[2\] GND " "Warning (13410): Pin \"sel\[2\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led7\[7\] GND " "Warning (13410): Pin \"led7\[7\]\" is stuck at GND" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[0\] " "Info: Register \"PC\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[1\] " "Info: Register \"PC\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[2\] " "Info: Register \"PC\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[3\] " "Info: Register \"PC\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[4\] " "Info: Register \"PC\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[5\] " "Info: Register \"PC\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[6\] " "Info: Register \"PC\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PC\[7\] " "Info: Register \"PC\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[0\] " "Warning (15610): No output dependent on input pin \"M\[0\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M\[1\] " "Warning (15610): No output dependent on input pin \"M\[1\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[0\] " "Warning (15610): No output dependent on input pin \"D\[0\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[1\] " "Warning (15610): No output dependent on input pin \"D\[1\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[2\] " "Warning (15610): No output dependent on input pin \"D\[2\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[3\] " "Warning (15610): No output dependent on input pin \"D\[3\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[8\] " "Warning (15610): No output dependent on input pin \"D\[8\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[9\] " "Warning (15610): No output dependent on input pin \"D\[9\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[10\] " "Warning (15610): No output dependent on input pin \"D\[10\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[11\] " "Warning (15610): No output dependent on input pin \"D\[11\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[12\] " "Warning (15610): No output dependent on input pin \"D\[12\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[13\] " "Warning (15610): No output dependent on input pin \"D\[13\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[14\] " "Warning (15610): No output dependent on input pin \"D\[14\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D\[15\] " "Warning (15610): No output dependent on input pin \"D\[15\]\"" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Info: Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Info: Implemented 44 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 16:15:04 2017 " "Info: Processing ended: Sat Jun 17 16:15:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 16:15:05 2017 " "Info: Processing started: Sat Jun 17 16:15:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off recpu -c recpu " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off recpu -c recpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "recpu EP3C40F780C8 " "Info: Selected device EP3C40F780C8 for design \"recpu\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F780C8 " "Info: Device EP3C55F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F780C8 " "Info: Device EP3C80F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C120F780C8 " "Info: Device EP3C120F780C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[0\] " "Info: Pin M\[0\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { M[0] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M\[1\] " "Info: Pin M\[1\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { M[1] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { M[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[0\] " "Info: Pin D\[0\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[0] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[1\] " "Info: Pin D\[1\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[1] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[2\] " "Info: Pin D\[2\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[2] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[3\] " "Info: Pin D\[3\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[3] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[8\] " "Info: Pin D\[8\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[8] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[9\] " "Info: Pin D\[9\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[9] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[10\] " "Info: Pin D\[10\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[10] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[11\] " "Info: Pin D\[11\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[11] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[12\] " "Info: Pin D\[12\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[12] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[13\] " "Info: Pin D\[13\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[13] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[14\] " "Info: Pin D\[14\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[14] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[15\] " "Info: Pin D\[15\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[15] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[0\] " "Info: Pin sel\[0\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { sel[0] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[1\] " "Info: Pin sel\[1\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { sel[1] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sel\[2\] " "Info: Pin sel\[2\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { sel[2] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[0\] " "Info: Pin led7\[0\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[0] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[1\] " "Info: Pin led7\[1\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[1] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[2\] " "Info: Pin led7\[2\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[2] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[3\] " "Info: Pin led7\[3\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[3] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[4\] " "Info: Pin led7\[4\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[4] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[5\] " "Info: Pin led7\[5\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[5] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[6\] " "Info: Pin led7\[6\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[6] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7\[7\] " "Info: Pin led7\[7\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[7] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[1\] " "Info: Pin RA\[1\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { RA[1] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[0\] " "Info: Pin RA\[0\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { RA[0] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 7 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Info: Pin rd not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { rd } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wt " "Info: Pin wt not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { wt } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wt } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[4\] " "Info: Pin D\[4\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[4] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[5\] " "Info: Pin D\[5\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[5] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[6\] " "Info: Pin D\[6\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[6] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D\[7\] " "Info: Pin D\[7\] not assigned to an exact location on the device" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { D[7] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 8 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\]\|combout " "Warning: Node \"temp\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[4\]\|combout " "Warning: Node \"R2\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[4\]\|combout " "Warning: Node \"R3\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[4\]\|combout " "Warning: Node \"R1\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[4\]\|combout " "Warning: Node \"R0\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\]\|combout " "Warning: Node \"temp\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[5\]\|combout " "Warning: Node \"R1\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[5\]\|combout " "Warning: Node \"R3\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[5\]\|combout " "Warning: Node \"R2\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[5\]\|combout " "Warning: Node \"R0\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\]\|combout " "Warning: Node \"temp\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[6\]\|combout " "Warning: Node \"R2\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[6\]\|combout " "Warning: Node \"R3\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[6\]\|combout " "Warning: Node \"R1\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[6\]\|combout " "Warning: Node \"R0\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\]\|combout " "Warning: Node \"temp\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[7\]\|combout " "Warning: Node \"R1\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[7\]\|combout " "Warning: Node \"R3\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[7\]\|combout " "Warning: Node \"R2\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[7\]\|combout " "Warning: Node \"R0\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "recpu.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'recpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) clk (Rise) setup and hold " "Critical Warning: From rd (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Fall) rd (Rise) setup and hold " "Critical Warning: From rd (Fall) to rd (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN J2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 6 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux28~0  " "Info: Automatically promoted node Mux28~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 36 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux28~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux37~0  " "Info: Automatically promoted node Mux37~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 36 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux37~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux46~0  " "Info: Automatically promoted node Mux46~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 36 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux46~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux56~0  " "Info: Automatically promoted node Mux56~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 36 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux56~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temp\[0\]~0  " "Info: Automatically promoted node temp\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp[0]~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 2.5V 23 11 0 " "Info: Number of I/O pins in group: 34 (unused VREF, 2.5V VCCIO, 23 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 56 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 73 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 67 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y11 X10_Y21 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y11 to location X10_Y21" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Warning: Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sel\[0\] GND " "Info: Pin sel\[0\] has GND driving its datain port" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { sel[0] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sel\[1\] GND " "Info: Pin sel\[1\] has GND driving its datain port" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { sel[1] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sel\[2\] GND " "Info: Pin sel\[2\] has GND driving its datain port" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { sel[2] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 60 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { sel[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "led7\[7\] GND " "Info: Pin led7\[7\] has GND driving its datain port" {  } { { "e:/program files/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/program files/quartus/quartus/bin/pin_planner.ppl" { led7[7] } } } { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 10 -1 0 } } { "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "347 " "Info: Peak virtual memory: 347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 16:15:13 2017 " "Info: Processing ended: Sat Jun 17 16:15:13 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 16:15:14 2017 " "Info: Processing started: Sat Jun 17 16:15:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off recpu -c recpu " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off recpu -c recpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 16:15:17 2017 " "Info: Processing ended: Sat Jun 17 16:15:17 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 16:15:18 2017 " "Info: Processing started: Sat Jun 17 16:15:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta recpu -c recpu " "Info: Command: quartus_sta recpu -c recpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[4\]\|combout " "Warning: Node \"temp\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[4\]\|combout " "Warning: Node \"R2\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[4\]\|combout " "Warning: Node \"R3\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[4\]\|combout " "Warning: Node \"R0\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[4\]\|combout " "Warning: Node \"R1\[4\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[5\]\|combout " "Warning: Node \"temp\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[5\]\|combout " "Warning: Node \"R1\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[5\]\|combout " "Warning: Node \"R3\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[5\]\|combout " "Warning: Node \"R2\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[5\]\|combout " "Warning: Node \"R0\[5\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[6\]\|combout " "Warning: Node \"temp\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[6\]\|combout " "Warning: Node \"R2\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[6\]\|combout " "Warning: Node \"R3\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[6\]\|combout " "Warning: Node \"R0\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[6\]\|combout " "Warning: Node \"R1\[6\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp\[7\]\|combout " "Warning: Node \"temp\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R1\[7\]\|combout " "Warning: Node \"R1\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R3\[7\]\|combout " "Warning: Node \"R3\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R2\[7\]\|combout " "Warning: Node \"R2\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "R0\[7\]\|combout " "Warning: Node \"R0\[7\]\|combout\" is a latch" {  } { { "recpu.vhd" "" { Text "G:/计算机组成原理实验/cpu/recpu.vhd" 15 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "recpu.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'recpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rd rd " "Info: create_clock -period 1.000 -name rd rd" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) clk (Rise) setup and hold " "Critical Warning: From rd (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Fall) rd (Rise) setup and hold " "Critical Warning: From rd (Fall) to rd (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.089 " "Info: Worst-case setup slack is -3.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.089       -12.335 clk  " "Info:    -3.089       -12.335 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.737        -6.414 rd  " "Info:    -1.737        -6.414 rd " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.114 " "Info: Worst-case hold slack is 0.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114         0.000 rd  " "Info:     0.114         0.000 rd " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.479         0.000 clk  " "Info:     3.479         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) clk (Rise) setup and hold " "Critical Warning: From rd (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Fall) rd (Rise) setup and hold " "Critical Warning: From rd (Fall) to rd (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.927 " "Info: Worst-case setup slack is -2.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.927       -11.688 clk  " "Info:    -2.927       -11.688 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.391        -5.042 rd  " "Info:    -1.391        -5.042 rd " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.113 " "Info: Worst-case hold slack is -0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.113        -0.113 rd  " "Info:    -0.113        -0.113 rd " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.370         0.000 clk  " "Info:     3.370         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Rise) clk (Rise) setup and hold " "Critical Warning: From rd (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "rd (Fall) rd (Rise) setup and hold " "Critical Warning: From rd (Fall) to rd (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.113 " "Info: Worst-case setup slack is -1.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.113        -4.136 rd  " "Info:    -1.113        -4.136 rd " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.638        -2.539 clk  " "Info:    -0.638        -2.539 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.871 " "Info: Worst-case hold slack is 0.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.871         0.000 rd  " "Info:     0.871         0.000 rd " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.366         0.000 clk  " "Info:     1.366         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 37 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 16:15:27 2017 " "Info: Processing ended: Sat Jun 17 16:15:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 100 s " "Info: Quartus II Full Compilation was successful. 0 errors, 100 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
