ARM_SMMU_CB_CONTEXTIDR,VAR_0
ARM_SMMU_CB_S1_MAIR0,VAR_1
ARM_SMMU_CB_S1_MAIR1,VAR_2
ARM_SMMU_CB_SCTLR,VAR_3
ARM_SMMU_CB_TCR,VAR_4
ARM_SMMU_CB_TCR2,VAR_5
ARM_SMMU_CB_TTBR0,VAR_6
ARM_SMMU_CB_TTBR1,VAR_7
ARM_SMMU_CTX_FMT_AARCH32_S,VAR_8
ARM_SMMU_CTX_FMT_AARCH64,VAR_9
ARM_SMMU_FEAT_VMID16,VAR_10
ARM_SMMU_GR1_CBA2R,FUNC_0
ARM_SMMU_GR1_CBAR,FUNC_1
ARM_SMMU_V1,VAR_11
ARM_SMMU_V2,VAR_12
CBA2R_VA64,VAR_13
CBA2R_VMID16,VAR_14
CBAR_IRPTNDX,VAR_15
CBAR_S1_BPSHCFG,VAR_16
CBAR_S1_BPSHCFG_NSH,VAR_17
CBAR_S1_MEMATTR,VAR_18
CBAR_S1_MEMATTR_WB,VAR_19
CBAR_TYPE,VAR_20
CBAR_TYPE_S2_TRANS,VAR_21
CBAR_VMID,VAR_22
CONFIG_CPU_BIG_ENDIAN,VAR_23
FIELD_PREP,FUNC_2
IS_ENABLED,FUNC_3
SCTLR_AFE,VAR_24
SCTLR_CFIE,VAR_25
SCTLR_CFRE,VAR_26
SCTLR_E,VAR_27
SCTLR_M,VAR_28
SCTLR_S1_ASIDPNE,VAR_29
SCTLR_TRE,VAR_30
arm_smmu_cb_write,FUNC_4
arm_smmu_cb_writeq,FUNC_5
arm_smmu_gr1_write,FUNC_6
arm_smmu_write_context_bank,FUNC_7
smmu,VAR_31
idx,VAR_32
reg,VAR_33
stage1,VAR_34
cb,VAR_35
cfg,VAR_36
