Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May  5 15:31:54 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 32 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     36.316        0.000                      0                   30        0.140        0.000                      0                   30        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 19.861}     39.722          25.175          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 19.861}     39.722          25.175          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0                                                                                                                                                      4.500        0.000                       0                    14  
  clk_25mhz_clk_wiz_0          36.316        0.000                      0                   30        0.239        0.000                      0                   30       19.361        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1                                                                                                                                                    4.500        0.000                       0                    14  
  clk_25mhz_clk_wiz_0_1        36.319        0.000                      0                   30        0.239        0.000                      0                   30       19.361        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0_1  clk_25mhz_clk_wiz_0         36.316        0.000                      0                   30        0.140        0.000                      0                   30  
clk_25mhz_clk_wiz_0    clk_25mhz_clk_wiz_0_1       36.316        0.000                      0                   30        0.140        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y37      rgb_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35      rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33      rgb_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33      rgb_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37      rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38      rgb_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37      rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37      rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.316ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.202ns (36.296%)  route 2.110ns (63.704%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 f  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.708     1.576    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.331     1.907 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.403     2.310    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.434 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.434    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.029    38.750    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                 36.316    

Slack (MET) :             36.577ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.078ns (35.326%)  route 1.974ns (64.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.331     2.174 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     2.174    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.029    38.751    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                 36.577    

Slack (MET) :             36.595ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.106ns (35.915%)  route 1.974ns (64.085%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I3_O)        0.359     2.202 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.075    38.798    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                 36.595    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.517    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.960    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.517    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.189    -0.261    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.216 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/h_pos[8]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120    -0.454    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.122%)  route 0.193ns (50.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.193    -0.257    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.212 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_timing_unit/h_pos[9]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121    -0.453    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.483    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.593    -0.588    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=5, routed)           0.178    -0.269    vga_timing_unit/v_pos_reg_n_0_[7]
    SLICE_X3Y38          LUT5 (Prop_lut5_I2_O)        0.042    -0.227 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.826    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.107    -0.481    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.269    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.042    -0.227 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.482    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.269    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.043    -0.226 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[3]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.483    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.961%)  route 0.122ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=18, routed)          0.122    -0.340    vga_timing_unit/h_pos_reg_n_0_[7]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.099    -0.241 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    vga_timing_unit/h_pos[5]
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.498    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.267    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.043    -0.224 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.482    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=16, routed)          0.168    -0.280    vga_timing_unit/v_pos_reg_n_0_[9]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.498    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.226 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[0]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.499    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y0    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y37      vga_timing_unit/v_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y37      vga_timing_unit/v_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y37      rgb_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y35      rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31      rgb_reg_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33      rgb_reg_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X0Y33      rgb_reg_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37      rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33      rgb_reg_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y38      rgb_reg_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31      rgb_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37      rgb_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y37      rgb_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y35      rgb_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.319ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.202ns (36.296%)  route 2.110ns (63.704%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 f  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.708     1.576    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.331     1.907 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.403     2.310    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.434 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.434    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.029    38.754    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.754    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                 36.319    

Slack (MET) :             36.581ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.078ns (35.326%)  route 1.974ns (64.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.331     2.174 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     2.174    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.095    38.726    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.029    38.755    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.755    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                 36.581    

Slack (MET) :             36.599ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.106ns (35.915%)  route 1.974ns (64.085%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I3_O)        0.359     2.202 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.095    38.726    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.075    38.801    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.801    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                 36.599    

Slack (MET) :             36.879ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.520    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.879    

Slack (MET) :             36.879ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.520    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.879    

Slack (MET) :             36.879ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.520    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.879    

Slack (MET) :             36.879ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.520    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.879    

Slack (MET) :             36.879ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.095    38.725    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.520    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.520    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.879    

Slack (MET) :             36.963ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.095    38.726    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.521    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.963    

Slack (MET) :             36.963ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.095    38.726    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.521    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.521    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.189    -0.261    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.216 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/h_pos[8]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120    -0.454    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.122%)  route 0.193ns (50.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.193    -0.257    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.212 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_timing_unit/h_pos[9]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121    -0.453    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.483    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.593    -0.588    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=5, routed)           0.178    -0.269    vga_timing_unit/v_pos_reg_n_0_[7]
    SLICE_X3Y38          LUT5 (Prop_lut5_I2_O)        0.042    -0.227 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.826    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.107    -0.481    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.269    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.042    -0.227 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.482    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.269    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.043    -0.226 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[3]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.483    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.961%)  route 0.122ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=18, routed)          0.122    -0.340    vga_timing_unit/h_pos_reg_n_0_[7]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.099    -0.241 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    vga_timing_unit/h_pos[5]
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.498    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.267    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.043    -0.224 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.482    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=16, routed)          0.168    -0.280    vga_timing_unit/v_pos_reg_n_0_[9]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.498    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.226 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[0]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.499    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y0    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X1Y36      vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X0Y36      vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y37      vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y37      vga_timing_unit/v_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X3Y37      vga_timing_unit/v_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X1Y36      vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X0Y36      vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X2Y37      vga_timing_unit/h_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.316ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.202ns (36.296%)  route 2.110ns (63.704%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 f  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.708     1.576    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.331     1.907 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.403     2.310    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.434 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.434    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.029    38.750    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                 36.316    

Slack (MET) :             36.577ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.078ns (35.326%)  route 1.974ns (64.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.331     2.174 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     2.174    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.029    38.751    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                 36.577    

Slack (MET) :             36.595ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.106ns (35.915%)  route 1.974ns (64.085%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I3_O)        0.359     2.202 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.075    38.798    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                 36.595    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.517    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.960    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.517    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.189    -0.261    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.216 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/h_pos[8]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120    -0.356    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.122%)  route 0.193ns (50.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.193    -0.257    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.212 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_timing_unit/h_pos[9]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121    -0.355    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.385    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.593    -0.588    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=5, routed)           0.178    -0.269    vga_timing_unit/v_pos_reg_n_0_[7]
    SLICE_X3Y38          LUT5 (Prop_lut5_I2_O)        0.042    -0.227 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.826    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.098    -0.490    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.107    -0.383    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.269    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.042    -0.227 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.384    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.269    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.043    -0.226 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[3]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.385    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.961%)  route 0.122ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=18, routed)          0.122    -0.340    vga_timing_unit/h_pos_reg_n_0_[7]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.099    -0.241 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    vga_timing_unit/h_pos[5]
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.400    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.267    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.043    -0.224 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.384    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=16, routed)          0.168    -0.280    vga_timing_unit/v_pos_reg_n_0_[9]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.400    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.226 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[0]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.401    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.175    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       36.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.316ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 1.202ns (36.296%)  route 2.110ns (63.704%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 f  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.708     1.576    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X2Y37          LUT6 (Prop_lut6_I0_O)        0.331     1.907 r  vga_timing_unit/v_pos[9]_i_3/O
                         net (fo=1, routed)           0.403     2.310    vga_timing_unit/v_pos[9]_i_3_n_0
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.124     2.434 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000     2.434    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.029    38.750    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.750    
                         arrival time                          -2.434    
  -------------------------------------------------------------------
                         slack                                 36.316    

Slack (MET) :             36.577ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.078ns (35.326%)  route 1.974ns (64.674%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT4 (Prop_lut4_I2_O)        0.331     2.174 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000     2.174    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.029    38.751    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.752    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                 36.577    

Slack (MET) :             36.595ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 1.106ns (35.915%)  route 1.974ns (64.085%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.634    -0.878    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.419    -0.459 f  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.999     0.540    vga_timing_unit/v_pos_reg_n_0_[1]
    SLICE_X2Y37          LUT5 (Prop_lut5_I3_O)        0.328     0.868 r  vga_timing_unit/v_pos[8]_i_2/O
                         net (fo=4, routed)           0.975     1.843    vga_timing_unit/v_pos[8]_i_2_n_0
    SLICE_X3Y38          LUT5 (Prop_lut5_I3_O)        0.359     2.202 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000     2.202    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_D)        0.075    38.798    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -2.202    
  -------------------------------------------------------------------
                         slack                                 36.595    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.876ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.704ns (27.946%)  route 1.815ns (72.054%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.242 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.635     1.641    vga_timing_unit/v_pos
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.515    38.242    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.578    38.820    
                         clock uncertainty           -0.098    38.722    
    SLICE_X1Y37          FDCE (Setup_fdce_C_CE)      -0.205    38.516    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                 36.876    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.517    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.960    

Slack (MET) :             36.960ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 0.704ns (28.904%)  route 1.732ns (71.096%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.243 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.633    -0.879    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.456    -0.423 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.868     0.445    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT5 (Prop_lut5_I2_O)        0.124     0.569 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.313     0.882    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X1Y37          LUT6 (Prop_lut6_I5_O)        0.124     1.006 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.551     1.557    vga_timing_unit/v_pos
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.516    38.243    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.578    38.821    
                         clock uncertainty           -0.098    38.722    
    SLICE_X3Y38          FDCE (Setup_fdce_C_CE)      -0.205    38.517    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.518    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                 36.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.646%)  route 0.189ns (50.354%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.189    -0.261    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.216 r  vga_timing_unit/h_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/h_pos[8]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[8]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120    -0.356    vga_timing_unit/h_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.122%)  route 0.193ns (50.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=7, routed)           0.193    -0.257    vga_timing_unit/h_pos_reg_n_0_[6]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045    -0.212 r  vga_timing_unit/h_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    vga_timing_unit/h_pos[9]
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X2Y37          FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.098    -0.476    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121    -0.355    vga_timing_unit/h_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT2 (Prop_lut2_I0_O)        0.042    -0.229 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[1]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.385    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.593    -0.588    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=5, routed)           0.178    -0.269    vga_timing_unit/v_pos_reg_n_0_[7]
    SLICE_X3Y38          LUT5 (Prop_lut5_I2_O)        0.042    -0.227 r  vga_timing_unit/v_pos[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[8]_i_1_n_0
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.864    -0.826    vga_timing_unit/CLK
    SLICE_X3Y38          FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.098    -0.490    
    SLICE_X3Y38          FDCE (Hold_fdce_C_D)         0.107    -0.383    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.269    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT2 (Prop_lut2_I0_O)        0.042    -0.227 r  vga_timing_unit/v_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    vga_timing_unit/v_pos[1]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.384    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.180    -0.269    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT4 (Prop_lut4_I1_O)        0.043    -0.226 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[3]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.107    -0.385    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.227ns (64.961%)  route 0.122ns (35.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.128    -0.462 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=18, routed)          0.122    -0.340    vga_timing_unit/h_pos_reg_n_0_[7]
    SLICE_X0Y36          LUT6 (Prop_lut6_I2_O)        0.099    -0.241 r  vga_timing_unit/h_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    vga_timing_unit/h_pos[5]
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X0Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.092    -0.400    vga_timing_unit/h_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.267    vga_timing_unit/v_pos_reg_n_0_[0]
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.043    -0.224 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X1Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X1Y37          FDCE (Hold_fdce_C_D)         0.107    -0.384    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.592    -0.589    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.448 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=16, routed)          0.168    -0.280    vga_timing_unit/v_pos_reg_n_0_[9]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.045    -0.235 r  vga_timing_unit/v_pos[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.235    vga_timing_unit/v_pos[9]_i_2_n_0
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.862    -0.828    vga_timing_unit/CLK
    SLICE_X3Y37          FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.098    -0.491    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091    -0.400    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.591    -0.590    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.449 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.271    vga_timing_unit/h_pos_reg_n_0_[0]
    SLICE_X1Y36          LUT1 (Prop_lut1_I0_O)        0.045    -0.226 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    vga_timing_unit/h_pos[0]
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.861    -0.829    vga_timing_unit/CLK
    SLICE_X1Y36          FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.238    -0.590    
                         clock uncertainty            0.098    -0.492    
    SLICE_X1Y36          FDCE (Hold_fdce_C_D)         0.091    -0.401    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.175    





