Running: C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/workspace/digkon/project/host_cpld2/ctrl_isim_beh.exe -prj C:/workspace/digkon/project/host_cpld2/ctrl_beh.prj work.ctrl 
ISim P.40xd (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/workspace/digkon/project/host_cpld2/ctrl.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ctrl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/workspace/digkon/project/host_cpld2/ctrl_isim_beh.exe
Fuse Memory Usage: 33892 KB
Fuse CPU Usage: 686 ms
