5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (exclude10.3.1.vcd) 2 -v (exclude10.3.1.v) 2 -o (exclude10.3.1.cdd)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 exclude10.3.1.v 8 28 1 
2 1 13 13 13 170017 1 1 1004 0 0 1 1 d
2 2 13 13 13 130013 1 1 1008 0 0 1 1 c
2 3 13 13 13 f000f 1 1 1004 0 0 1 1 b
2 4 13 13 13 f0013 1 8 1084 2 3 1 18 0 1 1 0 0 0
2 5 13 13 13 f0017 1 8 3184 1 4 1 18 0 1 1 1 0 0
2 6 13 13 13 7000b 0 1 1410 0 0 1 1 a_and
2 7 13 13 13 70017 2 35 6 5 6
2 8 14 14 14 170017 1 1 1004 0 0 1 1 d
2 9 14 14 14 130013 1 1 1008 0 0 1 1 c
2 10 14 14 14 f000f 1 1 1004 0 0 1 1 b
2 11 14 14 14 f0013 1 9 1088 9 10 1 18 0 1 0 1 0 0
2 12 14 14 14 f0017 1 9 1108 8 11 1 18 0 1 1 0 0 0
2 13 14 14 14 7000a 0 1 1410 0 0 1 1 a_or
2 14 14 14 14 70017 2 35 a 12 13
2 15 16 16 16 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a_and 1 10 60005 1 0 0 0 1 17 1 1 0 0 0 0
1 a_or 2 10 6000c 1 0 0 0 1 17 1 1 0 0 0 0
1 b 3 11 1070005 1 0 0 0 1 17 0 1 0 0 0 0
1 c 4 11 1070008 1 0 0 0 1 17 0 1 0 0 0 0
1 d 5 11 107000b 1 0 0 0 1 17 0 1 0 0 0 0
4 7 f 7 7 7
4 14 f 14 14 14
4 15 1 0 0 15
13 E 5 1263095372 This logic is not needed
3 1 main.u$0 "main.u$0" 0 exclude10.3.1.v 16 26 1 
2 16 21 21 21 50008 1 0 21004 0 0 1 16 0 0
2 17 21 21 21 10001 0 1 1410 0 0 1 1 b
2 18 21 21 21 10008 1 37 16 16 17
2 19 22 22 22 50008 1 0 21008 0 0 1 16 1 0
2 20 22 22 22 10001 0 1 1410 0 0 1 1 c
2 21 22 22 22 10008 1 37 1a 19 20
2 22 23 23 23 50008 1 0 21004 0 0 1 16 0 0
2 23 23 23 23 10001 0 1 1410 0 0 1 1 d
2 24 23 23 23 10008 1 37 16 22 23
2 25 24 24 24 9000a 1 0 1008 0 0 32 48 a 0
2 26 24 24 24 8000a 2 2c 900a 25 0 32 18 0 ffffffff 0 0 0 0
2 27 0 0 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 27 0 0 0 18
4 18 11 21 21 18
4 21 0 24 24 18
4 24 0 26 26 18
4 26 0 27 0 18
