Reading OpenROAD database at '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_4/runs/physical_design/34-openroad-resizertimingpostgrt/netlist_4.odb'…
Reading library file at '/Users/junpeng/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/fvqq0703nb8y0f998v8hgg5l6mjj8gb5-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1.6
[INFO] Setting input delay to: 1.6
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   netlist_4
Die area:                 ( 0 0 ) ( 300000 300000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     3190
Number of terminals:      108
Number of snets:          2
Number of nets:           1034

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 307.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 42916.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 9080.
[INFO DRT-0033] via shape region query size = 1030.
[INFO DRT-0033] met2 shape region query size = 672.
[INFO DRT-0033] via2 shape region query size = 824.
[INFO DRT-0033] met3 shape region query size = 670.
[INFO DRT-0033] via3 shape region query size = 824.
[INFO DRT-0033] met4 shape region query size = 222.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1144 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 301 unique inst patterns.
[INFO DRT-0084]   Complete 927 groups.
#scanned instances     = 3190
#unique  instances     = 307
#stdCellGenAp          = 9075
#stdCellValidPlanarAp  = 270
#stdCellValidViaAp     = 6714
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 3227
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:28, elapsed time = 00:00:03, memory = 121.95 (MB), peak = 121.95 (MB)

Number of guides:     9298

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 43 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 43 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3200.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2757.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1455.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 61.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 1.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4656 vertical wires in 1 frboxes and 2818 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 291 vertical wires in 1 frboxes and 890 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 130.98 (MB), peak = 139.34 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 131.30 (MB), peak = 139.34 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 174.58 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 212.70 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 219.38 (MB).
    Completing 40% with 89 violations.
    elapsed time = 00:00:00, memory = 237.00 (MB).
    Completing 50% with 89 violations.
    elapsed time = 00:00:00, memory = 252.89 (MB).
    Completing 60% with 167 violations.
    elapsed time = 00:00:00, memory = 250.44 (MB).
    Completing 70% with 167 violations.
    elapsed time = 00:00:00, memory = 277.42 (MB).
    Completing 80% with 167 violations.
    elapsed time = 00:00:01, memory = 282.84 (MB).
    Completing 90% with 236 violations.
    elapsed time = 00:00:01, memory = 302.08 (MB).
    Completing 100% with 330 violations.
    elapsed time = 00:00:02, memory = 303.69 (MB).
[INFO DRT-0199]   Number of violations = 571.
Viol/Layer         li1   mcon   met1    via   met2   met3
Cut Spacing          0      1      0      0      0      0
Metal Spacing        7      0     82      0      8      7
Min Hole             0      0      1      0      0      0
Recheck              0      0    167      0     68      6
Short                0      0    204      1     19      0
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:02, memory = 321.19 (MB), peak = 560.14 (MB)
Total wire length = 51764 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26788 um.
Total wire length on LAYER met2 = 24292 um.
Total wire length on LAYER met3 = 660 um.
Total wire length on LAYER met4 = 23 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8324.
Up-via summary (total 8324):.

-----------------------
 FR_MASTERSLICE       0
            li1    4040
           met1    4213
           met2      69
           met3       2
           met4       0
-----------------------
                   8324


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 571 violations.
    elapsed time = 00:00:00, memory = 322.72 (MB).
    Completing 20% with 571 violations.
    elapsed time = 00:00:00, memory = 332.98 (MB).
    Completing 30% with 571 violations.
    elapsed time = 00:00:00, memory = 334.38 (MB).
    Completing 40% with 472 violations.
    elapsed time = 00:00:00, memory = 334.42 (MB).
    Completing 50% with 472 violations.
    elapsed time = 00:00:00, memory = 340.50 (MB).
    Completing 60% with 371 violations.
    elapsed time = 00:00:00, memory = 340.56 (MB).
    Completing 70% with 371 violations.
    elapsed time = 00:00:00, memory = 341.27 (MB).
    Completing 80% with 371 violations.
    elapsed time = 00:00:01, memory = 343.86 (MB).
    Completing 90% with 217 violations.
    elapsed time = 00:00:01, memory = 369.77 (MB).
    Completing 100% with 124 violations.
    elapsed time = 00:00:01, memory = 369.77 (MB).
[INFO DRT-0199]   Number of violations = 124.
Viol/Layer        met1   met2
Metal Spacing       27      4
Min Hole             1      0
Short               88      4
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 399.70 (MB), peak = 636.83 (MB)
Total wire length = 51430 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26681 um.
Total wire length on LAYER met2 = 24089 um.
Total wire length on LAYER met3 = 636 um.
Total wire length on LAYER met4 = 23 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8274.
Up-via summary (total 8274):.

-----------------------
 FR_MASTERSLICE       0
            li1    4034
           met1    4168
           met2      70
           met3       2
           met4       0
-----------------------
                   8274


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 124 violations.
    elapsed time = 00:00:00, memory = 399.70 (MB).
    Completing 20% with 124 violations.
    elapsed time = 00:00:00, memory = 399.70 (MB).
    Completing 30% with 124 violations.
    elapsed time = 00:00:00, memory = 401.02 (MB).
    Completing 40% with 120 violations.
    elapsed time = 00:00:00, memory = 401.02 (MB).
    Completing 50% with 120 violations.
    elapsed time = 00:00:00, memory = 401.12 (MB).
    Completing 60% with 97 violations.
    elapsed time = 00:00:00, memory = 401.25 (MB).
    Completing 70% with 97 violations.
    elapsed time = 00:00:00, memory = 401.25 (MB).
    Completing 80% with 97 violations.
    elapsed time = 00:00:01, memory = 401.50 (MB).
    Completing 90% with 108 violations.
    elapsed time = 00:00:01, memory = 402.22 (MB).
    Completing 100% with 121 violations.
    elapsed time = 00:00:01, memory = 402.02 (MB).
[INFO DRT-0199]   Number of violations = 121.
Viol/Layer        met1   met2
Metal Spacing       31      4
Min Hole             1      0
Short               79      6
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 405.95 (MB), peak = 643.42 (MB)
Total wire length = 51375 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26723 um.
Total wire length on LAYER met2 = 23980 um.
Total wire length on LAYER met3 = 647 um.
Total wire length on LAYER met4 = 23 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8262.
Up-via summary (total 8262):.

-----------------------
 FR_MASTERSLICE       0
            li1    4034
           met1    4152
           met2      74
           met3       2
           met4       0
-----------------------
                   8262


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 121 violations.
    elapsed time = 00:00:00, memory = 405.95 (MB).
    Completing 20% with 121 violations.
    elapsed time = 00:00:00, memory = 405.95 (MB).
    Completing 30% with 121 violations.
    elapsed time = 00:00:00, memory = 415.06 (MB).
    Completing 40% with 69 violations.
    elapsed time = 00:00:00, memory = 415.08 (MB).
    Completing 50% with 69 violations.
    elapsed time = 00:00:00, memory = 415.17 (MB).
    Completing 60% with 46 violations.
    elapsed time = 00:00:00, memory = 415.19 (MB).
    Completing 70% with 46 violations.
    elapsed time = 00:00:00, memory = 415.19 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:01, memory = 415.19 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:01, memory = 415.19 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 415.22 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 419.11 (MB), peak = 652.31 (MB)
Total wire length = 51350 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26366 um.
Total wire length on LAYER met2 = 24049 um.
Total wire length on LAYER met3 = 910 um.
Total wire length on LAYER met4 = 23 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8336.
Up-via summary (total 8336):.

-----------------------
 FR_MASTERSLICE       0
            li1    4034
           met1    4187
           met2     113
           met3       2
           met4       0
-----------------------
                   8336


[INFO DRT-0198] Complete detail routing.
Total wire length = 51350 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 26366 um.
Total wire length on LAYER met2 = 24049 um.
Total wire length on LAYER met3 = 910 um.
Total wire length on LAYER met4 = 23 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 8336.
Up-via summary (total 8336):.

-----------------------
 FR_MASTERSLICE       0
            li1    4034
           met1    4187
           met2     113
           met3       2
           met4       0
-----------------------
                   8336


[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:07, memory = 419.11 (MB), peak = 652.31 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_4/runs/physical_design/36-openroad-detailedrouting/netlist_4.odb'…
Writing netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_4/runs/physical_design/36-openroad-detailedrouting/netlist_4.nl.v'…
Writing powered netlist to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_4/runs/physical_design/36-openroad-detailedrouting/netlist_4.pnl.v'…
Writing layout to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_4/runs/physical_design/36-openroad-detailedrouting/netlist_4.def'…
Writing timing constraints to '/Users/junpeng/openlane2/netlist_mid_ad_min/src/netlist_4/runs/physical_design/36-openroad-detailedrouting/netlist_4.sdc'…
