#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14df05590 .scope module, "tb" "tb" 2 6;
 .timescale 0 0;
v0x14df243f0_0 .var "clk", 0 0;
v0x14df244b0_0 .var "rst_n", 0 0;
v0x14df24540_0 .var "ui_in", 7 0;
v0x14df245f0_0 .var "uio_in", 7 0;
L_0x150078058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14df246a0_0 .net "uio_oe", 7 0, L_0x150078058;  1 drivers
L_0x1500780a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14df24770_0 .net "uio_out", 7 0, L_0x1500780a0;  1 drivers
v0x14df24820_0 .net "uo_out", 7 0, L_0x14df24ba0;  1 drivers
S_0x14df05700 .scope module, "dut" "user_module" 2 20, 3 10 0, S_0x14df05590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst_n";
L_0x14df24a70 .functor AND 1, L_0x14df248d0, L_0x14df249d0, C4<1>, C4<1>;
L_0x150078010 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x14df0fdb0_0 .net/2u *"_ivl_11", 6 0, L_0x150078010;  1 drivers
v0x14df23c30_0 .net *"_ivl_3", 0 0, L_0x14df248d0;  1 drivers
v0x14df23cd0_0 .net *"_ivl_5", 0 0, L_0x14df249d0;  1 drivers
v0x14df23d80_0 .net *"_ivl_6", 0 0, L_0x14df24a70;  1 drivers
v0x14df23e30_0 .net "clk", 0 0, v0x14df243f0_0;  1 drivers
v0x14df23f10_0 .net "rst_n", 0 0, v0x14df244b0_0;  1 drivers
v0x14df23fb0_0 .net "ui_in", 7 0, v0x14df24540_0;  1 drivers
v0x14df24060_0 .net "uio_in", 7 0, v0x14df245f0_0;  1 drivers
v0x14df24110_0 .net "uio_oe", 7 0, L_0x150078058;  alias, 1 drivers
v0x14df24220_0 .net "uio_out", 7 0, L_0x1500780a0;  alias, 1 drivers
v0x14df242d0_0 .net "uo_out", 7 0, L_0x14df24ba0;  alias, 1 drivers
L_0x14df248d0 .part v0x14df24540_0, 0, 1;
L_0x14df249d0 .part v0x14df24540_0, 1, 1;
L_0x14df24ba0 .concat8 [ 1 7 0 0], L_0x14df24a70, L_0x150078010;
    .scope S_0x14df05590;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14df243f0_0, 0, 1;
T_0.0 ;
    %delay 10, 0;
    %load/vec4 v0x14df243f0_0;
    %inv;
    %store/vec4 v0x14df243f0_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_0x14df05590;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14df244b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14df24540_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x14df245f0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14df244b0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 52 "$display", "Test 1: A=%b, B=%b, OUT=%b", &PV<v0x14df24540_0, 0, 1>, &PV<v0x14df24540_0, 1, 1>, &PV<v0x14df24820_0, 0, 1> {0 0 0};
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 58 "$display", "Test 2: A=%b, B=%b, OUT=%b", &PV<v0x14df24540_0, 0, 1>, &PV<v0x14df24540_0, 1, 1>, &PV<v0x14df24820_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 64 "$display", "Test 3: A=%b, B=%b, OUT=%b", &PV<v0x14df24540_0, 0, 1>, &PV<v0x14df24540_0, 1, 1>, &PV<v0x14df24820_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14df24540_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 70 "$display", "Test 4: A=%b, B=%b, OUT=%b", &PV<v0x14df24540_0, 0, 1>, &PV<v0x14df24540_0, 1, 1>, &PV<v0x14df24820_0, 0, 1> {0 0 0};
    %delay 100, 0;
    %vpi_call 2 73 "$display", "Simulation complete" {0 0 0};
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x14df05590;
T_2 ;
    %vpi_call 2 79 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 80 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14df05590 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "../src/user_module.v";
