Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,30
design__inferred_latch__count,0
design__instance__count,3727
design__instance__area,30633.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,8
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,3
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0005079376278445125
power__switching__total,0.0001779045123839751
power__leakage__total,3.337020260119061e-08
power__total,0.0006858754786662757
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.544066
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.544066
timing__hold__ws__corner:nom_tt_025C_1v80,0.33002
timing__setup__ws__corner:nom_tt_025C_1v80,11.264204
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.33002
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,11.264204
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,90
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,3
design__max_cap_violation__count__corner:nom_ss_100C_1v60,3
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.979966
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.979966
timing__hold__ws__corner:nom_ss_100C_1v60,0.886958
timing__setup__ws__corner:nom_ss_100C_1v60,2.776639
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.886958
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,2.776639
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,3
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.367513
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.367513
timing__hold__ws__corner:nom_ff_n40C_1v95,0.118674
timing__setup__ws__corner:nom_ff_n40C_1v95,14.438324
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.118674
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,14.438324
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,130
design__max_fanout_violation__count,3
design__max_cap_violation__count,4
clock__skew__worst_hold,1.011993
clock__skew__worst_setup,0.358044
timing__hold__ws,0.115303
timing__setup__ws,2.565919
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.115303
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.565919
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,3727
design__instance__area__stdcell,30633.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.894258
design__instance__utilization__stdcell,0.894258
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,76874.2
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,96
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
route__net,3290
route__net__special,2
route__drc_errors__iter:1,3043
route__wirelength__iter:1,89511
route__drc_errors__iter:2,1594
route__wirelength__iter:2,88207
route__drc_errors__iter:3,1820
route__wirelength__iter:3,87985
route__drc_errors__iter:4,884
route__wirelength__iter:4,87948
route__drc_errors__iter:5,555
route__wirelength__iter:5,87914
route__drc_errors__iter:6,525
route__wirelength__iter:6,87899
route__drc_errors__iter:7,491
route__wirelength__iter:7,87903
route__drc_errors__iter:8,475
route__wirelength__iter:8,87852
route__drc_errors__iter:9,256
route__wirelength__iter:9,87834
route__drc_errors__iter:10,232
route__wirelength__iter:10,87809
route__drc_errors__iter:11,121
route__wirelength__iter:11,87871
route__drc_errors__iter:12,57
route__wirelength__iter:12,87836
route__drc_errors__iter:13,53
route__wirelength__iter:13,87842
route__drc_errors__iter:14,53
route__wirelength__iter:14,87842
route__drc_errors__iter:15,27
route__wirelength__iter:15,87848
route__drc_errors__iter:16,23
route__wirelength__iter:16,87843
route__drc_errors__iter:17,18
route__wirelength__iter:17,87867
route__drc_errors__iter:18,18
route__wirelength__iter:18,87867
route__drc_errors__iter:19,12
route__wirelength__iter:19,87886
route__drc_errors__iter:20,0
route__wirelength__iter:20,87901
route__drc_errors,0
route__wirelength,87901
route__vias,25194
route__vias__singlecut,25194
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,374.7
timing__unannotated_net__count__corner:nom_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,6
design__max_fanout_violation__count__corner:min_tt_025C_1v80,3
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.530068
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.530068
timing__hold__ws__corner:min_tt_025C_1v80,0.32365
timing__setup__ws__corner:min_tt_025C_1v80,11.36792
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.32365
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,11.36792
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,61
design__max_fanout_violation__count__corner:min_ss_100C_1v60,3
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.957402
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.957402
timing__hold__ws__corner:min_ss_100C_1v60,0.883457
timing__setup__ws__corner:min_ss_100C_1v60,2.957467
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.883457
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,2.957467
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,2
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,3
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.358044
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.358044
timing__hold__ws__corner:min_ff_n40C_1v95,0.115303
timing__setup__ws__corner:min_ff_n40C_1v95,14.508332
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.115303
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,14.508332
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,8
design__max_fanout_violation__count__corner:max_tt_025C_1v80,3
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.563999
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.563999
timing__hold__ws__corner:max_tt_025C_1v80,0.336328
timing__setup__ws__corner:max_tt_025C_1v80,11.141191
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.336328
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,11.141191
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,32
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,130
design__max_fanout_violation__count__corner:max_ss_100C_1v60,3
design__max_cap_violation__count__corner:max_ss_100C_1v60,4
clock__skew__worst_hold__corner:max_ss_100C_1v60,1.011993
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.011993
timing__hold__ws__corner:max_ss_100C_1v60,0.891814
timing__setup__ws__corner:max_ss_100C_1v60,2.565919
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.891814
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,2.565919
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,32
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,6
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,3
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.380899
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.380899
timing__hold__ws__corner:max_ff_n40C_1v95,0.122674
timing__setup__ws__corner:max_ff_n40C_1v95,14.355836
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.122674
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,14.355836
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,32
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,32
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79995
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000517219
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000505568
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000056241
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000505568
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000057300000000000001959868899115146945177912130020558834075927734375
ir__drop__worst,0.0000517000000000000030603124201444842356067965738475322723388671875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
