Analysis & Synthesis report for lab7part1
Sun Dec 03 07:48:59 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |fill2|KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver
 10. State Machine - |fill2|KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 11. State Machine - |fill2|KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated
 17. Source assignments for project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated
 18. Source assignments for project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated
 19. Parameter Settings for User Entity Instance: KeyDecoder:key_decoder|PS2_Controller:ps2_controller
 20. Parameter Settings for User Entity Instance: KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 23. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 24. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 27. Parameter Settings for User Entity Instance: project:p2|memory:m0|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: project:p2|memory:m1|altsyncram:altsyncram_component
 29. altsyncram Parameter Settings by Entity Instance
 30. altpll Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "project:p2|control:c0"
 32. Port Connectivity Checks: "project:p2"
 33. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 34. Port Connectivity Checks: "KeyDecoder:key_decoder|PS2_Controller:ps2_controller"
 35. Port Connectivity Checks: "KeyDecoder:key_decoder"
 36. Post-Synthesis Netlist Statistics for Top Partition
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages
 39. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Dec 03 07:48:59 2023       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; lab7part1                                   ;
; Top-level Entity Name           ; fill2                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 262                                         ;
; Total pins                      ; 85                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 73,984                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; fill2              ; lab7part1          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processors 6-14        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; Altera_UP_PS2_Data_In.v          ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Data_In.v              ;         ;
; Altera_UP_PS2_Command_Out.v      ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Command_Out.v          ;         ;
; PS2_Controller.v                 ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v                     ;         ;
; fill2.v                          ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v                              ;         ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File             ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v                            ;         ;
; vga_controller.v                 ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_controller.v                     ;         ;
; vga_address_translator.v         ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_address_translator.v             ;         ;
; vga_adapter.v                    ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v                        ;         ;
; part2.v                          ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v                              ;         ;
; KD.v                             ; yes             ; User Verilog HDL File                  ; C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v                                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_bam1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf               ;         ;
; snake-3.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/intelFPGA_lite/ECE241/Lab7 - project/snake-3.mif                          ;         ;
; db/decode_7la.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_7la.tdf                    ;         ;
; db/decode_01a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_01a.tdf                    ;         ;
; db/mux_ifb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/mux_ifb.tdf                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf                    ;         ;
; db/altsyncram_aem1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_aem1.tdf               ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 268            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 458            ;
;     -- 7 input functions                    ; 7              ;
;     -- 6 input functions                    ; 66             ;
;     -- 5 input functions                    ; 60             ;
;     -- 4 input functions                    ; 36             ;
;     -- <=3 input functions                  ; 289            ;
;                                             ;                ;
; Dedicated logic registers                   ; 262            ;
;                                             ;                ;
; I/O pins                                    ; 85             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 73984          ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 258            ;
; Total fan-out                               ; 3188           ;
; Average fan-out                             ; 3.47           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |fill2                                                  ; 458 (1)             ; 262 (0)                   ; 73984             ; 0          ; 85   ; 0            ; |fill2                                                                                                ; fill2                  ; work         ;
;    |project:p2|                                         ; 394 (0)             ; 232 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |fill2|project:p2                                                                                     ; project                ; work         ;
;       |control:c0|                                      ; 322 (322)           ; 189 (189)                 ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|control:c0                                                                          ; control                ; work         ;
;       |data:d0|                                         ; 72 (72)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|project:p2|data:d0                                                                             ; data                   ; work         ;
;       |memory:m0|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m0                                                                           ; memory                 ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m0|altsyncram:altsyncram_component                                           ; altsyncram             ; work         ;
;             |altsyncram_aem1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated            ; altsyncram_aem1        ; work         ;
;       |memory:m1|                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m1                                                                           ; memory                 ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m1|altsyncram:altsyncram_component                                           ; altsyncram             ; work         ;
;             |altsyncram_aem1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |fill2|project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated            ; altsyncram_aem1        ; work         ;
;    |vga_adapter:VGA|                                    ; 63 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_bam1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated                          ; altsyncram_bam1        ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|decode_01a:rden_decode_b ; decode_01a             ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|decode_7la:decode2       ; decode_7la             ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|mux_ifb:mux3             ; mux_ifb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |fill2|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                ; altpll_80u             ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None        ;
; project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 1024         ; 8            ; --           ; --           ; 8192  ; None        ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|ALTSYNCRAM               ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; snake-3.mif ;
+------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill2|KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver                                                                                                                                                                ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill2|KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fill2|KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                           ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; LEDR[2]~reg0                                                                                                                                        ; Stuck at GND due to stuck port clock_enable       ;
; project:p2|control:c0|mode[2]                                                                                                                       ; Stuck at GND due to stuck port data_in            ;
; project:p2|control:c0|PS[5,6]                                                                                                                       ; Stuck at GND due to stuck port data_in            ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|idle_counter[0..3]                                                                             ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|ps2_data_reg                                                                                   ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|idle_counter[4..7]                                                                             ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|ps2_clk_reg                                                                                    ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|last_ps2_clk                                                                                   ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[2,3]                                ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[1..3]                                        ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                       ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[1]                          ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                                   ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[1]                                  ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                                           ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                     ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                        ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[4..17]                              ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[2..20]                               ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[2..13]                      ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..8]                                    ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[1,2]                                           ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                                ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                                             ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0]                                            ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0,3..7]                                        ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[1..7]                                         ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1..3]                                             ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|last_data_received[0..7]                                                                                                     ; Lost fanout                                       ;
; KeyDecoder:key_decoder|w                                                                                                                            ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|left_arrow                                                                                                                   ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|a                                                                                                                            ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|down_arrow                                                                                                                   ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|iADirection[0]                                                                                                               ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|d                                                                                                                            ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|right_arrow                                                                                                                  ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|up_arrow                                                                                                                     ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; KeyDecoder:key_decoder|s                                                                                                                            ; Merged with KeyDecoder:key_decoder|iBDirection[0] ;
; project:p2|control:c0|Aheady[1,3]                                                                                                                   ; Merged with project:p2|control:c0|Aheady[0]       ;
; project:p2|control:c0|Bheady[0,1,3]                                                                                                                 ; Merged with project:p2|control:c0|Aheady[0]       ;
; project:p2|control:c0|Aheady[4..6]                                                                                                                  ; Merged with project:p2|control:c0|Aheady[2]       ;
; project:p2|control:c0|Bheady[2,4..6]                                                                                                                ; Merged with project:p2|control:c0|Aheady[2]       ;
; project:p2|control:c0|Baddress[9]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[9]     ;
; project:p2|control:c0|Baddress[8]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[8]     ;
; project:p2|control:c0|Baddress[7]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[7]     ;
; project:p2|control:c0|Baddress[6]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[6]     ;
; project:p2|control:c0|Baddress[5]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[5]     ;
; project:p2|control:c0|Baddress[4]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[4]     ;
; project:p2|control:c0|Baddress[3]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[3]     ;
; project:p2|control:c0|Baddress[2]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[2]     ;
; project:p2|control:c0|Baddress[1]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[1]     ;
; project:p2|control:c0|Baddress[0]                                                                                                                   ; Merged with project:p2|control:c0|Aaddress[0]     ;
; project:p2|control:c0|Aheady[2]                                                                                                                     ; Stuck at GND due to stuck port data_in            ;
; project:p2|control:c0|Aheady[0]                                                                                                                     ; Stuck at VCC due to stuck port data_in            ;
; KeyDecoder:key_decoder|iBDirection[0]                                                                                                               ; Stuck at GND due to stuck port data_in            ;
; LEDR[1]~reg0                                                                                                                                        ; Stuck at GND due to stuck port clock_enable       ;
; project:p2|data:d0|modeselect[2]                                                                                                                    ; Stuck at GND due to stuck port data_in            ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver~2                                                                            ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver~3                                                                            ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                      ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver.PS2_STATE_0_IDLE                                                             ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                          ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                      ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                     ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                  ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                  ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                  ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE                   ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                             ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                             ; Lost fanout                                       ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                           ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                              ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                     ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                           ; Stuck at GND due to stuck port clock              ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                         ; Stuck at GND due to stuck port clock              ;
; Total Number of Removed Registers = 170                                                                                                             ;                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|ps2_clk_reg                                                                  ; Stuck at GND              ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[0],                                        ;
;                                                                                                                                   ; due to stuck port clock   ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[0],                                         ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[1],                                        ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2],                                        ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[3],                                        ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[4],                                        ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[5],                                        ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[6]                                         ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|ps2_data_reg                                                                 ; Stuck at GND              ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|idle_counter[4],                                                                            ;
;                                                                                                                                   ; due to stuck port clock   ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|idle_counter[5],                                                                            ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|idle_counter[6],                                                                            ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|idle_counter[7],                                                                            ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[7]                                         ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                           ; Stuck at GND              ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1],                                            ;
;                                                                                                                                   ; due to stuck port clock   ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2],                                            ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3],                                            ;
;                                                                                                                                   ;                           ; KeyDecoder:key_decoder|iBDirection[0], LEDR[1]~reg0                                                                                              ;
; project:p2|control:c0|PS[5]                                                                                                       ; Stuck at GND              ; project:p2|control:c0|Aheady[2], project:p2|control:c0|Aheady[0]                                                                                 ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                  ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE ; Stuck at GND              ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR, ;
;                                                                                                                                   ; due to stuck port clock   ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT    ;
; project:p2|control:c0|mode[2]                                                                                                     ; Stuck at GND              ; project:p2|data:d0|modeselect[2]                                                                                                                 ;
;                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                  ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                         ; Stuck at GND              ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                     ;
;                                                                                                                                   ; due to stuck port clock   ;                                                                                                                                                  ;
; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                   ; Stuck at GND              ; KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                  ;
;                                                                                                                                   ; due to stuck port clock   ;                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 262   ;
; Number of registers using Synchronous Clear  ; 128   ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 226   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |fill2|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |fill2|project:p2|data:d0|counter[3]                                                                     ;
; 32:1               ; 10 bits   ; 210 LEs       ; 10 LEs               ; 200 LEs                ; Yes        ; |fill2|project:p2|control:c0|Aaddress[6]                                                                 ;
; 32:1               ; 2 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |fill2|project:p2|control:c0|mode[0]                                                                     ;
; 32:1               ; 26 bits   ; 546 LEs       ; 0 LEs                ; 546 LEs                ; Yes        ; |fill2|project:p2|control:c0|waitcounter[11]                                                             ;
; 9:1                ; 15 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |fill2|project:p2|data:d0|oY[2]                                                                          ;
; 18:1               ; 16 bits   ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |fill2|project:p2|control:c0|Bheadx[1]                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fill2|project:p2|data:d0|modeselect[1]                                                                  ;
; 18:1               ; 15 bits   ; 180 LEs       ; 15 LEs               ; 165 LEs                ; Yes        ; |fill2|project:p2|control:c0|foodx[2]                                                                    ;
; 33:1               ; 8 bits    ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |fill2|project:p2|control:c0|randx[7]                                                                    ;
; 33:1               ; 7 bits    ; 154 LEs       ; 7 LEs                ; 147 LEs                ; Yes        ; |fill2|project:p2|control:c0|randy[6]                                                                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |fill2|project:p2|control:c0|incy[6]                                                                     ;
; 19:1               ; 3 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |fill2|project:p2|control:c0|oY[3]                                                                       ;
; 19:1               ; 8 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; Yes        ; |fill2|project:p2|control:c0|oX[4]                                                                       ;
; 13:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |fill2|project:p2|control:c0|oColor[2]                                                                   ;
; 16:1               ; 3 bits    ; 30 LEs        ; 3 LEs                ; 27 LEs                 ; Yes        ; |fill2|project:p2|control:c0|incy[3]                                                                     ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Adata[0]                                                                    ;
; 12:1               ; 8 bits    ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Alength[1]                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |fill2|project:p2|data:d0|offsetY[2]                                                                     ;
; 19:1               ; 8 bits    ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |fill2|project:p2|control:c0|Blength[7]                                                                  ;
; 34:1               ; 8 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |fill2|project:p2|control:c0|Bfoodoffset[3]                                                              ;
; 34:1               ; 8 bits    ; 176 LEs       ; 8 LEs                ; 168 LEs                ; Yes        ; |fill2|project:p2|control:c0|Afoodoffset[6]                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |fill2|project:p2|data:d0|oColor[2]                                                                      ;
; 13:1               ; 4 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |fill2|project:p2|control:c0|oY[6]                                                                       ;
; 20:1               ; 8 bits    ; 104 LEs       ; 0 LEs                ; 104 LEs                ; Yes        ; |fill2|project:p2|control:c0|Bdata[0]                                                                    ;
; 18:1               ; 8 bits    ; 96 LEs        ; 8 LEs                ; 88 LEs                 ; Yes        ; |fill2|project:p2|control:c0|incx[5]                                                                     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |fill2|project:p2|data:d0|offsetX[3]                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fill2|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|mux_ifb:mux3|result_node[2] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for project:p2|memory:m1|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyDecoder:key_decoder|PS2_Controller:ps2_controller ;
+------------------+-------+------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                   ;
+------------------+-------+------------------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                                         ;
+------------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                                  ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                                  ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                                 ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                                  ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                                  ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                                 ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                                  ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                                  ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                                 ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                                 ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                                 ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                                 ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                                 ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                                 ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                                 ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                                 ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-------------+----------------------+
; Parameter Name          ; Value       ; Type                 ;
+-------------------------+-------------+----------------------+
; BITS_PER_COLOUR_CHANNEL ; 1           ; Signed Integer       ;
; MONOCHROME              ; FALSE       ; String               ;
; RESOLUTION              ; 160x120     ; String               ;
; BACKGROUND_IMAGE        ; snake-3.mif ; String               ;
+-------------------------+-------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; snake-3.mif          ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_bam1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project:p2|memory:m0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_aem1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: project:p2|memory:m1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_aem1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 3                                                    ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                            ;
;     -- WIDTH_A                            ; 3                                                    ;
;     -- NUMWORDS_A                         ; 19200                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 3                                                    ;
;     -- NUMWORDS_B                         ; 19200                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; project:p2|memory:m0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
; Entity Instance                           ; project:p2|memory:m1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 8                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project:p2|control:c0"                                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; incx     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; incy     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Aheadx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Aheady   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bheadx   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bheady   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; PS       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; NS       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Acurrent ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Bcurrent ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; foodx    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; foody    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; randx    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; randy    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "project:p2"                                                                                                                                                ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; iADirection ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iADirection[1..1]" will be connected to GND. ;
; iBDirection ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iBDirection[1..1]" will be connected to GND. ;
; oDone       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyDecoder:key_decoder|PS2_Controller:ps2_controller"                                                                                                                 ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "KeyDecoder:key_decoder"                                                                                                               ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; iADirection ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "iADirection[1..1]" have no fanouts ;
; iBDirection ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "iBDirection[1..1]" have no fanouts ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 262                         ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 53                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 98                          ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 57                          ;
;     SCLR              ; 2                           ;
;     SLD               ; 3                           ;
;     plain             ; 21                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 459                         ;
;     arith             ; 149                         ;
;         1 data inputs ; 135                         ;
;         2 data inputs ; 14                          ;
;     extend            ; 7                           ;
;         7 data inputs ; 7                           ;
;     normal            ; 252                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 38                          ;
;         4 data inputs ; 33                          ;
;         5 data inputs ; 60                          ;
;         6 data inputs ; 66                          ;
;     shared            ; 51                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 3                           ;
; boundary_port         ; 85                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 25                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Sun Dec 03 07:48:50 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab7part1 -c lab7part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory_block_with_adder File: C:/intelFPGA_lite/ECE241/Lab7 - project/memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file imagebuffer.v
    Info (12023): Found entity 1: imagebuffer File: C:/intelFPGA_lite/ECE241/Lab7 - project/imagebuffer.v Line: 1
Warning (12019): Can't analyze file -- file home.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file done.v
    Info (12023): Found entity 1: done File: C:/intelFPGA_lite/ECE241/Lab7 - project/done.v Line: 1
Warning (10090): Verilog HDL syntax warning at db.v(249): extra block comment delimiter characters /* within block comment File: C:/intelFPGA_lite/ECE241/Lab7 - project/db.v Line: 249
Info (12021): Found 1 design units, including 1 entities, in source file db.v
    Info (12023): Found entity 1: db File: C:/intelFPGA_lite/ECE241/Lab7 - project/db.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/intelFPGA_lite/ECE241/Lab7 - project/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file fill2.v
    Info (12023): Found entity 1: fill2 File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 78
Warning (10229): Verilog HDL Expression warning at part2.v(623): truncated literal to match 3 bits File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 623
Info (12021): Found 4 design units, including 4 entities, in source file part2.v
    Info (12023): Found entity 1: project File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 8
    Info (12023): Found entity 2: control File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 103
    Info (12023): Found entity 3: data File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 516
    Info (12023): Found entity 4: memory File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 701
Info (12021): Found 1 design units, including 1 entities, in source file part1.v
    Info (12023): Found entity 1: part1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/part1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file kd.v
    Info (12023): Found entity 1: KeyDecoder File: C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file start.v
    Info (12023): Found entity 1: start File: C:/intelFPGA_lite/ECE241/Lab7 - project/start.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db2.v
    Info (12023): Found entity 1: db2 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db2.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file loading.v
    Info (12023): Found entity 1: loading File: C:/intelFPGA_lite/ECE241/Lab7 - project/loading.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at db.v(75): created implicit net for "image_write_address" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db.v Line: 75
Warning (10236): Verilog HDL Implicit Net warning at fill2.v(93): created implicit net for "reset" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 93
Warning (10236): Verilog HDL Implicit Net warning at fill2.v(169): created implicit net for "done" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 169
Warning (10236): Verilog HDL Implicit Net warning at KD.v(132): created implicit net for "CLOCK_50" File: C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v Line: 132
Info (12127): Elaborating entity "fill2" for the top level hierarchy
Warning (10034): Output port "LEDR[3]" at fill2.v(61) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 61
Warning (10034): Output port "LEDR[0]" at fill2.v(61) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 61
Warning (10034): Output port "write" at fill2.v(54) has no driver File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 54
Info (12128): Elaborating entity "KeyDecoder" for hierarchy "KeyDecoder:key_decoder" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 113
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "KeyDecoder:key_decoder|PS2_Controller:ps2_controller" File: C:/intelFPGA_lite/ECE241/Lab7 - project/KD.v Line: 138
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v Line: 247
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "KeyDecoder:key_decoder|PS2_Controller:ps2_controller|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/intelFPGA_lite/ECE241/Lab7 - project/PS2_Controller.v Line: 267
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 151
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "snake-3.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bam1.tdf
    Info (12023): Found entity 1: altsyncram_bam1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_bam1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|decode_7la:decode2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|decode_01a:rden_decode_b" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_bam1:auto_generated|mux_ifb:mux3" File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_bam1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/intelFPGA_lite/ECE241/Lab7 - project/vga_adapter.v Line: 262
Info (12128): Elaborating entity "project" for hierarchy "project:p2" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 170
Info (12128): Elaborating entity "memory" for hierarchy "project:p2|memory:m0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 42
Info (12128): Elaborating entity "altsyncram" for hierarchy "project:p2|memory:m0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 747
Info (12130): Elaborated megafunction instantiation "project:p2|memory:m0|altsyncram:altsyncram_component" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 747
Info (12133): Instantiated megafunction "project:p2|memory:m0|altsyncram:altsyncram_component" with the following parameter: File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 747
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aem1.tdf
    Info (12023): Found entity 1: altsyncram_aem1 File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altsyncram_aem1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_aem1" for hierarchy "project:p2|memory:m0|altsyncram:altsyncram_component|altsyncram_aem1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "control" for hierarchy "project:p2|control:c0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 83
Warning (10230): Verilog HDL assignment warning at part2.v(317): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 317
Warning (10230): Verilog HDL assignment warning at part2.v(318): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 318
Warning (10230): Verilog HDL assignment warning at part2.v(324): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 324
Warning (10230): Verilog HDL assignment warning at part2.v(325): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 325
Warning (10230): Verilog HDL assignment warning at part2.v(326): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 326
Warning (10230): Verilog HDL assignment warning at part2.v(329): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 329
Warning (10230): Verilog HDL assignment warning at part2.v(330): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 330
Warning (10230): Verilog HDL assignment warning at part2.v(331): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 331
Warning (10230): Verilog HDL assignment warning at part2.v(332): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 332
Warning (10230): Verilog HDL assignment warning at part2.v(335): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 335
Warning (10230): Verilog HDL assignment warning at part2.v(336): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 336
Warning (10230): Verilog HDL assignment warning at part2.v(337): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 337
Warning (10230): Verilog HDL assignment warning at part2.v(338): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 338
Warning (10230): Verilog HDL assignment warning at part2.v(346): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 346
Warning (10230): Verilog HDL assignment warning at part2.v(347): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 347
Warning (10230): Verilog HDL assignment warning at part2.v(353): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 353
Warning (10230): Verilog HDL assignment warning at part2.v(354): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 354
Warning (10230): Verilog HDL assignment warning at part2.v(363): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 363
Warning (10230): Verilog HDL assignment warning at part2.v(364): truncated value with size 32 to match size of target (10) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 364
Warning (10230): Verilog HDL assignment warning at part2.v(368): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 368
Warning (10230): Verilog HDL assignment warning at part2.v(372): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 372
Warning (10230): Verilog HDL assignment warning at part2.v(390): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 390
Warning (10230): Verilog HDL assignment warning at part2.v(396): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 396
Warning (10230): Verilog HDL assignment warning at part2.v(427): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 427
Warning (10230): Verilog HDL assignment warning at part2.v(429): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 429
Warning (10230): Verilog HDL assignment warning at part2.v(432): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 432
Warning (10230): Verilog HDL assignment warning at part2.v(436): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 436
Warning (10230): Verilog HDL assignment warning at part2.v(479): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 479
Info (12128): Elaborating entity "data" for hierarchy "project:p2|data:d0" File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 99
Warning (10230): Verilog HDL assignment warning at part2.v(549): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 549
Warning (10230): Verilog HDL assignment warning at part2.v(567): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 567
Warning (10230): Verilog HDL assignment warning at part2.v(568): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 568
Warning (10230): Verilog HDL assignment warning at part2.v(572): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 572
Warning (10230): Verilog HDL assignment warning at part2.v(575): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 575
Warning (10230): Verilog HDL assignment warning at part2.v(579): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 579
Warning (10230): Verilog HDL assignment warning at part2.v(599): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 599
Warning (10230): Verilog HDL assignment warning at part2.v(603): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 603
Warning (10230): Verilog HDL assignment warning at part2.v(617): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 617
Warning (10230): Verilog HDL assignment warning at part2.v(618): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 618
Warning (10230): Verilog HDL assignment warning at part2.v(625): truncated value with size 32 to match size of target (6) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 625
Warning (10230): Verilog HDL assignment warning at part2.v(628): truncated value with size 32 to match size of target (8) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 628
Warning (10230): Verilog HDL assignment warning at part2.v(632): truncated value with size 32 to match size of target (7) File: C:/intelFPGA_lite/ECE241/Lab7 - project/part2.v Line: 632
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 46
    Warning (13410): Pin "write" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 54
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 61
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 120
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 120
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 61
    Warning (13410): Pin "received_data[0]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "received_data[1]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "received_data[2]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "received_data[3]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "received_data[4]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "received_data[5]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "received_data[6]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "received_data[7]" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 62
    Warning (13410): Pin "up_arrow" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 64
    Warning (13410): Pin "down_arrow" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 65
    Warning (13410): Pin "left_arrow" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 66
    Warning (13410): Pin "right_arrow" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 67
    Warning (13410): Pin "a" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 69
    Warning (13410): Pin "w" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 70
    Warning (13410): Pin "s" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 71
    Warning (13410): Pin "d" is stuck at GND File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 72
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/intelFPGA_lite/ECE241/Lab7 - project/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 39
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 39
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/intelFPGA_lite/ECE241/Lab7 - project/fill2.v Line: 40
Info (21057): Implemented 594 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 68 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 483 logic cells
    Info (21064): Implemented 25 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 90 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Sun Dec 03 07:48:59 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/ECE241/Lab7 - project/output_files/lab7part1.map.smsg.


