Output for test 105: and, xor
Assembly:

.orig x3000

; R0 = 0xFFFF
lea r7 all
ldw r0 r7 #0

; 0xFFFF & 0x0000
and r6 r0 r6

; 0xFFFF ^ 0x0000
xor r5 r0 r5

; R0 = 0xF0F0
lea r7 alt
ldw r0 r7 #0

; R1 = 0xA5A5
lea r7 alt2
ldw r1 r7 #0

; 0xF0F0 & 0xA5A5
and r4 r0 r1

; 0xF0F0 ^ 0xA5A5
xor r3 r0 r1

; R0 = R1 = 0xFE12
lea r7 alt3
ldw r0 r7 #0
ldw r1 r7 #0

; 0xFE12 & 0xFFF0
and r0 r0 #-16

; 0xFE12 ^ 0x000F
xor r1 r1 #15

halt
zero .fill x0
all .fill xFFFF
alt .fill xF0F0
alt2 .fill xA5A5
alt3 .fill xFE12
.end

; R0 = 0xFE10
; R1 = 0xFE1D
; R2 = 0x0000
; R3 = 0x5555
; R4 = 0xA0A0
; R5 = 0xFFFF
; R6 = 0x0000

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 21 words from program into memory.

LC-3b-SIM> 
Simulating...

CYCLE_COUNT = 0
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 1
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3002
NEW_PS.DE_V = 1
ir = 0xee10
NEW_PS.DE_IR = 0xee10
loading new pc

CYCLE_COUNT = 2
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0xee10
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 58
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3004
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 3
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 20
output = 3022
-------------in eval_shf----------------
PS.AGEX_IR = 0xee10
bit5 = 0, bit4 = 1, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing right shift
zeroing out high bits
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 4
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 5
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x0000 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3022 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 6
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3022 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3006
NEW_PS.DE_V = 1
ir = 0x5c06
NEW_PS.DE_IR = 0x5c06
loading new pc

CYCLE_COUNT = 7
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3022
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3022
performing left shift
result = 0x3022
in DE_stage
PS.DE_IR = 0x5c06
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 8
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0000
in DE_stage
PS.DE_IR = 0x5c06
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 9
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0000
in DE_stage
PS.DE_IR = 0x5c06
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0x0000 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
Loading value 0xffff into REGS[0]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 10
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0x0000, b = 0x0000
in DE_stage
PS.DE_IR = 0x5c06
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 6
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[6] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3008
NEW_PS.DE_V = 1
ir = 0x9a05
NEW_PS.DE_IR = 0x9a05
loading new pc

CYCLE_COUNT = 11
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0xffff, b = 0x0000
in DE_stage
PS.DE_IR = 0x9a05
PS.DE_IR(15:11) = 19
CONTROL_STORE_ADDRESS = 38
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 5
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[5] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300a
NEW_PS.DE_V = 1
ir = 0xee0d
NEW_PS.DE_IR = 0xee0d
loading new pc

CYCLE_COUNT = 12
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0xffff, b = 0x0000
in DE_stage
PS.DE_IR = 0xee0d
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 58
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3022 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300c
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 13
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 1a
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0xee0d
bit5 = 0, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xe000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3022 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x0000 into REGS[6]
loaded new condition codes, N = 0, Z = 1, P = 0
in FETCH_stage

CYCLE_COUNT = 14
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3022
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3022
performing left shift
result = 0x3022
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3022 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0xffff into REGS[5]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 15
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3022
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3022
performing left shift
result = 0x3022
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3022 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3024 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 16
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3022
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3022
performing left shift
result = 0x3022
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3024 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x300e
NEW_PS.DE_V = 1
ir = 0xee0c
NEW_PS.DE_IR = 0xee0c
loading new pc

CYCLE_COUNT = 17
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3024
performing left shift
result = 0x3024
in DE_stage
PS.DE_IR = 0xee0c
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 58
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xffff from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3024 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3010
NEW_PS.DE_V = 1
ir = 0x63c0
NEW_PS.DE_IR = 0x63c0
loading new pc

CYCLE_COUNT = 18
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
in DE_stage
PS.DE_IR = 0x63c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 1
in FETCH_stage

CYCLE_COUNT = 19
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 18
output = 3026
-------------in eval_shf----------------
PS.AGEX_IR = 0xee0c
bit5 = 0, bit4 = 0, imm4 = 0x000c
PS.AGEX_SR1 = 0xffff
performing left shift
result = 0xf000
in DE_stage
PS.DE_IR = 0x63c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 1
Loading AGEX
loaded value 0x3024 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 20
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x63c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3024
performing left shift
result = 0x3024
in DE_stage
PS.DE_IR = 0x63c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 1
Loading AGEX
loaded value 0x3024 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
Loading value 0xf0f0 into REGS[0]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 21
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x63c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3024
performing left shift
result = 0x3024
in DE_stage
PS.DE_IR = 0x63c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 1
Loading AGEX
loaded value 0x3024 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
Loading value 0x3026 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 22
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3024
-------------in eval_shf----------------
PS.AGEX_IR = 0x63c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3024
performing left shift
result = 0x3024
in DE_stage
PS.DE_IR = 0x63c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 1
Loading AGEX
loaded value 0x3026 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3012
NEW_PS.DE_V = 1
ir = 0x5801
NEW_PS.DE_IR = 0x5801
loading new pc

CYCLE_COUNT = 23
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3026
-------------in eval_shf----------------
PS.AGEX_IR = 0x63c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3026
performing left shift
result = 0x3026
in DE_stage
PS.DE_IR = 0x5801
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 24
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
in eval_alu
a = 0xf0f0, b = 0x0000
in DE_stage
PS.DE_IR = 0x5801
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 25
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0xf0f0, b = 0x0000
in DE_stage
PS.DE_IR = 0x5801
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x0000 from REGS[1] into NEW_PS.AGEX_SR2
Loading value 0xa5a5 into REGS[1]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 26
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0xf0f0, b = 0x0000
in DE_stage
PS.DE_IR = 0x5801
PS.DE_IR(15:11) = 11
CONTROL_STORE_ADDRESS = 22
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xa5a5 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3014
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 27
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0xf0f0, b = 0xa5a5
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x0000 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3026 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3014
NEW_PS.DE_V = 1
ir = 0x9601
NEW_PS.DE_IR = 0x9601
loading new pc

CYCLE_COUNT = 28
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x0000
performing left shift
result = 0x0000
in DE_stage
PS.DE_IR = 0x9601
PS.DE_IR(15:11) = 18
CONTROL_STORE_ADDRESS = 36
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 1
Loading AGEX
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xa5a5 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3016
NEW_PS.DE_V = 1
ir = 0xee09
NEW_PS.DE_IR = 0xee09
loading new pc

CYCLE_COUNT = 29
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0xf0f0, b = 0xa5a5
in DE_stage
PS.DE_IR = 0xee09
PS.DE_IR(15:11) = 29
CONTROL_STORE_ADDRESS = 58
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 7
Loading AGEX
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0x3026 from REGS[7] into NEW_PS.AGEX_SR2
Loading value 0xa0a0 into REGS[4]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3018
NEW_PS.DE_V = 1
ir = 0x61c0
NEW_PS.DE_IR = 0x61c0
loading new pc

CYCLE_COUNT = 30
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 12
output = 3028
-------------in eval_shf----------------
PS.AGEX_IR = 0xee09
bit5 = 0, bit4 = 0, imm4 = 0x0009
PS.AGEX_SR1 = 0xf0f0
performing left shift
result = 0xe000
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3026 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 31
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3026
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3026
performing left shift
result = 0x3026
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3026 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x5555 into REGS[3]
loaded new condition codes, N = 0, Z = 0, P = 1
in FETCH_stage

CYCLE_COUNT = 32
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3026
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3026
performing left shift
result = 0x3026
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3026 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3028 into REGS[7]
in FETCH_stage

CYCLE_COUNT = 33
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3026
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3026
performing left shift
result = 0x3026
in DE_stage
PS.DE_IR = 0x61c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 0
Loading AGEX
loaded value 0x3028 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301a
NEW_PS.DE_V = 1
ir = 0x63c0
NEW_PS.DE_IR = 0x63c0
loading new pc

CYCLE_COUNT = 34
in MEM_stage
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3028
-------------in eval_shf----------------
PS.AGEX_IR = 0x61c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3028
performing left shift
result = 0x3028
in DE_stage
PS.DE_IR = 0x63c0
PS.DE_IR(15:11) = 12
CONTROL_STORE_ADDRESS = 24
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 7, sr2id = 1
Loading AGEX
loaded value 0x3028 from REGS[7] into NEW_PS.AGEX_SR1
loaded value 0xa5a5 from REGS[1] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301c
NEW_PS.DE_V = 1
ir = 0x5030
NEW_PS.DE_IR = 0x5030
loading new pc

CYCLE_COUNT = 35
in MEM_stage
making cache access
in AGEX_stage, Valid = 1
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3028
-------------in eval_shf----------------
PS.AGEX_IR = 0x63c0
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0x3028
performing left shift
result = 0x3028
in DE_stage
PS.DE_IR = 0x5030
PS.DE_IR(15:11) = 10
CONTROL_STORE_ADDRESS = 21
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xf0f0 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage

CYCLE_COUNT = 36
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
in DE_stage
PS.DE_IR = 0x5030
PS.DE_IR(15:11) = 10
CONTROL_STORE_ADDRESS = 21
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading value 0xfe12 into REGS[0]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 37
in MEM_stage
making cache access
in AGEX_stage, Valid = 0
in eval_alu
a = 0xf0f0, b = 0xfffffff0
in DE_stage
PS.DE_IR = 0x5030
PS.DE_IR(15:11) = 10
CONTROL_STORE_ADDRESS = 21
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xfe12 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xfe12 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x301e
NEW_PS.DE_V = 1
ir = 0x926f
NEW_PS.DE_IR = 0x926f
loading new pc

CYCLE_COUNT = 38
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0xfe12, b = 0xfffffff0
in DE_stage
PS.DE_IR = 0x926f
PS.DE_IR(15:11) = 18
CONTROL_STORE_ADDRESS = 37
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 7
Loading AGEX
loaded value 0xa5a5 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x3028 from REGS[7] into NEW_PS.AGEX_SR2
Loading value 0xfe12 into REGS[1]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage

CYCLE_COUNT = 39
in MEM_stage
in AGEX_stage, Valid = 0
in eval_alu
a = 0xa5a5, b = 0x000f
in DE_stage
PS.DE_IR = 0x926f
PS.DE_IR(15:11) = 18
CONTROL_STORE_ADDRESS = 37
de_br_stall = 0
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 1, sr2id = 7
Loading AGEX
loaded value 0xfe12 from REGS[1] into NEW_PS.AGEX_SR1
loaded value 0x3028 from REGS[7] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3020
NEW_PS.DE_V = 0
ir = 0xfeed
NEW_PS.DE_IR = 0xfeed

CYCLE_COUNT = 40
in MEM_stage
in AGEX_stage, Valid = 1
in eval_alu
a = 0xfe12, b = 0x000f
in DE_stage
PS.DE_IR = 0xfeed
PS.DE_IR(15:11) = 31
CONTROL_STORE_ADDRESS = 63
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(11:9)
sr1id = 3, sr2id = 7
Loading AGEX
loaded value 0x5555 from REGS[3] into NEW_PS.AGEX_SR1
loaded value 0x3028 from REGS[7] into NEW_PS.AGEX_SR2
Loading value 0xfe10 into REGS[0]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3020
NEW_PS.DE_V = 1
ir = 0xf025
NEW_PS.DE_IR = 0xf025
loading new pc

CYCLE_COUNT = 41
in MEM_stage
in AGEX_stage, Valid = 0
-------------in eval_shf----------------
PS.AGEX_IR = 0xfeed
bit5 = 1, bit4 = 0, imm4 = 0x000d
PS.AGEX_SR1 = 0x5555
performing left shift
result = 0xa000
in DE_stage
PS.DE_IR = 0xf025
PS.DE_IR(15:11) = 30
CONTROL_STORE_ADDRESS = 61
de_br_stall = 1
v_de_br_stall = 1
sr2id = PS.DE_IR(11:9)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3022
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 42
in MEM_stage
in AGEX_stage, Valid = 1
-------------in eval_shf----------------
PS.AGEX_IR = 0xf025
bit5 = 1, bit4 = 0, imm4 = 0x0005
PS.AGEX_SR1 = 0xfe10
performing left shift
result = 0xc200
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0xfe1d into REGS[1]
loaded new condition codes, N = 1, Z = 0, P = 0
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3022
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000

CYCLE_COUNT = 43
in MEM_stage
making cache access
!!!!!!!!!!trap is going to be taken!!!!!!!!!!
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3022
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0xfe10
performing left shift
result = 0xfe10
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR2
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x3022
NEW_PS.DE_V = 0
ir = 0x0000
NEW_PS.DE_IR = 0x0000
v_mem_br_stall = 1, mem_pcmux = 2
loading new pc

CYCLE_COUNT = 44
in MEM_stage
in AGEX_stage, Valid = 0
----------in eval_agexaddr----------
addr2mux_out = 0
output = 3022
-------------in eval_shf----------------
PS.AGEX_IR = 0x0000
bit5 = 0, bit4 = 0, imm4 = 0x0000
PS.AGEX_SR1 = 0xfe10
performing left shift
result = 0xfe10
in DE_stage
PS.DE_IR = 0x0000
PS.DE_IR(15:11) = 0
CONTROL_STORE_ADDRESS = 0
de_br_stall = 1
v_de_br_stall = 0
sr2id = PS.DE_IR(2:0)
sr1id = 0, sr2id = 0
Loading AGEX
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR1
loaded value 0xfe10 from REGS[0] into NEW_PS.AGEX_SR2
Loading value 0x3020 into REGS[7]
in FETCH_stage
loading de
NEW_PS.DE_NPC = 0x0002
NEW_PS.DE_V = 1
ir = 0x0000
NEW_PS.DE_IR = 0x0000
loading new pc

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 45
PC          : 0x0002
CCs: N = 1  Z = 0  P = 0
Registers:
0: 0xfe10
1: 0xfe1d
2: 0x0000
3: 0x5555
4: 0xa0a0
5: 0xffff
6: 0x0000
7: 0x3020

LC-3b-SIM> 
Bye.
