#ifndef __CAVM_CSRS_DRO_H__
#define __CAVM_CSRS_DRO_H__
/* This file is auto-generated. Do not edit */

/***********************license start***********************************
* Copyright (C) 2018 Marvell
* SPDX-License-Identifier: BSD-3-Clause
* https://spdx.org/licenses
***********************license end**************************************/


/**
 * @file
 *
 * Configuration and status register (CSR) address and type definitions for
 * OcteonTX DRO.
 *
 * This file is auto generated. Do not edit.
 *
 */

/**
 * Enumeration dro_bar_e
 *
 * DRO Base Address Register Enumeration
 * Enumerates the base address registers.
 */
#define CAVM_DRO_BAR_E_DROX_PF_BAR0(a) (0x87e180000000ll + 0x1000000ll * (a))
#define CAVM_DRO_BAR_E_DROX_PF_BAR0_SIZE 0x1000000ull

#endif /* __CAVM_CSRS_DRO_H__ */
