
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={43,rS,rT,offset}                      Premise(F2)
	S3= GPR[rS]=base                                            Premise(F3)
	S4= GPR[rT]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= A_EX.Out=>ALU.A                                         Premise(F5)
	S8= B_EX.Out=>ALU.B                                         Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F7)
	S10= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                      Premise(F8)
	S11= ALU.Out=>ALUOut_MEM.In                                 Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= IMMEXT.Out=>B_EX.In                                    Premise(F11)
	S14= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F12)
	S15= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F16)
	S19= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F17)
	S20= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F18)
	S21= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F19)
	S22= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F20)
	S23= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F21)
	S24= FU.Bub_ID=>CU_ID.Bub                                   Premise(F22)
	S25= FU.Halt_ID=>CU_ID.Halt                                 Premise(F23)
	S26= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F24)
	S27= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F25)
	S28= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S34= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F32)
	S35= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F33)
	S36= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F34)
	S37= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F35)
	S38= DCache.Hit=>CU_MEM.DCacheHit                           Premise(F36)
	S39= DMMU.Hit=>CU_MEM.DMMUHit                               Premise(F37)
	S40= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F38)
	S41= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F39)
	S42= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F40)
	S43= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F41)
	S44= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F42)
	S45= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F43)
	S46= DMMU.Addr=>DAddrReg_DMMU1.In                           Premise(F44)
	S47= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                  Premise(F45)
	S48= ALUOut_DMMU2.Out=>DCache.IEA                           Premise(F46)
	S49= ALUOut_MEM.Out=>DCache.IEA                             Premise(F47)
	S50= DR_DMMU2.Out=>DCache.In                                Premise(F48)
	S51= DR_MEM.Out=>DCache.In                                  Premise(F49)
	S52= ALUOut_MEM.Out=>DMMU.IEA                               Premise(F50)
	S53= CP0.ASID=>DMMU.PID                                     Premise(F51)
	S54= DMMU.PID=pid                                           Path(S5,S53)
	S55= DAddrReg_DMMU2.Out=>DMem.WAddr                         Premise(F52)
	S56= DR_DMMU2.Out=>DMem.WData                               Premise(F53)
	S57= DCache.Out=>DR_DMMU1.In                                Premise(F54)
	S58= DR_MEM.Out=>DR_DMMU1.In                                Premise(F55)
	S59= DR_DMMU1.Out=>DR_DMMU2.In                              Premise(F56)
	S60= MemDataSelS.Out=>DR_MEM.In                             Premise(F57)
	S61= DCache.Hit=>FU.DCacheHit                               Premise(F58)
	S62= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F59)
	S63= ICache.Hit=>FU.ICacheHit                               Premise(F60)
	S64= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F61)
	S65= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F62)
	S66= IR_EX.Out=>FU.IR_EX                                    Premise(F63)
	S67= IR_ID.Out=>FU.IR_ID                                    Premise(F64)
	S68= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F65)
	S69= IR_MEM.Out=>FU.IR_MEM                                  Premise(F66)
	S70= IR_WB.Out=>FU.IR_WB                                    Premise(F67)
	S71= GPR.Rdata1=>FU.InID1                                   Premise(F68)
	S72= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F69)
	S73= IR_ID.Out25_21=>GPR.RReg1                              Premise(F70)
	S74= IR_EX.Out25_21=>GPR.RReg2                              Premise(F71)
	S75= IMMU.Addr=>IAddrReg.In                                 Premise(F72)
	S76= PC.Out=>ICache.IEA                                     Premise(F73)
	S77= ICache.IEA=addr                                        Path(S6,S76)
	S78= ICache.Hit=ICacheHit(addr)                             ICache-Search(S77)
	S79= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S78,S32)
	S80= FU.ICacheHit=ICacheHit(addr)                           Path(S78,S63)
	S81= PC.Out=>ICache.IEA                                     Premise(F74)
	S82= IMem.MEM8WordOut=>ICache.WData                         Premise(F75)
	S83= ICache.Out=>ICacheReg.In                               Premise(F76)
	S84= IR_ID.Out15_0=>IMMEXT.In                               Premise(F77)
	S85= PC.Out=>IMMU.IEA                                       Premise(F78)
	S86= IMMU.IEA=addr                                          Path(S6,S85)
	S87= CP0.ASID=>IMMU.PID                                     Premise(F79)
	S88= IMMU.PID=pid                                           Path(S5,S87)
	S89= IMMU.Addr={pid,addr}                                   IMMU-Search(S88,S86)
	S90= IAddrReg.In={pid,addr}                                 Path(S89,S75)
	S91= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S88,S86)
	S92= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S91,S33)
	S93= IAddrReg.Out=>IMem.RAddr                               Premise(F80)
	S94= ICacheReg.Out=>IRMux.CacheData                         Premise(F81)
	S95= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F82)
	S96= IMem.Out=>IRMux.MemData                                Premise(F83)
	S97= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F84)
	S98= IR_MEM.Out=>IR_DMMU1.In                                Premise(F85)
	S99= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F86)
	S100= IR_ID.Out=>IR_EX.In                                   Premise(F87)
	S101= ICache.Out=>IR_ID.In                                  Premise(F88)
	S102= IRMux.Out=>IR_ID.In                                   Premise(F89)
	S103= ICache.Out=>IR_IMMU.In                                Premise(F90)
	S104= IR_EX.Out=>IR_MEM.In                                  Premise(F91)
	S105= IR_DMMU2.Out=>IR_WB.In                                Premise(F92)
	S106= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F93)
	S107= GPR.Rdata2=>MemDataSelS.In                            Premise(F94)
	S108= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F95)
	S109= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F96)
	S110= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F97)
	S111= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F98)
	S112= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F99)
	S113= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F100)
	S114= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F101)
	S115= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F102)
	S116= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F103)
	S117= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F104)
	S118= IR_EX.Out31_26=>CU_EX.Op                              Premise(F105)
	S119= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F106)
	S120= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F107)
	S121= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F108)
	S122= IR_ID.Out31_26=>CU_ID.Op                              Premise(F109)
	S123= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F110)
	S124= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F111)
	S125= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F112)
	S126= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F113)
	S127= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F114)
	S128= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F115)
	S129= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F116)
	S130= IR_WB.Out31_26=>CU_WB.Op                              Premise(F117)
	S131= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F118)
	S132= CtrlA_EX=0                                            Premise(F119)
	S133= CtrlB_EX=0                                            Premise(F120)
	S134= CtrlALUOut_MEM=0                                      Premise(F121)
	S135= CtrlALUOut_DMMU1=0                                    Premise(F122)
	S136= CtrlALUOut_DMMU2=0                                    Premise(F123)
	S137= CtrlALUOut_WB=0                                       Premise(F124)
	S138= CtrlA_MEM=0                                           Premise(F125)
	S139= CtrlA_WB=0                                            Premise(F126)
	S140= CtrlB_MEM=0                                           Premise(F127)
	S141= CtrlB_WB=0                                            Premise(F128)
	S142= CtrlICache=0                                          Premise(F129)
	S143= CtrlIMMU=0                                            Premise(F130)
	S144= CtrlDCache=0                                          Premise(F131)
	S145= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S146= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S147= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S148= CtrlDMMU=0                                            Premise(F132)
	S149= CtrlDAddrReg_DMMU1=0                                  Premise(F133)
	S150= CtrlDAddrReg_DMMU2=0                                  Premise(F134)
	S151= CtrlDAddrReg_MEM=0                                    Premise(F135)
	S152= CtrlDAddrReg_WB=0                                     Premise(F136)
	S153= CtrlDR_DMMU2=0                                        Premise(F137)
	S154= CtrlDR_MEM=0                                          Premise(F138)
	S155= CtrlASIDIn=0                                          Premise(F139)
	S156= CtrlCP0=0                                             Premise(F140)
	S157= CP0[ASID]=pid                                         CP0-Hold(S0,S156)
	S158= CtrlEPCIn=0                                           Premise(F141)
	S159= CtrlExCodeIn=0                                        Premise(F142)
	S160= CtrlDMem=0                                            Premise(F143)
	S161= CtrlDMem8Word=0                                       Premise(F144)
	S162= CtrlDR_DMMU1=0                                        Premise(F145)
	S163= CtrlDR_WB=0                                           Premise(F146)
	S164= CtrlIR_DMMU1=0                                        Premise(F147)
	S165= CtrlIR_DMMU2=0                                        Premise(F148)
	S166= CtrlIR_EX=0                                           Premise(F149)
	S167= CtrlIR_ID=0                                           Premise(F150)
	S168= CtrlIR_IMMU=1                                         Premise(F151)
	S169= CtrlIR_MEM=0                                          Premise(F152)
	S170= CtrlIR_WB=0                                           Premise(F153)
	S171= CtrlGPR=0                                             Premise(F154)
	S172= GPR[rS]=base                                          GPR-Hold(S3,S171)
	S173= GPR[rT]=a                                             GPR-Hold(S4,S171)
	S174= CtrlIAddrReg=1                                        Premise(F155)
	S175= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S90,S174)
	S176= CtrlPC=0                                              Premise(F156)
	S177= CtrlPCInc=0                                           Premise(F157)
	S178= PC[Out]=addr                                          PC-Hold(S1,S176,S177)
	S179= CtrlIMem=0                                            Premise(F158)
	S180= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S2,S179)
	S181= CtrlICacheReg=1                                       Premise(F159)
	S182= CtrlIRMux=0                                           Premise(F160)

IMMU	S183= CP0.ASID=pid                                          CP0-Read-ASID(S157)
	S184= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S175)
	S185= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S175)
	S186= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S175)
	S187= PC.Out=addr                                           PC-Out(S178)
	S188= A_EX.Out=>ALU.A                                       Premise(F161)
	S189= B_EX.Out=>ALU.B                                       Premise(F162)
	S190= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F163)
	S191= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F164)
	S192= ALU.Out=>ALUOut_MEM.In                                Premise(F165)
	S193= FU.OutID1=>A_EX.In                                    Premise(F166)
	S194= IMMEXT.Out=>B_EX.In                                   Premise(F167)
	S195= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F168)
	S196= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F169)
	S197= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F170)
	S198= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F171)
	S199= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F172)
	S200= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F173)
	S201= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F174)
	S202= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F175)
	S203= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F176)
	S204= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F177)
	S205= FU.Bub_ID=>CU_ID.Bub                                  Premise(F178)
	S206= FU.Halt_ID=>CU_ID.Halt                                Premise(F179)
	S207= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F180)
	S208= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F181)
	S209= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F182)
	S210= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F183)
	S211= FU.Bub_IF=>CU_IF.Bub                                  Premise(F184)
	S212= FU.Halt_IF=>CU_IF.Halt                                Premise(F185)
	S213= ICache.Hit=>CU_IF.ICacheHit                           Premise(F186)
	S214= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F187)
	S215= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F188)
	S216= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F189)
	S217= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F190)
	S218= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F191)
	S219= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F192)
	S220= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F193)
	S221= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F194)
	S222= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F195)
	S223= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F196)
	S224= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F197)
	S225= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F198)
	S226= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F199)
	S227= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F200)
	S228= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F201)
	S229= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F202)
	S230= ALUOut_MEM.Out=>DCache.IEA                            Premise(F203)
	S231= DR_DMMU2.Out=>DCache.In                               Premise(F204)
	S232= DR_MEM.Out=>DCache.In                                 Premise(F205)
	S233= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F206)
	S234= CP0.ASID=>DMMU.PID                                    Premise(F207)
	S235= DMMU.PID=pid                                          Path(S183,S234)
	S236= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F208)
	S237= DR_DMMU2.Out=>DMem.WData                              Premise(F209)
	S238= DCache.Out=>DR_DMMU1.In                               Premise(F210)
	S239= DR_MEM.Out=>DR_DMMU1.In                               Premise(F211)
	S240= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F212)
	S241= MemDataSelS.Out=>DR_MEM.In                            Premise(F213)
	S242= DCache.Hit=>FU.DCacheHit                              Premise(F214)
	S243= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F215)
	S244= ICache.Hit=>FU.ICacheHit                              Premise(F216)
	S245= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F217)
	S246= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F218)
	S247= IR_EX.Out=>FU.IR_EX                                   Premise(F219)
	S248= IR_ID.Out=>FU.IR_ID                                   Premise(F220)
	S249= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F221)
	S250= IR_MEM.Out=>FU.IR_MEM                                 Premise(F222)
	S251= IR_WB.Out=>FU.IR_WB                                   Premise(F223)
	S252= GPR.Rdata1=>FU.InID1                                  Premise(F224)
	S253= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F225)
	S254= IR_ID.Out25_21=>GPR.RReg1                             Premise(F226)
	S255= IR_EX.Out25_21=>GPR.RReg2                             Premise(F227)
	S256= IMMU.Addr=>IAddrReg.In                                Premise(F228)
	S257= PC.Out=>ICache.IEA                                    Premise(F229)
	S258= ICache.IEA=addr                                       Path(S187,S257)
	S259= ICache.Hit=ICacheHit(addr)                            ICache-Search(S258)
	S260= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S259,S213)
	S261= FU.ICacheHit=ICacheHit(addr)                          Path(S259,S244)
	S262= PC.Out=>ICache.IEA                                    Premise(F230)
	S263= IMem.MEM8WordOut=>ICache.WData                        Premise(F231)
	S264= ICache.Out=>ICacheReg.In                              Premise(F232)
	S265= IR_ID.Out15_0=>IMMEXT.In                              Premise(F233)
	S266= PC.Out=>IMMU.IEA                                      Premise(F234)
	S267= IMMU.IEA=addr                                         Path(S187,S266)
	S268= CP0.ASID=>IMMU.PID                                    Premise(F235)
	S269= IMMU.PID=pid                                          Path(S183,S268)
	S270= IMMU.Addr={pid,addr}                                  IMMU-Search(S269,S267)
	S271= IAddrReg.In={pid,addr}                                Path(S270,S256)
	S272= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S269,S267)
	S273= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S272,S214)
	S274= IAddrReg.Out=>IMem.RAddr                              Premise(F236)
	S275= IMem.RAddr={pid,addr}                                 Path(S184,S274)
	S276= IMem.Out={43,rS,rT,offset}                            IMem-Read(S275,S180)
	S277= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S275,S180)
	S278= ICache.WData=IMemGet8Word({pid,addr})                 Path(S277,S263)
	S279= ICacheReg.Out=>IRMux.CacheData                        Premise(F237)
	S280= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F238)
	S281= IMem.Out=>IRMux.MemData                               Premise(F239)
	S282= IRMux.MemData={43,rS,rT,offset}                       Path(S276,S281)
	S283= IRMux.Out={43,rS,rT,offset}                           IRMux-Select2(S282)
	S284= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F240)
	S285= IR_MEM.Out=>IR_DMMU1.In                               Premise(F241)
	S286= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F242)
	S287= IR_ID.Out=>IR_EX.In                                   Premise(F243)
	S288= ICache.Out=>IR_ID.In                                  Premise(F244)
	S289= IRMux.Out=>IR_ID.In                                   Premise(F245)
	S290= IR_ID.In={43,rS,rT,offset}                            Path(S283,S289)
	S291= ICache.Out=>IR_IMMU.In                                Premise(F246)
	S292= IR_EX.Out=>IR_MEM.In                                  Premise(F247)
	S293= IR_DMMU2.Out=>IR_WB.In                                Premise(F248)
	S294= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F249)
	S295= GPR.Rdata2=>MemDataSelS.In                            Premise(F250)
	S296= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F251)
	S297= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F252)
	S298= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F253)
	S299= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F254)
	S300= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F255)
	S301= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F256)
	S302= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F257)
	S303= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F258)
	S304= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F259)
	S305= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F260)
	S306= IR_EX.Out31_26=>CU_EX.Op                              Premise(F261)
	S307= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F262)
	S308= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F263)
	S309= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F264)
	S310= IR_ID.Out31_26=>CU_ID.Op                              Premise(F265)
	S311= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F266)
	S312= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F267)
	S313= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F268)
	S314= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F269)
	S315= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F270)
	S316= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F271)
	S317= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F272)
	S318= IR_WB.Out31_26=>CU_WB.Op                              Premise(F273)
	S319= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F274)
	S320= CtrlA_EX=0                                            Premise(F275)
	S321= CtrlB_EX=0                                            Premise(F276)
	S322= CtrlALUOut_MEM=0                                      Premise(F277)
	S323= CtrlALUOut_DMMU1=0                                    Premise(F278)
	S324= CtrlALUOut_DMMU2=0                                    Premise(F279)
	S325= CtrlALUOut_WB=0                                       Premise(F280)
	S326= CtrlA_MEM=0                                           Premise(F281)
	S327= CtrlA_WB=0                                            Premise(F282)
	S328= CtrlB_MEM=0                                           Premise(F283)
	S329= CtrlB_WB=0                                            Premise(F284)
	S330= CtrlICache=1                                          Premise(F285)
	S331= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S258,S278,S330)
	S332= CtrlIMMU=0                                            Premise(F286)
	S333= CtrlDCache=0                                          Premise(F287)
	S334= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S335= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S336= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S337= CtrlDMMU=0                                            Premise(F288)
	S338= CtrlDAddrReg_DMMU1=0                                  Premise(F289)
	S339= CtrlDAddrReg_DMMU2=0                                  Premise(F290)
	S340= CtrlDAddrReg_MEM=0                                    Premise(F291)
	S341= CtrlDAddrReg_WB=0                                     Premise(F292)
	S342= CtrlDR_DMMU2=0                                        Premise(F293)
	S343= CtrlDR_MEM=0                                          Premise(F294)
	S344= CtrlASIDIn=0                                          Premise(F295)
	S345= CtrlCP0=0                                             Premise(F296)
	S346= CP0[ASID]=pid                                         CP0-Hold(S157,S345)
	S347= CtrlEPCIn=0                                           Premise(F297)
	S348= CtrlExCodeIn=0                                        Premise(F298)
	S349= CtrlDMem=0                                            Premise(F299)
	S350= CtrlDMem8Word=0                                       Premise(F300)
	S351= CtrlDR_DMMU1=0                                        Premise(F301)
	S352= CtrlDR_WB=0                                           Premise(F302)
	S353= CtrlIR_DMMU1=0                                        Premise(F303)
	S354= CtrlIR_DMMU2=0                                        Premise(F304)
	S355= CtrlIR_EX=0                                           Premise(F305)
	S356= CtrlIR_ID=1                                           Premise(F306)
	S357= [IR_ID]={43,rS,rT,offset}                             IR_ID-Write(S290,S356)
	S358= CtrlIR_IMMU=0                                         Premise(F307)
	S359= CtrlIR_MEM=0                                          Premise(F308)
	S360= CtrlIR_WB=0                                           Premise(F309)
	S361= CtrlGPR=0                                             Premise(F310)
	S362= GPR[rS]=base                                          GPR-Hold(S172,S361)
	S363= GPR[rT]=a                                             GPR-Hold(S173,S361)
	S364= CtrlIAddrReg=0                                        Premise(F311)
	S365= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S175,S364)
	S366= CtrlPC=0                                              Premise(F312)
	S367= CtrlPCInc=1                                           Premise(F313)
	S368= PC[Out]=addr+4                                        PC-Inc(S178,S366,S367)
	S369= PC[CIA]=addr                                          PC-Inc(S178,S366,S367)
	S370= CtrlIMem=0                                            Premise(F314)
	S371= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S180,S370)
	S372= CtrlICacheReg=0                                       Premise(F315)
	S373= CtrlIRMux=0                                           Premise(F316)

ID	S374= CP0.ASID=pid                                          CP0-Read-ASID(S346)
	S375= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S357)
	S376= IR_ID.Out31_26=43                                     IR-Out(S357)
	S377= IR_ID.Out25_21=rS                                     IR-Out(S357)
	S378= IR_ID.Out20_16=rT                                     IR-Out(S357)
	S379= IR_ID.Out15_0=offset                                  IR-Out(S357)
	S380= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S365)
	S381= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S365)
	S382= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S365)
	S383= PC.Out=addr+4                                         PC-Out(S368)
	S384= PC.CIA=addr                                           PC-Out(S369)
	S385= PC.CIA31_28=addr[31:28]                               PC-Out(S369)
	S386= A_EX.Out=>ALU.A                                       Premise(F317)
	S387= B_EX.Out=>ALU.B                                       Premise(F318)
	S388= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F319)
	S389= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F320)
	S390= ALU.Out=>ALUOut_MEM.In                                Premise(F321)
	S391= FU.OutID1=>A_EX.In                                    Premise(F322)
	S392= IMMEXT.Out=>B_EX.In                                   Premise(F323)
	S393= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F324)
	S394= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F325)
	S395= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F326)
	S396= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F327)
	S397= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F328)
	S398= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F329)
	S399= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F330)
	S400= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F331)
	S401= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F332)
	S402= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F333)
	S403= FU.Bub_ID=>CU_ID.Bub                                  Premise(F334)
	S404= FU.Halt_ID=>CU_ID.Halt                                Premise(F335)
	S405= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F336)
	S406= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F337)
	S407= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F338)
	S408= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F339)
	S409= FU.Bub_IF=>CU_IF.Bub                                  Premise(F340)
	S410= FU.Halt_IF=>CU_IF.Halt                                Premise(F341)
	S411= ICache.Hit=>CU_IF.ICacheHit                           Premise(F342)
	S412= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F343)
	S413= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F344)
	S414= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F345)
	S415= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F346)
	S416= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F347)
	S417= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F348)
	S418= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F349)
	S419= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F350)
	S420= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F351)
	S421= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F352)
	S422= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F353)
	S423= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F354)
	S424= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F355)
	S425= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F356)
	S426= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F357)
	S427= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F358)
	S428= ALUOut_MEM.Out=>DCache.IEA                            Premise(F359)
	S429= DR_DMMU2.Out=>DCache.In                               Premise(F360)
	S430= DR_MEM.Out=>DCache.In                                 Premise(F361)
	S431= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F362)
	S432= CP0.ASID=>DMMU.PID                                    Premise(F363)
	S433= DMMU.PID=pid                                          Path(S374,S432)
	S434= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F364)
	S435= DR_DMMU2.Out=>DMem.WData                              Premise(F365)
	S436= DCache.Out=>DR_DMMU1.In                               Premise(F366)
	S437= DR_MEM.Out=>DR_DMMU1.In                               Premise(F367)
	S438= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F368)
	S439= MemDataSelS.Out=>DR_MEM.In                            Premise(F369)
	S440= DCache.Hit=>FU.DCacheHit                              Premise(F370)
	S441= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F371)
	S442= ICache.Hit=>FU.ICacheHit                              Premise(F372)
	S443= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F373)
	S444= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F374)
	S445= IR_EX.Out=>FU.IR_EX                                   Premise(F375)
	S446= IR_ID.Out=>FU.IR_ID                                   Premise(F376)
	S447= FU.IR_ID={43,rS,rT,offset}                            Path(S375,S446)
	S448= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F377)
	S449= IR_MEM.Out=>FU.IR_MEM                                 Premise(F378)
	S450= IR_WB.Out=>FU.IR_WB                                   Premise(F379)
	S451= GPR.Rdata1=>FU.InID1                                  Premise(F380)
	S452= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F381)
	S453= FU.InID1_RReg=rS                                      Path(S377,S452)
	S454= FU.InID2_RReg=5'b00000                                Premise(F382)
	S455= IR_ID.Out25_21=>GPR.RReg1                             Premise(F383)
	S456= GPR.RReg1=rS                                          Path(S377,S455)
	S457= GPR.Rdata1=base                                       GPR-Read(S456,S362)
	S458= FU.InID1=base                                         Path(S457,S451)
	S459= FU.OutID1=FU(base)                                    FU-Forward(S458)
	S460= A_EX.In=FU(base)                                      Path(S459,S391)
	S461= IR_EX.Out25_21=>GPR.RReg2                             Premise(F384)
	S462= IMMU.Addr=>IAddrReg.In                                Premise(F385)
	S463= PC.Out=>ICache.IEA                                    Premise(F386)
	S464= ICache.IEA=addr+4                                     Path(S383,S463)
	S465= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S464)
	S466= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S465,S411)
	S467= FU.ICacheHit=ICacheHit(addr+4)                        Path(S465,S442)
	S468= PC.Out=>ICache.IEA                                    Premise(F387)
	S469= IMem.MEM8WordOut=>ICache.WData                        Premise(F388)
	S470= ICache.Out=>ICacheReg.In                              Premise(F389)
	S471= IR_ID.Out15_0=>IMMEXT.In                              Premise(F390)
	S472= IMMEXT.In=offset                                      Path(S379,S471)
	S473= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S472)
	S474= B_EX.In={16{offset[15]},offset}                       Path(S473,S392)
	S475= PC.Out=>IMMU.IEA                                      Premise(F391)
	S476= IMMU.IEA=addr+4                                       Path(S383,S475)
	S477= CP0.ASID=>IMMU.PID                                    Premise(F392)
	S478= IMMU.PID=pid                                          Path(S374,S477)
	S479= IMMU.Addr={pid,addr+4}                                IMMU-Search(S478,S476)
	S480= IAddrReg.In={pid,addr+4}                              Path(S479,S462)
	S481= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S478,S476)
	S482= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S481,S412)
	S483= IAddrReg.Out=>IMem.RAddr                              Premise(F393)
	S484= IMem.RAddr={pid,addr}                                 Path(S380,S483)
	S485= IMem.Out={43,rS,rT,offset}                            IMem-Read(S484,S371)
	S486= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S484,S371)
	S487= ICache.WData=IMemGet8Word({pid,addr})                 Path(S486,S469)
	S488= ICacheReg.Out=>IRMux.CacheData                        Premise(F394)
	S489= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F395)
	S490= IMem.Out=>IRMux.MemData                               Premise(F396)
	S491= IRMux.MemData={43,rS,rT,offset}                       Path(S485,S490)
	S492= IRMux.Out={43,rS,rT,offset}                           IRMux-Select2(S491)
	S493= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F397)
	S494= IR_MEM.Out=>IR_DMMU1.In                               Premise(F398)
	S495= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F399)
	S496= IR_ID.Out=>IR_EX.In                                   Premise(F400)
	S497= IR_EX.In={43,rS,rT,offset}                            Path(S375,S496)
	S498= ICache.Out=>IR_ID.In                                  Premise(F401)
	S499= IRMux.Out=>IR_ID.In                                   Premise(F402)
	S500= IR_ID.In={43,rS,rT,offset}                            Path(S492,S499)
	S501= ICache.Out=>IR_IMMU.In                                Premise(F403)
	S502= IR_EX.Out=>IR_MEM.In                                  Premise(F404)
	S503= IR_DMMU2.Out=>IR_WB.In                                Premise(F405)
	S504= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F406)
	S505= GPR.Rdata2=>MemDataSelS.In                            Premise(F407)
	S506= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F408)
	S507= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F409)
	S508= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F410)
	S509= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F411)
	S510= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F412)
	S511= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F413)
	S512= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F414)
	S513= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F415)
	S514= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F416)
	S515= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F417)
	S516= IR_EX.Out31_26=>CU_EX.Op                              Premise(F418)
	S517= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F419)
	S518= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F420)
	S519= CU_ID.IRFunc1=rT                                      Path(S378,S518)
	S520= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F421)
	S521= CU_ID.IRFunc2=rS                                      Path(S377,S520)
	S522= IR_ID.Out31_26=>CU_ID.Op                              Premise(F422)
	S523= CU_ID.Op=43                                           Path(S376,S522)
	S524= CU_ID.Func=alu_add                                    CU_ID(S523)
	S525= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S523)
	S526= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F423)
	S527= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F424)
	S528= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F425)
	S529= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F426)
	S530= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F427)
	S531= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F428)
	S532= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F429)
	S533= IR_WB.Out31_26=>CU_WB.Op                              Premise(F430)
	S534= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F431)
	S535= CtrlA_EX=1                                            Premise(F432)
	S536= [A_EX]=FU(base)                                       A_EX-Write(S460,S535)
	S537= CtrlB_EX=1                                            Premise(F433)
	S538= [B_EX]={16{offset[15]},offset}                        B_EX-Write(S474,S537)
	S539= CtrlALUOut_MEM=0                                      Premise(F434)
	S540= CtrlALUOut_DMMU1=0                                    Premise(F435)
	S541= CtrlALUOut_DMMU2=0                                    Premise(F436)
	S542= CtrlALUOut_WB=0                                       Premise(F437)
	S543= CtrlA_MEM=0                                           Premise(F438)
	S544= CtrlA_WB=0                                            Premise(F439)
	S545= CtrlB_MEM=0                                           Premise(F440)
	S546= CtrlB_WB=0                                            Premise(F441)
	S547= CtrlICache=0                                          Premise(F442)
	S548= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S331,S547)
	S549= CtrlIMMU=0                                            Premise(F443)
	S550= CtrlDCache=0                                          Premise(F444)
	S551= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S552= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S553= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S554= CtrlDMMU=0                                            Premise(F445)
	S555= CtrlDAddrReg_DMMU1=0                                  Premise(F446)
	S556= CtrlDAddrReg_DMMU2=0                                  Premise(F447)
	S557= CtrlDAddrReg_MEM=0                                    Premise(F448)
	S558= CtrlDAddrReg_WB=0                                     Premise(F449)
	S559= CtrlDR_DMMU2=0                                        Premise(F450)
	S560= CtrlDR_MEM=0                                          Premise(F451)
	S561= CtrlASIDIn=0                                          Premise(F452)
	S562= CtrlCP0=0                                             Premise(F453)
	S563= CP0[ASID]=pid                                         CP0-Hold(S346,S562)
	S564= CtrlEPCIn=0                                           Premise(F454)
	S565= CtrlExCodeIn=0                                        Premise(F455)
	S566= CtrlDMem=0                                            Premise(F456)
	S567= CtrlDMem8Word=0                                       Premise(F457)
	S568= CtrlDR_DMMU1=0                                        Premise(F458)
	S569= CtrlDR_WB=0                                           Premise(F459)
	S570= CtrlIR_DMMU1=0                                        Premise(F460)
	S571= CtrlIR_DMMU2=0                                        Premise(F461)
	S572= CtrlIR_EX=1                                           Premise(F462)
	S573= [IR_EX]={43,rS,rT,offset}                             IR_EX-Write(S497,S572)
	S574= CtrlIR_ID=0                                           Premise(F463)
	S575= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S357,S574)
	S576= CtrlIR_IMMU=0                                         Premise(F464)
	S577= CtrlIR_MEM=0                                          Premise(F465)
	S578= CtrlIR_WB=0                                           Premise(F466)
	S579= CtrlGPR=0                                             Premise(F467)
	S580= GPR[rS]=base                                          GPR-Hold(S362,S579)
	S581= GPR[rT]=a                                             GPR-Hold(S363,S579)
	S582= CtrlIAddrReg=0                                        Premise(F468)
	S583= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S365,S582)
	S584= CtrlPC=0                                              Premise(F469)
	S585= CtrlPCInc=0                                           Premise(F470)
	S586= PC[CIA]=addr                                          PC-Hold(S369,S585)
	S587= PC[Out]=addr+4                                        PC-Hold(S368,S584,S585)
	S588= CtrlIMem=0                                            Premise(F471)
	S589= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S371,S588)
	S590= CtrlICacheReg=0                                       Premise(F472)
	S591= CtrlIRMux=0                                           Premise(F473)

EX	S592= A_EX.Out=FU(base)                                     A_EX-Out(S536)
	S593= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S536)
	S594= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S536)
	S595= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S538)
	S596= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S538)
	S597= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S538)
	S598= CP0.ASID=pid                                          CP0-Read-ASID(S563)
	S599= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S573)
	S600= IR_EX.Out31_26=43                                     IR_EX-Out(S573)
	S601= IR_EX.Out25_21=rS                                     IR_EX-Out(S573)
	S602= IR_EX.Out20_16=rT                                     IR_EX-Out(S573)
	S603= IR_EX.Out15_0=offset                                  IR_EX-Out(S573)
	S604= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S575)
	S605= IR_ID.Out31_26=43                                     IR-Out(S575)
	S606= IR_ID.Out25_21=rS                                     IR-Out(S575)
	S607= IR_ID.Out20_16=rT                                     IR-Out(S575)
	S608= IR_ID.Out15_0=offset                                  IR-Out(S575)
	S609= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S583)
	S610= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S583)
	S611= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S583)
	S612= PC.CIA=addr                                           PC-Out(S586)
	S613= PC.CIA31_28=addr[31:28]                               PC-Out(S586)
	S614= PC.Out=addr+4                                         PC-Out(S587)
	S615= A_EX.Out=>ALU.A                                       Premise(F474)
	S616= ALU.A=FU(base)                                        Path(S592,S615)
	S617= B_EX.Out=>ALU.B                                       Premise(F475)
	S618= ALU.B={16{offset[15]},offset}                         Path(S595,S617)
	S619= ALU.Func=6'b010010                                    Premise(F476)
	S620= ALU.Out=FU(base)+{16{offset[15]},offset}              ALU(S616,S618)
	S621= ALU.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]    ALU(S616,S618)
	S622= ALU.CMP=Compare0(FU(base)+{16{offset[15]},offset})    ALU(S616,S618)
	S623= ALU.OV=OverFlow(FU(base)+{16{offset[15]},offset})     ALU(S616,S618)
	S624= ALU.CA=Carry(FU(base)+{16{offset[15]},offset})        ALU(S616,S618)
	S625= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F477)
	S626= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F478)
	S627= ALU.Out=>ALUOut_MEM.In                                Premise(F479)
	S628= ALUOut_MEM.In=FU(base)+{16{offset[15]},offset}        Path(S620,S627)
	S629= FU.OutID1=>A_EX.In                                    Premise(F480)
	S630= IMMEXT.Out=>B_EX.In                                   Premise(F481)
	S631= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F482)
	S632= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F483)
	S633= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F484)
	S634= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F485)
	S635= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F486)
	S636= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F487)
	S637= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F488)
	S638= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F489)
	S639= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F490)
	S640= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F491)
	S641= FU.Bub_ID=>CU_ID.Bub                                  Premise(F492)
	S642= FU.Halt_ID=>CU_ID.Halt                                Premise(F493)
	S643= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F494)
	S644= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F495)
	S645= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F496)
	S646= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F497)
	S647= FU.Bub_IF=>CU_IF.Bub                                  Premise(F498)
	S648= FU.Halt_IF=>CU_IF.Halt                                Premise(F499)
	S649= ICache.Hit=>CU_IF.ICacheHit                           Premise(F500)
	S650= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F501)
	S651= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F502)
	S652= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F503)
	S653= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F504)
	S654= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F505)
	S655= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F506)
	S656= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F507)
	S657= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F508)
	S658= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F509)
	S659= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F510)
	S660= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F511)
	S661= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F512)
	S662= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F513)
	S663= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F514)
	S664= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F515)
	S665= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F516)
	S666= ALUOut_MEM.Out=>DCache.IEA                            Premise(F517)
	S667= DR_DMMU2.Out=>DCache.In                               Premise(F518)
	S668= DR_MEM.Out=>DCache.In                                 Premise(F519)
	S669= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F520)
	S670= CP0.ASID=>DMMU.PID                                    Premise(F521)
	S671= DMMU.PID=pid                                          Path(S598,S670)
	S672= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F522)
	S673= DR_DMMU2.Out=>DMem.WData                              Premise(F523)
	S674= DCache.Out=>DR_DMMU1.In                               Premise(F524)
	S675= DR_MEM.Out=>DR_DMMU1.In                               Premise(F525)
	S676= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F526)
	S677= MemDataSelS.Out=>DR_MEM.In                            Premise(F527)
	S678= DCache.Hit=>FU.DCacheHit                              Premise(F528)
	S679= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F529)
	S680= ICache.Hit=>FU.ICacheHit                              Premise(F530)
	S681= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F531)
	S682= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F532)
	S683= IR_EX.Out=>FU.IR_EX                                   Premise(F533)
	S684= FU.IR_EX={43,rS,rT,offset}                            Path(S599,S683)
	S685= IR_ID.Out=>FU.IR_ID                                   Premise(F534)
	S686= FU.IR_ID={43,rS,rT,offset}                            Path(S604,S685)
	S687= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F535)
	S688= IR_MEM.Out=>FU.IR_MEM                                 Premise(F536)
	S689= IR_WB.Out=>FU.IR_WB                                   Premise(F537)
	S690= FU.InEX_WReg=5'b00000                                 Premise(F538)
	S691= GPR.Rdata1=>FU.InID1                                  Premise(F539)
	S692= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F540)
	S693= FU.InID1_RReg=rS                                      Path(S606,S692)
	S694= IR_ID.Out25_21=>GPR.RReg1                             Premise(F541)
	S695= GPR.RReg1=rS                                          Path(S606,S694)
	S696= GPR.Rdata1=base                                       GPR-Read(S695,S580)
	S697= FU.InID1=base                                         Path(S696,S691)
	S698= FU.OutID1=FU(base)                                    FU-Forward(S697)
	S699= A_EX.In=FU(base)                                      Path(S698,S629)
	S700= IR_EX.Out25_21=>GPR.RReg2                             Premise(F542)
	S701= GPR.RReg2=rS                                          Path(S601,S700)
	S702= GPR.Rdata2=base                                       GPR-Read(S701,S580)
	S703= IMMU.Addr=>IAddrReg.In                                Premise(F543)
	S704= PC.Out=>ICache.IEA                                    Premise(F544)
	S705= ICache.IEA=addr+4                                     Path(S614,S704)
	S706= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S705)
	S707= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S706,S649)
	S708= FU.ICacheHit=ICacheHit(addr+4)                        Path(S706,S680)
	S709= PC.Out=>ICache.IEA                                    Premise(F545)
	S710= IMem.MEM8WordOut=>ICache.WData                        Premise(F546)
	S711= ICache.Out=>ICacheReg.In                              Premise(F547)
	S712= IR_ID.Out15_0=>IMMEXT.In                              Premise(F548)
	S713= IMMEXT.In=offset                                      Path(S608,S712)
	S714= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S713)
	S715= B_EX.In={16{offset[15]},offset}                       Path(S714,S630)
	S716= PC.Out=>IMMU.IEA                                      Premise(F549)
	S717= IMMU.IEA=addr+4                                       Path(S614,S716)
	S718= CP0.ASID=>IMMU.PID                                    Premise(F550)
	S719= IMMU.PID=pid                                          Path(S598,S718)
	S720= IMMU.Addr={pid,addr+4}                                IMMU-Search(S719,S717)
	S721= IAddrReg.In={pid,addr+4}                              Path(S720,S703)
	S722= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S719,S717)
	S723= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S722,S650)
	S724= IAddrReg.Out=>IMem.RAddr                              Premise(F551)
	S725= IMem.RAddr={pid,addr}                                 Path(S609,S724)
	S726= IMem.Out={43,rS,rT,offset}                            IMem-Read(S725,S589)
	S727= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S725,S589)
	S728= ICache.WData=IMemGet8Word({pid,addr})                 Path(S727,S710)
	S729= ICacheReg.Out=>IRMux.CacheData                        Premise(F552)
	S730= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F553)
	S731= IMem.Out=>IRMux.MemData                               Premise(F554)
	S732= IRMux.MemData={43,rS,rT,offset}                       Path(S726,S731)
	S733= IRMux.Out={43,rS,rT,offset}                           IRMux-Select2(S732)
	S734= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F555)
	S735= IR_MEM.Out=>IR_DMMU1.In                               Premise(F556)
	S736= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F557)
	S737= IR_ID.Out=>IR_EX.In                                   Premise(F558)
	S738= IR_EX.In={43,rS,rT,offset}                            Path(S604,S737)
	S739= ICache.Out=>IR_ID.In                                  Premise(F559)
	S740= IRMux.Out=>IR_ID.In                                   Premise(F560)
	S741= IR_ID.In={43,rS,rT,offset}                            Path(S733,S740)
	S742= ICache.Out=>IR_IMMU.In                                Premise(F561)
	S743= IR_EX.Out=>IR_MEM.In                                  Premise(F562)
	S744= IR_MEM.In={43,rS,rT,offset}                           Path(S599,S743)
	S745= IR_DMMU2.Out=>IR_WB.In                                Premise(F563)
	S746= ALU.Out1_0=>MemDataSelS.Addr                          Premise(F564)
	S747= MemDataSelS.Addr={FU(base)+{16{offset[15]},offset}}[1:0]Path(S621,S746)
	S748= MemDataSelS.Func=6'b010101                            Premise(F565)
	S749= GPR.Rdata2=>MemDataSelS.In                            Premise(F566)
	S750= MemDataSelS.In=base                                   Path(S702,S749)
	S751= MemDataSelS.Out=base                                  MemDataSelS(S750,S747)
	S752= DR_MEM.In=base                                        Path(S751,S677)
	S753= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F567)
	S754= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F568)
	S755= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F569)
	S756= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F570)
	S757= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F571)
	S758= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F572)
	S759= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F573)
	S760= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F574)
	S761= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F575)
	S762= CU_EX.IRFunc1=rT                                      Path(S602,S761)
	S763= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F576)
	S764= CU_EX.IRFunc2=rS                                      Path(S601,S763)
	S765= IR_EX.Out31_26=>CU_EX.Op                              Premise(F577)
	S766= CU_EX.Op=43                                           Path(S600,S765)
	S767= CU_EX.Func=alu_add                                    CU_EX(S766)
	S768= CU_EX.MemDataSelFunc=mds_lha                          CU_EX(S766)
	S769= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F578)
	S770= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F579)
	S771= CU_ID.IRFunc1=rT                                      Path(S607,S770)
	S772= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F580)
	S773= CU_ID.IRFunc2=rS                                      Path(S606,S772)
	S774= IR_ID.Out31_26=>CU_ID.Op                              Premise(F581)
	S775= CU_ID.Op=43                                           Path(S605,S774)
	S776= CU_ID.Func=alu_add                                    CU_ID(S775)
	S777= CU_ID.MemDataSelFunc=mds_lha                          CU_ID(S775)
	S778= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F582)
	S779= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F583)
	S780= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F584)
	S781= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F585)
	S782= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F586)
	S783= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F587)
	S784= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F588)
	S785= IR_WB.Out31_26=>CU_WB.Op                              Premise(F589)
	S786= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F590)
	S787= CtrlA_EX=0                                            Premise(F591)
	S788= [A_EX]=FU(base)                                       A_EX-Hold(S536,S787)
	S789= CtrlB_EX=0                                            Premise(F592)
	S790= [B_EX]={16{offset[15]},offset}                        B_EX-Hold(S538,S789)
	S791= CtrlALUOut_MEM=1                                      Premise(F593)
	S792= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}         ALUOut_MEM-Write(S628,S791)
	S793= CtrlALUOut_DMMU1=0                                    Premise(F594)
	S794= CtrlALUOut_DMMU2=0                                    Premise(F595)
	S795= CtrlALUOut_WB=0                                       Premise(F596)
	S796= CtrlA_MEM=0                                           Premise(F597)
	S797= CtrlA_WB=0                                            Premise(F598)
	S798= CtrlB_MEM=0                                           Premise(F599)
	S799= CtrlB_WB=0                                            Premise(F600)
	S800= CtrlICache=0                                          Premise(F601)
	S801= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S548,S800)
	S802= CtrlIMMU=0                                            Premise(F602)
	S803= CtrlDCache=0                                          Premise(F603)
	S804= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S805= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S806= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S807= CtrlDMMU=0                                            Premise(F604)
	S808= CtrlDAddrReg_DMMU1=0                                  Premise(F605)
	S809= CtrlDAddrReg_DMMU2=0                                  Premise(F606)
	S810= CtrlDAddrReg_MEM=0                                    Premise(F607)
	S811= CtrlDAddrReg_WB=0                                     Premise(F608)
	S812= CtrlDR_DMMU2=0                                        Premise(F609)
	S813= CtrlDR_MEM=1                                          Premise(F610)
	S814= [DR_MEM]=base                                         DR_MEM-Write(S752,S813)
	S815= CtrlASIDIn=0                                          Premise(F611)
	S816= CtrlCP0=0                                             Premise(F612)
	S817= CP0[ASID]=pid                                         CP0-Hold(S563,S816)
	S818= CtrlEPCIn=0                                           Premise(F613)
	S819= CtrlExCodeIn=0                                        Premise(F614)
	S820= CtrlDMem=0                                            Premise(F615)
	S821= CtrlDMem8Word=0                                       Premise(F616)
	S822= CtrlDR_DMMU1=0                                        Premise(F617)
	S823= CtrlDR_WB=0                                           Premise(F618)
	S824= CtrlIR_DMMU1=0                                        Premise(F619)
	S825= CtrlIR_DMMU2=0                                        Premise(F620)
	S826= CtrlIR_EX=0                                           Premise(F621)
	S827= [IR_EX]={43,rS,rT,offset}                             IR_EX-Hold(S573,S826)
	S828= CtrlIR_ID=0                                           Premise(F622)
	S829= [IR_ID]={43,rS,rT,offset}                             IR_ID-Hold(S575,S828)
	S830= CtrlIR_IMMU=0                                         Premise(F623)
	S831= CtrlIR_MEM=1                                          Premise(F624)
	S832= [IR_MEM]={43,rS,rT,offset}                            IR_MEM-Write(S744,S831)
	S833= CtrlIR_WB=0                                           Premise(F625)
	S834= CtrlGPR=0                                             Premise(F626)
	S835= GPR[rS]=base                                          GPR-Hold(S580,S834)
	S836= GPR[rT]=a                                             GPR-Hold(S581,S834)
	S837= CtrlIAddrReg=0                                        Premise(F627)
	S838= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S583,S837)
	S839= CtrlPC=0                                              Premise(F628)
	S840= CtrlPCInc=0                                           Premise(F629)
	S841= PC[CIA]=addr                                          PC-Hold(S586,S840)
	S842= PC[Out]=addr+4                                        PC-Hold(S587,S839,S840)
	S843= CtrlIMem=0                                            Premise(F630)
	S844= IMem[{pid,addr}]={43,rS,rT,offset}                    IMem-Hold(S589,S843)
	S845= CtrlICacheReg=0                                       Premise(F631)
	S846= CtrlIRMux=0                                           Premise(F632)

MEM	S847= A_EX.Out=FU(base)                                     A_EX-Out(S788)
	S848= A_EX.Out1_0={FU(base)}[1:0]                           A_EX-Out(S788)
	S849= A_EX.Out4_0={FU(base)}[4:0]                           A_EX-Out(S788)
	S850= B_EX.Out={16{offset[15]},offset}                      B_EX-Out(S790)
	S851= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]            B_EX-Out(S790)
	S852= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]            B_EX-Out(S790)
	S853= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}       ALUOut_MEM-Out(S792)
	S854= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S792)
	S855= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S792)
	S856= DR_MEM.Out=base                                       DR_MEM-Out(S814)
	S857= DR_MEM.Out1_0={base}[1:0]                             DR_MEM-Out(S814)
	S858= DR_MEM.Out4_0={base}[4:0]                             DR_MEM-Out(S814)
	S859= CP0.ASID=pid                                          CP0-Read-ASID(S817)
	S860= IR_EX.Out={43,rS,rT,offset}                           IR_EX-Out(S827)
	S861= IR_EX.Out31_26=43                                     IR_EX-Out(S827)
	S862= IR_EX.Out25_21=rS                                     IR_EX-Out(S827)
	S863= IR_EX.Out20_16=rT                                     IR_EX-Out(S827)
	S864= IR_EX.Out15_0=offset                                  IR_EX-Out(S827)
	S865= IR_ID.Out={43,rS,rT,offset}                           IR-Out(S829)
	S866= IR_ID.Out31_26=43                                     IR-Out(S829)
	S867= IR_ID.Out25_21=rS                                     IR-Out(S829)
	S868= IR_ID.Out20_16=rT                                     IR-Out(S829)
	S869= IR_ID.Out15_0=offset                                  IR-Out(S829)
	S870= IR_MEM.Out={43,rS,rT,offset}                          IR_MEM-Out(S832)
	S871= IR_MEM.Out31_26=43                                    IR_MEM-Out(S832)
	S872= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S832)
	S873= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S832)
	S874= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S832)
	S875= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S838)
	S876= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S838)
	S877= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S838)
	S878= PC.CIA=addr                                           PC-Out(S841)
	S879= PC.CIA31_28=addr[31:28]                               PC-Out(S841)
	S880= PC.Out=addr+4                                         PC-Out(S842)
	S881= A_EX.Out=>ALU.A                                       Premise(F633)
	S882= ALU.A=FU(base)                                        Path(S847,S881)
	S883= B_EX.Out=>ALU.B                                       Premise(F634)
	S884= ALU.B={16{offset[15]},offset}                         Path(S850,S883)
	S885= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F635)
	S886= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}      Path(S853,S885)
	S887= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F636)
	S888= ALU.Out=>ALUOut_MEM.In                                Premise(F637)
	S889= FU.OutID1=>A_EX.In                                    Premise(F638)
	S890= IMMEXT.Out=>B_EX.In                                   Premise(F639)
	S891= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F640)
	S892= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F641)
	S893= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F642)
	S894= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F643)
	S895= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F644)
	S896= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F645)
	S897= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F646)
	S898= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F647)
	S899= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F648)
	S900= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F649)
	S901= FU.Bub_ID=>CU_ID.Bub                                  Premise(F650)
	S902= FU.Halt_ID=>CU_ID.Halt                                Premise(F651)
	S903= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F652)
	S904= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F653)
	S905= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F654)
	S906= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F655)
	S907= FU.Bub_IF=>CU_IF.Bub                                  Premise(F656)
	S908= FU.Halt_IF=>CU_IF.Halt                                Premise(F657)
	S909= ICache.Hit=>CU_IF.ICacheHit                           Premise(F658)
	S910= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F659)
	S911= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F660)
	S912= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F661)
	S913= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F662)
	S914= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F663)
	S915= DCache.Hit=>CU_MEM.DCacheHit                          Premise(F664)
	S916= DMMU.Hit=>CU_MEM.DMMUHit                              Premise(F665)
	S917= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F666)
	S918= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F667)
	S919= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F668)
	S920= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F669)
	S921= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F670)
	S922= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F671)
	S923= DMMU.Addr=>DAddrReg_DMMU1.In                          Premise(F672)
	S924= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                 Premise(F673)
	S925= ALUOut_DMMU2.Out=>DCache.IEA                          Premise(F674)
	S926= ALUOut_MEM.Out=>DCache.IEA                            Premise(F675)
	S927= DCache.IEA=FU(base)+{16{offset[15]},offset}           Path(S853,S926)
	S928= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S927)
	S929= DCache.RLineEA=DCacheRLineEA()                        DCache-WriteBack()
	S930= DCache.RLineData=DCacheRLineData()                    DCache-WriteBack()
	S931= DCache.RLineDirty=DCacheRLineDirty()                  DCache-WriteBack()
	S932= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S928,S915)
	S933= DR_DMMU2.Out=>DCache.In                               Premise(F676)
	S934= DR_MEM.Out=>DCache.In                                 Premise(F677)
	S935= DCache.In=base                                        Path(S856,S934)
	S936= ALUOut_MEM.Out=>DMMU.IEA                              Premise(F678)
	S937= DMMU.IEA=FU(base)+{16{offset[15]},offset}             Path(S853,S936)
	S938= CP0.ASID=>DMMU.PID                                    Premise(F679)
	S939= DMMU.PID=pid                                          Path(S859,S938)
	S940= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}      DMMU-Search(S939,S937)
	S941= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S940,S923)
	S942= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S939,S937)
	S943= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S942,S916)
	S944= DAddrReg_DMMU2.Out=>DMem.WAddr                        Premise(F680)
	S945= DR_DMMU2.Out=>DMem.WData                              Premise(F681)
	S946= DCache.Out=>DR_DMMU1.In                               Premise(F682)
	S947= DR_MEM.Out=>DR_DMMU1.In                               Premise(F683)
	S948= DR_DMMU1.In=base                                      Path(S856,S947)
	S949= DR_DMMU1.Out=>DR_DMMU2.In                             Premise(F684)
	S950= MemDataSelS.Out=>DR_MEM.In                            Premise(F685)
	S951= DCache.Hit=>FU.DCacheHit                              Premise(F686)
	S952= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S928,S951)
	S953= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F687)
	S954= ICache.Hit=>FU.ICacheHit                              Premise(F688)
	S955= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F689)
	S956= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F690)
	S957= IR_EX.Out=>FU.IR_EX                                   Premise(F691)
	S958= FU.IR_EX={43,rS,rT,offset}                            Path(S860,S957)
	S959= IR_ID.Out=>FU.IR_ID                                   Premise(F692)
	S960= FU.IR_ID={43,rS,rT,offset}                            Path(S865,S959)
	S961= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F693)
	S962= IR_MEM.Out=>FU.IR_MEM                                 Premise(F694)
	S963= FU.IR_MEM={43,rS,rT,offset}                           Path(S870,S962)
	S964= IR_WB.Out=>FU.IR_WB                                   Premise(F695)
	S965= GPR.Rdata1=>FU.InID1                                  Premise(F696)
	S966= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F697)
	S967= FU.InID1_RReg=rS                                      Path(S867,S966)
	S968= FU.InMEM_WReg=5'b00000                                Premise(F698)
	S969= IR_ID.Out25_21=>GPR.RReg1                             Premise(F699)
	S970= GPR.RReg1=rS                                          Path(S867,S969)
	S971= GPR.Rdata1=base                                       GPR-Read(S970,S835)
	S972= FU.InID1=base                                         Path(S971,S965)
	S973= FU.OutID1=FU(base)                                    FU-Forward(S972)
	S974= A_EX.In=FU(base)                                      Path(S973,S889)
	S975= IR_EX.Out25_21=>GPR.RReg2                             Premise(F700)
	S976= GPR.RReg2=rS                                          Path(S862,S975)
	S977= GPR.Rdata2=base                                       GPR-Read(S976,S835)
	S978= IMMU.Addr=>IAddrReg.In                                Premise(F701)
	S979= PC.Out=>ICache.IEA                                    Premise(F702)
	S980= ICache.IEA=addr+4                                     Path(S880,S979)
	S981= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S980)
	S982= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S981,S909)
	S983= FU.ICacheHit=ICacheHit(addr+4)                        Path(S981,S954)
	S984= PC.Out=>ICache.IEA                                    Premise(F703)
	S985= IMem.MEM8WordOut=>ICache.WData                        Premise(F704)
	S986= ICache.Out=>ICacheReg.In                              Premise(F705)
	S987= IR_ID.Out15_0=>IMMEXT.In                              Premise(F706)
	S988= IMMEXT.In=offset                                      Path(S869,S987)
	S989= IMMEXT.Out={16{offset[15]},offset}                    IMMEXT(S988)
	S990= B_EX.In={16{offset[15]},offset}                       Path(S989,S890)
	S991= PC.Out=>IMMU.IEA                                      Premise(F707)
	S992= IMMU.IEA=addr+4                                       Path(S880,S991)
	S993= CP0.ASID=>IMMU.PID                                    Premise(F708)
	S994= IMMU.PID=pid                                          Path(S859,S993)
	S995= IMMU.Addr={pid,addr+4}                                IMMU-Search(S994,S992)
	S996= IAddrReg.In={pid,addr+4}                              Path(S995,S978)
	S997= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S994,S992)
	S998= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S997,S910)
	S999= IAddrReg.Out=>IMem.RAddr                              Premise(F709)
	S1000= IMem.RAddr={pid,addr}                                Path(S875,S999)
	S1001= IMem.Out={43,rS,rT,offset}                           IMem-Read(S1000,S844)
	S1002= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1000,S844)
	S1003= ICache.WData=IMemGet8Word({pid,addr})                Path(S1002,S985)
	S1004= ICacheReg.Out=>IRMux.CacheData                       Premise(F710)
	S1005= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F711)
	S1006= IMem.Out=>IRMux.MemData                              Premise(F712)
	S1007= IRMux.MemData={43,rS,rT,offset}                      Path(S1001,S1006)
	S1008= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S1007)
	S1009= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F713)
	S1010= IR_MEM.Out=>IR_DMMU1.In                              Premise(F714)
	S1011= IR_DMMU1.In={43,rS,rT,offset}                        Path(S870,S1010)
	S1012= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F715)
	S1013= IR_ID.Out=>IR_EX.In                                  Premise(F716)
	S1014= IR_EX.In={43,rS,rT,offset}                           Path(S865,S1013)
	S1015= ICache.Out=>IR_ID.In                                 Premise(F717)
	S1016= IRMux.Out=>IR_ID.In                                  Premise(F718)
	S1017= IR_ID.In={43,rS,rT,offset}                           Path(S1008,S1016)
	S1018= ICache.Out=>IR_IMMU.In                               Premise(F719)
	S1019= IR_EX.Out=>IR_MEM.In                                 Premise(F720)
	S1020= IR_MEM.In={43,rS,rT,offset}                          Path(S860,S1019)
	S1021= IR_DMMU2.Out=>IR_WB.In                               Premise(F721)
	S1022= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F722)
	S1023= GPR.Rdata2=>MemDataSelS.In                           Premise(F723)
	S1024= MemDataSelS.In=base                                  Path(S977,S1023)
	S1025= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F724)
	S1026= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F725)
	S1027= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F726)
	S1028= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F727)
	S1029= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F728)
	S1030= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F729)
	S1031= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F730)
	S1032= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F731)
	S1033= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F732)
	S1034= CU_EX.IRFunc1=rT                                     Path(S863,S1033)
	S1035= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F733)
	S1036= CU_EX.IRFunc2=rS                                     Path(S862,S1035)
	S1037= IR_EX.Out31_26=>CU_EX.Op                             Premise(F734)
	S1038= CU_EX.Op=43                                          Path(S861,S1037)
	S1039= CU_EX.Func=alu_add                                   CU_EX(S1038)
	S1040= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1038)
	S1041= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F735)
	S1042= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F736)
	S1043= CU_ID.IRFunc1=rT                                     Path(S868,S1042)
	S1044= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F737)
	S1045= CU_ID.IRFunc2=rS                                     Path(S867,S1044)
	S1046= IR_ID.Out31_26=>CU_ID.Op                             Premise(F738)
	S1047= CU_ID.Op=43                                          Path(S866,S1046)
	S1048= CU_ID.Func=alu_add                                   CU_ID(S1047)
	S1049= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1047)
	S1050= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F739)
	S1051= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F740)
	S1052= CU_MEM.IRFunc1=rT                                    Path(S873,S1051)
	S1053= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F741)
	S1054= CU_MEM.IRFunc2=rS                                    Path(S872,S1053)
	S1055= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F742)
	S1056= CU_MEM.Op=43                                         Path(S871,S1055)
	S1057= CU_MEM.Func=alu_add                                  CU_MEM(S1056)
	S1058= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1056)
	S1059= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F743)
	S1060= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F744)
	S1061= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F745)
	S1062= IR_WB.Out31_26=>CU_WB.Op                             Premise(F746)
	S1063= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F747)
	S1064= CtrlA_EX=0                                           Premise(F748)
	S1065= [A_EX]=FU(base)                                      A_EX-Hold(S788,S1064)
	S1066= CtrlB_EX=0                                           Premise(F749)
	S1067= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S790,S1066)
	S1068= CtrlALUOut_MEM=0                                     Premise(F750)
	S1069= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S792,S1068)
	S1070= CtrlALUOut_DMMU1=1                                   Premise(F751)
	S1071= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Write(S886,S1070)
	S1072= CtrlALUOut_DMMU2=0                                   Premise(F752)
	S1073= CtrlALUOut_WB=0                                      Premise(F753)
	S1074= CtrlA_MEM=0                                          Premise(F754)
	S1075= CtrlA_WB=0                                           Premise(F755)
	S1076= CtrlB_MEM=0                                          Premise(F756)
	S1077= CtrlB_WB=0                                           Premise(F757)
	S1078= CtrlICache=0                                         Premise(F758)
	S1079= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S801,S1078)
	S1080= CtrlIMMU=0                                           Premise(F759)
	S1081= CtrlDCache=0                                         Premise(F760)
	S1082= CtrlDMMU=0                                           Premise(F761)
	S1083= CtrlDAddrReg_DMMU1=1                                 Premise(F762)
	S1084= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Write(S941,S1083)
	S1085= CtrlDAddrReg_DMMU2=0                                 Premise(F763)
	S1086= CtrlDAddrReg_MEM=0                                   Premise(F764)
	S1087= CtrlDAddrReg_WB=0                                    Premise(F765)
	S1088= CtrlDR_DMMU2=0                                       Premise(F766)
	S1089= CtrlDR_MEM=0                                         Premise(F767)
	S1090= [DR_MEM]=base                                        DR_MEM-Hold(S814,S1089)
	S1091= CtrlASIDIn=0                                         Premise(F768)
	S1092= CtrlCP0=0                                            Premise(F769)
	S1093= CP0[ASID]=pid                                        CP0-Hold(S817,S1092)
	S1094= CtrlEPCIn=0                                          Premise(F770)
	S1095= CtrlExCodeIn=0                                       Premise(F771)
	S1096= CtrlDMem=0                                           Premise(F772)
	S1097= CtrlDMem8Word=0                                      Premise(F773)
	S1098= CtrlDR_DMMU1=1                                       Premise(F774)
	S1099= [DR_DMMU1]=base                                      DR_DMMU1-Write(S948,S1098)
	S1100= CtrlDR_WB=0                                          Premise(F775)
	S1101= CtrlIR_DMMU1=1                                       Premise(F776)
	S1102= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Write(S1011,S1101)
	S1103= CtrlIR_DMMU2=0                                       Premise(F777)
	S1104= CtrlIR_EX=0                                          Premise(F778)
	S1105= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S827,S1104)
	S1106= CtrlIR_ID=0                                          Premise(F779)
	S1107= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S829,S1106)
	S1108= CtrlIR_IMMU=0                                        Premise(F780)
	S1109= CtrlIR_MEM=0                                         Premise(F781)
	S1110= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S832,S1109)
	S1111= CtrlIR_WB=0                                          Premise(F782)
	S1112= CtrlGPR=0                                            Premise(F783)
	S1113= GPR[rS]=base                                         GPR-Hold(S835,S1112)
	S1114= GPR[rT]=a                                            GPR-Hold(S836,S1112)
	S1115= CtrlIAddrReg=0                                       Premise(F784)
	S1116= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S838,S1115)
	S1117= CtrlPC=0                                             Premise(F785)
	S1118= CtrlPCInc=0                                          Premise(F786)
	S1119= PC[CIA]=addr                                         PC-Hold(S841,S1118)
	S1120= PC[Out]=addr+4                                       PC-Hold(S842,S1117,S1118)
	S1121= CtrlIMem=0                                           Premise(F787)
	S1122= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S844,S1121)
	S1123= CtrlICacheReg=0                                      Premise(F788)
	S1124= CtrlIRMux=0                                          Premise(F789)

DMMU1	S1125= A_EX.Out=FU(base)                                    A_EX-Out(S1065)
	S1126= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1065)
	S1127= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1065)
	S1128= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1067)
	S1129= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1067)
	S1130= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1067)
	S1131= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1069)
	S1132= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1069)
	S1133= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1069)
	S1134= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1071)
	S1135= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1071)
	S1136= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1071)
	S1137= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1084)
	S1138= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1084)
	S1139= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1084)
	S1140= DR_MEM.Out=base                                      DR_MEM-Out(S1090)
	S1141= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1090)
	S1142= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1090)
	S1143= CP0.ASID=pid                                         CP0-Read-ASID(S1093)
	S1144= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1099)
	S1145= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1099)
	S1146= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1099)
	S1147= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1102)
	S1148= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1102)
	S1149= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1102)
	S1150= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1102)
	S1151= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1102)
	S1152= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1105)
	S1153= IR_EX.Out31_26=43                                    IR_EX-Out(S1105)
	S1154= IR_EX.Out25_21=rS                                    IR_EX-Out(S1105)
	S1155= IR_EX.Out20_16=rT                                    IR_EX-Out(S1105)
	S1156= IR_EX.Out15_0=offset                                 IR_EX-Out(S1105)
	S1157= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1107)
	S1158= IR_ID.Out31_26=43                                    IR-Out(S1107)
	S1159= IR_ID.Out25_21=rS                                    IR-Out(S1107)
	S1160= IR_ID.Out20_16=rT                                    IR-Out(S1107)
	S1161= IR_ID.Out15_0=offset                                 IR-Out(S1107)
	S1162= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1110)
	S1163= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1110)
	S1164= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1110)
	S1165= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1110)
	S1166= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1110)
	S1167= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1116)
	S1168= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1116)
	S1169= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1116)
	S1170= PC.CIA=addr                                          PC-Out(S1119)
	S1171= PC.CIA31_28=addr[31:28]                              PC-Out(S1119)
	S1172= PC.Out=addr+4                                        PC-Out(S1120)
	S1173= A_EX.Out=>ALU.A                                      Premise(F790)
	S1174= ALU.A=FU(base)                                       Path(S1125,S1173)
	S1175= B_EX.Out=>ALU.B                                      Premise(F791)
	S1176= ALU.B={16{offset[15]},offset}                        Path(S1128,S1175)
	S1177= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F792)
	S1178= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1131,S1177)
	S1179= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F793)
	S1180= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1134,S1179)
	S1181= ALU.Out=>ALUOut_MEM.In                               Premise(F794)
	S1182= FU.OutID1=>A_EX.In                                   Premise(F795)
	S1183= IMMEXT.Out=>B_EX.In                                  Premise(F796)
	S1184= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F797)
	S1185= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F798)
	S1186= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F799)
	S1187= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F800)
	S1188= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F801)
	S1189= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F802)
	S1190= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F803)
	S1191= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F804)
	S1192= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F805)
	S1193= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F806)
	S1194= FU.Bub_ID=>CU_ID.Bub                                 Premise(F807)
	S1195= FU.Halt_ID=>CU_ID.Halt                               Premise(F808)
	S1196= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F809)
	S1197= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F810)
	S1198= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F811)
	S1199= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F812)
	S1200= FU.Bub_IF=>CU_IF.Bub                                 Premise(F813)
	S1201= FU.Halt_IF=>CU_IF.Halt                               Premise(F814)
	S1202= ICache.Hit=>CU_IF.ICacheHit                          Premise(F815)
	S1203= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F816)
	S1204= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F817)
	S1205= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F818)
	S1206= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F819)
	S1207= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F820)
	S1208= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F821)
	S1209= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F822)
	S1210= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F823)
	S1211= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F824)
	S1212= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F825)
	S1213= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F826)
	S1214= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F827)
	S1215= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F828)
	S1216= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F829)
	S1217= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F830)
	S1218= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1137,S1217)
	S1219= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F831)
	S1220= ALUOut_MEM.Out=>DCache.IEA                           Premise(F832)
	S1221= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1131,S1220)
	S1222= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1221)
	S1223= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1224= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1225= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1226= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1222,S1208)
	S1227= DR_DMMU2.Out=>DCache.In                              Premise(F833)
	S1228= DR_MEM.Out=>DCache.In                                Premise(F834)
	S1229= DCache.In=base                                       Path(S1140,S1228)
	S1230= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F835)
	S1231= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1131,S1230)
	S1232= CP0.ASID=>DMMU.PID                                   Premise(F836)
	S1233= DMMU.PID=pid                                         Path(S1143,S1232)
	S1234= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1233,S1231)
	S1235= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1234,S1216)
	S1236= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1233,S1231)
	S1237= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1236,S1209)
	S1238= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F837)
	S1239= DR_DMMU2.Out=>DMem.WData                             Premise(F838)
	S1240= DCache.Out=>DR_DMMU1.In                              Premise(F839)
	S1241= DR_MEM.Out=>DR_DMMU1.In                              Premise(F840)
	S1242= DR_DMMU1.In=base                                     Path(S1140,S1241)
	S1243= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F841)
	S1244= DR_DMMU2.In=base                                     Path(S1144,S1243)
	S1245= MemDataSelS.Out=>DR_MEM.In                           Premise(F842)
	S1246= DCache.Hit=>FU.DCacheHit                             Premise(F843)
	S1247= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1222,S1246)
	S1248= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F844)
	S1249= ICache.Hit=>FU.ICacheHit                             Premise(F845)
	S1250= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F846)
	S1251= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1147,S1250)
	S1252= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F847)
	S1253= IR_EX.Out=>FU.IR_EX                                  Premise(F848)
	S1254= FU.IR_EX={43,rS,rT,offset}                           Path(S1152,S1253)
	S1255= IR_ID.Out=>FU.IR_ID                                  Premise(F849)
	S1256= FU.IR_ID={43,rS,rT,offset}                           Path(S1157,S1255)
	S1257= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F850)
	S1258= IR_MEM.Out=>FU.IR_MEM                                Premise(F851)
	S1259= FU.IR_MEM={43,rS,rT,offset}                          Path(S1162,S1258)
	S1260= IR_WB.Out=>FU.IR_WB                                  Premise(F852)
	S1261= FU.InDMMU1_WReg=5'b00000                             Premise(F853)
	S1262= GPR.Rdata1=>FU.InID1                                 Premise(F854)
	S1263= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F855)
	S1264= FU.InID1_RReg=rS                                     Path(S1159,S1263)
	S1265= IR_ID.Out25_21=>GPR.RReg1                            Premise(F856)
	S1266= GPR.RReg1=rS                                         Path(S1159,S1265)
	S1267= GPR.Rdata1=base                                      GPR-Read(S1266,S1113)
	S1268= FU.InID1=base                                        Path(S1267,S1262)
	S1269= FU.OutID1=FU(base)                                   FU-Forward(S1268)
	S1270= A_EX.In=FU(base)                                     Path(S1269,S1182)
	S1271= IR_EX.Out25_21=>GPR.RReg2                            Premise(F857)
	S1272= GPR.RReg2=rS                                         Path(S1154,S1271)
	S1273= GPR.Rdata2=base                                      GPR-Read(S1272,S1113)
	S1274= IMMU.Addr=>IAddrReg.In                               Premise(F858)
	S1275= PC.Out=>ICache.IEA                                   Premise(F859)
	S1276= ICache.IEA=addr+4                                    Path(S1172,S1275)
	S1277= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1276)
	S1278= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1277,S1202)
	S1279= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1277,S1249)
	S1280= PC.Out=>ICache.IEA                                   Premise(F860)
	S1281= IMem.MEM8WordOut=>ICache.WData                       Premise(F861)
	S1282= ICache.Out=>ICacheReg.In                             Premise(F862)
	S1283= IR_ID.Out15_0=>IMMEXT.In                             Premise(F863)
	S1284= IMMEXT.In=offset                                     Path(S1161,S1283)
	S1285= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1284)
	S1286= B_EX.In={16{offset[15]},offset}                      Path(S1285,S1183)
	S1287= PC.Out=>IMMU.IEA                                     Premise(F864)
	S1288= IMMU.IEA=addr+4                                      Path(S1172,S1287)
	S1289= CP0.ASID=>IMMU.PID                                   Premise(F865)
	S1290= IMMU.PID=pid                                         Path(S1143,S1289)
	S1291= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1290,S1288)
	S1292= IAddrReg.In={pid,addr+4}                             Path(S1291,S1274)
	S1293= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1290,S1288)
	S1294= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1293,S1203)
	S1295= IAddrReg.Out=>IMem.RAddr                             Premise(F866)
	S1296= IMem.RAddr={pid,addr}                                Path(S1167,S1295)
	S1297= IMem.Out={43,rS,rT,offset}                           IMem-Read(S1296,S1122)
	S1298= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1296,S1122)
	S1299= ICache.WData=IMemGet8Word({pid,addr})                Path(S1298,S1281)
	S1300= ICacheReg.Out=>IRMux.CacheData                       Premise(F867)
	S1301= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F868)
	S1302= IMem.Out=>IRMux.MemData                              Premise(F869)
	S1303= IRMux.MemData={43,rS,rT,offset}                      Path(S1297,S1302)
	S1304= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S1303)
	S1305= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F870)
	S1306= IR_MEM.Out=>IR_DMMU1.In                              Premise(F871)
	S1307= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1162,S1306)
	S1308= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F872)
	S1309= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1147,S1308)
	S1310= IR_ID.Out=>IR_EX.In                                  Premise(F873)
	S1311= IR_EX.In={43,rS,rT,offset}                           Path(S1157,S1310)
	S1312= ICache.Out=>IR_ID.In                                 Premise(F874)
	S1313= IRMux.Out=>IR_ID.In                                  Premise(F875)
	S1314= IR_ID.In={43,rS,rT,offset}                           Path(S1304,S1313)
	S1315= ICache.Out=>IR_IMMU.In                               Premise(F876)
	S1316= IR_EX.Out=>IR_MEM.In                                 Premise(F877)
	S1317= IR_MEM.In={43,rS,rT,offset}                          Path(S1152,S1316)
	S1318= IR_DMMU2.Out=>IR_WB.In                               Premise(F878)
	S1319= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F879)
	S1320= GPR.Rdata2=>MemDataSelS.In                           Premise(F880)
	S1321= MemDataSelS.In=base                                  Path(S1273,S1320)
	S1322= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F881)
	S1323= CU_DMMU1.IRFunc1=rT                                  Path(S1150,S1322)
	S1324= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F882)
	S1325= CU_DMMU1.IRFunc2=rS                                  Path(S1149,S1324)
	S1326= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F883)
	S1327= CU_DMMU1.Op=43                                       Path(S1148,S1326)
	S1328= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1327)
	S1329= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1327)
	S1330= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F884)
	S1331= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F885)
	S1332= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F886)
	S1333= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F887)
	S1334= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F888)
	S1335= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F889)
	S1336= CU_EX.IRFunc1=rT                                     Path(S1155,S1335)
	S1337= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F890)
	S1338= CU_EX.IRFunc2=rS                                     Path(S1154,S1337)
	S1339= IR_EX.Out31_26=>CU_EX.Op                             Premise(F891)
	S1340= CU_EX.Op=43                                          Path(S1153,S1339)
	S1341= CU_EX.Func=alu_add                                   CU_EX(S1340)
	S1342= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1340)
	S1343= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F892)
	S1344= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F893)
	S1345= CU_ID.IRFunc1=rT                                     Path(S1160,S1344)
	S1346= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F894)
	S1347= CU_ID.IRFunc2=rS                                     Path(S1159,S1346)
	S1348= IR_ID.Out31_26=>CU_ID.Op                             Premise(F895)
	S1349= CU_ID.Op=43                                          Path(S1158,S1348)
	S1350= CU_ID.Func=alu_add                                   CU_ID(S1349)
	S1351= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1349)
	S1352= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F896)
	S1353= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F897)
	S1354= CU_MEM.IRFunc1=rT                                    Path(S1165,S1353)
	S1355= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F898)
	S1356= CU_MEM.IRFunc2=rS                                    Path(S1164,S1355)
	S1357= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F899)
	S1358= CU_MEM.Op=43                                         Path(S1163,S1357)
	S1359= CU_MEM.Func=alu_add                                  CU_MEM(S1358)
	S1360= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1358)
	S1361= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F900)
	S1362= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F901)
	S1363= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F902)
	S1364= IR_WB.Out31_26=>CU_WB.Op                             Premise(F903)
	S1365= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F904)
	S1366= CtrlA_EX=0                                           Premise(F905)
	S1367= [A_EX]=FU(base)                                      A_EX-Hold(S1065,S1366)
	S1368= CtrlB_EX=0                                           Premise(F906)
	S1369= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1067,S1368)
	S1370= CtrlALUOut_MEM=0                                     Premise(F907)
	S1371= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1069,S1370)
	S1372= CtrlALUOut_DMMU1=0                                   Premise(F908)
	S1373= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1071,S1372)
	S1374= CtrlALUOut_DMMU2=1                                   Premise(F909)
	S1375= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Write(S1180,S1374)
	S1376= CtrlALUOut_WB=0                                      Premise(F910)
	S1377= CtrlA_MEM=0                                          Premise(F911)
	S1378= CtrlA_WB=0                                           Premise(F912)
	S1379= CtrlB_MEM=0                                          Premise(F913)
	S1380= CtrlB_WB=0                                           Premise(F914)
	S1381= CtrlICache=0                                         Premise(F915)
	S1382= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1079,S1381)
	S1383= CtrlIMMU=0                                           Premise(F916)
	S1384= CtrlDCache=0                                         Premise(F917)
	S1385= CtrlDMMU=0                                           Premise(F918)
	S1386= CtrlDAddrReg_DMMU1=0                                 Premise(F919)
	S1387= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1084,S1386)
	S1388= CtrlDAddrReg_DMMU2=1                                 Premise(F920)
	S1389= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Write(S1218,S1388)
	S1390= CtrlDAddrReg_MEM=0                                   Premise(F921)
	S1391= CtrlDAddrReg_WB=0                                    Premise(F922)
	S1392= CtrlDR_DMMU2=1                                       Premise(F923)
	S1393= [DR_DMMU2]=base                                      DR_DMMU2-Write(S1244,S1392)
	S1394= CtrlDR_MEM=0                                         Premise(F924)
	S1395= [DR_MEM]=base                                        DR_MEM-Hold(S1090,S1394)
	S1396= CtrlASIDIn=0                                         Premise(F925)
	S1397= CtrlCP0=0                                            Premise(F926)
	S1398= CP0[ASID]=pid                                        CP0-Hold(S1093,S1397)
	S1399= CtrlEPCIn=0                                          Premise(F927)
	S1400= CtrlExCodeIn=0                                       Premise(F928)
	S1401= CtrlDMem=0                                           Premise(F929)
	S1402= CtrlDMem8Word=0                                      Premise(F930)
	S1403= CtrlDR_DMMU1=0                                       Premise(F931)
	S1404= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1099,S1403)
	S1405= CtrlDR_WB=0                                          Premise(F932)
	S1406= CtrlIR_DMMU1=0                                       Premise(F933)
	S1407= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1102,S1406)
	S1408= CtrlIR_DMMU2=1                                       Premise(F934)
	S1409= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Write(S1309,S1408)
	S1410= CtrlIR_EX=0                                          Premise(F935)
	S1411= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1105,S1410)
	S1412= CtrlIR_ID=0                                          Premise(F936)
	S1413= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1107,S1412)
	S1414= CtrlIR_IMMU=0                                        Premise(F937)
	S1415= CtrlIR_MEM=0                                         Premise(F938)
	S1416= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1110,S1415)
	S1417= CtrlIR_WB=0                                          Premise(F939)
	S1418= CtrlGPR=0                                            Premise(F940)
	S1419= GPR[rS]=base                                         GPR-Hold(S1113,S1418)
	S1420= GPR[rT]=a                                            GPR-Hold(S1114,S1418)
	S1421= CtrlIAddrReg=0                                       Premise(F941)
	S1422= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1116,S1421)
	S1423= CtrlPC=0                                             Premise(F942)
	S1424= CtrlPCInc=0                                          Premise(F943)
	S1425= PC[CIA]=addr                                         PC-Hold(S1119,S1424)
	S1426= PC[Out]=addr+4                                       PC-Hold(S1120,S1423,S1424)
	S1427= CtrlIMem=0                                           Premise(F944)
	S1428= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1122,S1427)
	S1429= CtrlICacheReg=0                                      Premise(F945)
	S1430= CtrlIRMux=0                                          Premise(F946)

DMMU2	S1431= A_EX.Out=FU(base)                                    A_EX-Out(S1367)
	S1432= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1367)
	S1433= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1367)
	S1434= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1369)
	S1435= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1369)
	S1436= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1369)
	S1437= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1371)
	S1438= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1371)
	S1439= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1371)
	S1440= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1373)
	S1441= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1373)
	S1442= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1373)
	S1443= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1375)
	S1444= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1375)
	S1445= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1375)
	S1446= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1387)
	S1447= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1387)
	S1448= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1387)
	S1449= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1389)
	S1450= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1389)
	S1451= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1389)
	S1452= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1393)
	S1453= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1393)
	S1454= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1393)
	S1455= DR_MEM.Out=base                                      DR_MEM-Out(S1395)
	S1456= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1395)
	S1457= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1395)
	S1458= CP0.ASID=pid                                         CP0-Read-ASID(S1398)
	S1459= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1404)
	S1460= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1404)
	S1461= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1404)
	S1462= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1407)
	S1463= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1407)
	S1464= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1407)
	S1465= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1407)
	S1466= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1407)
	S1467= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1409)
	S1468= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1409)
	S1469= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1409)
	S1470= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1409)
	S1471= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1409)
	S1472= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1411)
	S1473= IR_EX.Out31_26=43                                    IR_EX-Out(S1411)
	S1474= IR_EX.Out25_21=rS                                    IR_EX-Out(S1411)
	S1475= IR_EX.Out20_16=rT                                    IR_EX-Out(S1411)
	S1476= IR_EX.Out15_0=offset                                 IR_EX-Out(S1411)
	S1477= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1413)
	S1478= IR_ID.Out31_26=43                                    IR-Out(S1413)
	S1479= IR_ID.Out25_21=rS                                    IR-Out(S1413)
	S1480= IR_ID.Out20_16=rT                                    IR-Out(S1413)
	S1481= IR_ID.Out15_0=offset                                 IR-Out(S1413)
	S1482= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1416)
	S1483= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1416)
	S1484= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1416)
	S1485= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1416)
	S1486= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1416)
	S1487= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1422)
	S1488= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1422)
	S1489= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1422)
	S1490= PC.CIA=addr                                          PC-Out(S1425)
	S1491= PC.CIA31_28=addr[31:28]                              PC-Out(S1425)
	S1492= PC.Out=addr+4                                        PC-Out(S1426)
	S1493= A_EX.Out=>ALU.A                                      Premise(F947)
	S1494= ALU.A=FU(base)                                       Path(S1431,S1493)
	S1495= B_EX.Out=>ALU.B                                      Premise(F948)
	S1496= ALU.B={16{offset[15]},offset}                        Path(S1434,S1495)
	S1497= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F949)
	S1498= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1437,S1497)
	S1499= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F950)
	S1500= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1440,S1499)
	S1501= ALU.Out=>ALUOut_MEM.In                               Premise(F951)
	S1502= FU.OutID1=>A_EX.In                                   Premise(F952)
	S1503= IMMEXT.Out=>B_EX.In                                  Premise(F953)
	S1504= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F954)
	S1505= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F955)
	S1506= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F956)
	S1507= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F957)
	S1508= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F958)
	S1509= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F959)
	S1510= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F960)
	S1511= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F961)
	S1512= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F962)
	S1513= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F963)
	S1514= FU.Bub_ID=>CU_ID.Bub                                 Premise(F964)
	S1515= FU.Halt_ID=>CU_ID.Halt                               Premise(F965)
	S1516= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F966)
	S1517= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F967)
	S1518= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F968)
	S1519= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F969)
	S1520= FU.Bub_IF=>CU_IF.Bub                                 Premise(F970)
	S1521= FU.Halt_IF=>CU_IF.Halt                               Premise(F971)
	S1522= ICache.Hit=>CU_IF.ICacheHit                          Premise(F972)
	S1523= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F973)
	S1524= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F974)
	S1525= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F975)
	S1526= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F976)
	S1527= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F977)
	S1528= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F978)
	S1529= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F979)
	S1530= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F980)
	S1531= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F981)
	S1532= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F982)
	S1533= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F983)
	S1534= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F984)
	S1535= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F985)
	S1536= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F986)
	S1537= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F987)
	S1538= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1446,S1537)
	S1539= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F988)
	S1540= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1443,S1539)
	S1541= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1540)
	S1542= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1543= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1544= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1545= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1541,S1528)
	S1546= ALUOut_MEM.Out=>DCache.IEA                           Premise(F989)
	S1547= DR_DMMU2.Out=>DCache.In                              Premise(F990)
	S1548= DCache.In=base                                       Path(S1452,S1547)
	S1549= DR_MEM.Out=>DCache.In                                Premise(F991)
	S1550= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F992)
	S1551= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1437,S1550)
	S1552= CP0.ASID=>DMMU.PID                                   Premise(F993)
	S1553= DMMU.PID=pid                                         Path(S1458,S1552)
	S1554= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1553,S1551)
	S1555= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1554,S1536)
	S1556= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1553,S1551)
	S1557= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1556,S1529)
	S1558= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F994)
	S1559= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1449,S1558)
	S1560= DR_DMMU2.Out=>DMem.WData                             Premise(F995)
	S1561= DMem.WData=base                                      Path(S1452,S1560)
	S1562= DCache.Out=>DR_DMMU1.In                              Premise(F996)
	S1563= DR_MEM.Out=>DR_DMMU1.In                              Premise(F997)
	S1564= DR_DMMU1.In=base                                     Path(S1455,S1563)
	S1565= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F998)
	S1566= DR_DMMU2.In=base                                     Path(S1459,S1565)
	S1567= MemDataSelS.Out=>DR_MEM.In                           Premise(F999)
	S1568= DCache.Hit=>FU.DCacheHit                             Premise(F1000)
	S1569= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1541,S1568)
	S1570= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1001)
	S1571= ICache.Hit=>FU.ICacheHit                             Premise(F1002)
	S1572= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1003)
	S1573= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1462,S1572)
	S1574= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1004)
	S1575= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1467,S1574)
	S1576= IR_EX.Out=>FU.IR_EX                                  Premise(F1005)
	S1577= FU.IR_EX={43,rS,rT,offset}                           Path(S1472,S1576)
	S1578= IR_ID.Out=>FU.IR_ID                                  Premise(F1006)
	S1579= FU.IR_ID={43,rS,rT,offset}                           Path(S1477,S1578)
	S1580= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1007)
	S1581= IR_MEM.Out=>FU.IR_MEM                                Premise(F1008)
	S1582= FU.IR_MEM={43,rS,rT,offset}                          Path(S1482,S1581)
	S1583= IR_WB.Out=>FU.IR_WB                                  Premise(F1009)
	S1584= FU.InDMMU2_WReg=5'b00000                             Premise(F1010)
	S1585= GPR.Rdata1=>FU.InID1                                 Premise(F1011)
	S1586= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1012)
	S1587= FU.InID1_RReg=rS                                     Path(S1479,S1586)
	S1588= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1013)
	S1589= GPR.RReg1=rS                                         Path(S1479,S1588)
	S1590= GPR.Rdata1=base                                      GPR-Read(S1589,S1419)
	S1591= FU.InID1=base                                        Path(S1590,S1585)
	S1592= FU.OutID1=FU(base)                                   FU-Forward(S1591)
	S1593= A_EX.In=FU(base)                                     Path(S1592,S1502)
	S1594= IR_EX.Out25_21=>GPR.RReg2                            Premise(F1014)
	S1595= GPR.RReg2=rS                                         Path(S1474,S1594)
	S1596= GPR.Rdata2=base                                      GPR-Read(S1595,S1419)
	S1597= IMMU.Addr=>IAddrReg.In                               Premise(F1015)
	S1598= PC.Out=>ICache.IEA                                   Premise(F1016)
	S1599= ICache.IEA=addr+4                                    Path(S1492,S1598)
	S1600= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1599)
	S1601= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1600,S1522)
	S1602= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1600,S1571)
	S1603= PC.Out=>ICache.IEA                                   Premise(F1017)
	S1604= IMem.MEM8WordOut=>ICache.WData                       Premise(F1018)
	S1605= ICache.Out=>ICacheReg.In                             Premise(F1019)
	S1606= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1020)
	S1607= IMMEXT.In=offset                                     Path(S1481,S1606)
	S1608= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1607)
	S1609= B_EX.In={16{offset[15]},offset}                      Path(S1608,S1503)
	S1610= PC.Out=>IMMU.IEA                                     Premise(F1021)
	S1611= IMMU.IEA=addr+4                                      Path(S1492,S1610)
	S1612= CP0.ASID=>IMMU.PID                                   Premise(F1022)
	S1613= IMMU.PID=pid                                         Path(S1458,S1612)
	S1614= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1613,S1611)
	S1615= IAddrReg.In={pid,addr+4}                             Path(S1614,S1597)
	S1616= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1613,S1611)
	S1617= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1616,S1523)
	S1618= IAddrReg.Out=>IMem.RAddr                             Premise(F1023)
	S1619= IMem.RAddr={pid,addr}                                Path(S1487,S1618)
	S1620= IMem.Out={43,rS,rT,offset}                           IMem-Read(S1619,S1428)
	S1621= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1619,S1428)
	S1622= ICache.WData=IMemGet8Word({pid,addr})                Path(S1621,S1604)
	S1623= ICacheReg.Out=>IRMux.CacheData                       Premise(F1024)
	S1624= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1025)
	S1625= IMem.Out=>IRMux.MemData                              Premise(F1026)
	S1626= IRMux.MemData={43,rS,rT,offset}                      Path(S1620,S1625)
	S1627= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S1626)
	S1628= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1027)
	S1629= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1028)
	S1630= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1482,S1629)
	S1631= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1029)
	S1632= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1462,S1631)
	S1633= IR_ID.Out=>IR_EX.In                                  Premise(F1030)
	S1634= IR_EX.In={43,rS,rT,offset}                           Path(S1477,S1633)
	S1635= ICache.Out=>IR_ID.In                                 Premise(F1031)
	S1636= IRMux.Out=>IR_ID.In                                  Premise(F1032)
	S1637= IR_ID.In={43,rS,rT,offset}                           Path(S1627,S1636)
	S1638= ICache.Out=>IR_IMMU.In                               Premise(F1033)
	S1639= IR_EX.Out=>IR_MEM.In                                 Premise(F1034)
	S1640= IR_MEM.In={43,rS,rT,offset}                          Path(S1472,S1639)
	S1641= IR_DMMU2.Out=>IR_WB.In                               Premise(F1035)
	S1642= IR_WB.In={43,rS,rT,offset}                           Path(S1467,S1641)
	S1643= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F1036)
	S1644= GPR.Rdata2=>MemDataSelS.In                           Premise(F1037)
	S1645= MemDataSelS.In=base                                  Path(S1596,S1644)
	S1646= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1038)
	S1647= CU_DMMU1.IRFunc1=rT                                  Path(S1465,S1646)
	S1648= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1039)
	S1649= CU_DMMU1.IRFunc2=rS                                  Path(S1464,S1648)
	S1650= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1040)
	S1651= CU_DMMU1.Op=43                                       Path(S1463,S1650)
	S1652= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1651)
	S1653= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1651)
	S1654= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1041)
	S1655= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1042)
	S1656= CU_DMMU2.IRFunc1=rT                                  Path(S1470,S1655)
	S1657= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1043)
	S1658= CU_DMMU2.IRFunc2=rS                                  Path(S1469,S1657)
	S1659= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1044)
	S1660= CU_DMMU2.Op=43                                       Path(S1468,S1659)
	S1661= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1660)
	S1662= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S1660)
	S1663= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1045)
	S1664= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1046)
	S1665= CU_EX.IRFunc1=rT                                     Path(S1475,S1664)
	S1666= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1047)
	S1667= CU_EX.IRFunc2=rS                                     Path(S1474,S1666)
	S1668= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1048)
	S1669= CU_EX.Op=43                                          Path(S1473,S1668)
	S1670= CU_EX.Func=alu_add                                   CU_EX(S1669)
	S1671= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S1669)
	S1672= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1049)
	S1673= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1050)
	S1674= CU_ID.IRFunc1=rT                                     Path(S1480,S1673)
	S1675= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1051)
	S1676= CU_ID.IRFunc2=rS                                     Path(S1479,S1675)
	S1677= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1052)
	S1678= CU_ID.Op=43                                          Path(S1478,S1677)
	S1679= CU_ID.Func=alu_add                                   CU_ID(S1678)
	S1680= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S1678)
	S1681= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1053)
	S1682= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1054)
	S1683= CU_MEM.IRFunc1=rT                                    Path(S1485,S1682)
	S1684= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1055)
	S1685= CU_MEM.IRFunc2=rS                                    Path(S1484,S1684)
	S1686= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1056)
	S1687= CU_MEM.Op=43                                         Path(S1483,S1686)
	S1688= CU_MEM.Func=alu_add                                  CU_MEM(S1687)
	S1689= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S1687)
	S1690= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1057)
	S1691= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1058)
	S1692= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1059)
	S1693= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1060)
	S1694= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1061)
	S1695= CtrlA_EX=0                                           Premise(F1062)
	S1696= [A_EX]=FU(base)                                      A_EX-Hold(S1367,S1695)
	S1697= CtrlB_EX=0                                           Premise(F1063)
	S1698= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1369,S1697)
	S1699= CtrlALUOut_MEM=0                                     Premise(F1064)
	S1700= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1371,S1699)
	S1701= CtrlALUOut_DMMU1=0                                   Premise(F1065)
	S1702= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1373,S1701)
	S1703= CtrlALUOut_DMMU2=0                                   Premise(F1066)
	S1704= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1375,S1703)
	S1705= CtrlALUOut_WB=0                                      Premise(F1067)
	S1706= CtrlA_MEM=0                                          Premise(F1068)
	S1707= CtrlA_WB=0                                           Premise(F1069)
	S1708= CtrlB_MEM=0                                          Premise(F1070)
	S1709= CtrlB_WB=0                                           Premise(F1071)
	S1710= CtrlICache=0                                         Premise(F1072)
	S1711= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1382,S1710)
	S1712= CtrlIMMU=0                                           Premise(F1073)
	S1713= CtrlDCache=0                                         Premise(F1074)
	S1714= CtrlDMMU=0                                           Premise(F1075)
	S1715= CtrlDAddrReg_DMMU1=0                                 Premise(F1076)
	S1716= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1387,S1715)
	S1717= CtrlDAddrReg_DMMU2=0                                 Premise(F1077)
	S1718= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1389,S1717)
	S1719= CtrlDAddrReg_MEM=0                                   Premise(F1078)
	S1720= CtrlDAddrReg_WB=0                                    Premise(F1079)
	S1721= CtrlDR_DMMU2=0                                       Premise(F1080)
	S1722= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1393,S1721)
	S1723= CtrlDR_MEM=0                                         Premise(F1081)
	S1724= [DR_MEM]=base                                        DR_MEM-Hold(S1395,S1723)
	S1725= CtrlASIDIn=0                                         Premise(F1082)
	S1726= CtrlCP0=0                                            Premise(F1083)
	S1727= CP0[ASID]=pid                                        CP0-Hold(S1398,S1726)
	S1728= CtrlEPCIn=0                                          Premise(F1084)
	S1729= CtrlExCodeIn=0                                       Premise(F1085)
	S1730= CtrlDMem=1                                           Premise(F1086)
	S1731= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=base    DMem-Write(S1559,S1561,S1730)
	S1732= CtrlDMem8Word=0                                      Premise(F1087)
	S1733= CtrlDR_DMMU1=0                                       Premise(F1088)
	S1734= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1404,S1733)
	S1735= CtrlDR_WB=0                                          Premise(F1089)
	S1736= CtrlIR_DMMU1=0                                       Premise(F1090)
	S1737= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1407,S1736)
	S1738= CtrlIR_DMMU2=0                                       Premise(F1091)
	S1739= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1409,S1738)
	S1740= CtrlIR_EX=0                                          Premise(F1092)
	S1741= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1411,S1740)
	S1742= CtrlIR_ID=0                                          Premise(F1093)
	S1743= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1413,S1742)
	S1744= CtrlIR_IMMU=0                                        Premise(F1094)
	S1745= CtrlIR_MEM=0                                         Premise(F1095)
	S1746= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1416,S1745)
	S1747= CtrlIR_WB=1                                          Premise(F1096)
	S1748= [IR_WB]={43,rS,rT,offset}                            IR_WB-Write(S1642,S1747)
	S1749= CtrlGPR=0                                            Premise(F1097)
	S1750= GPR[rS]=base                                         GPR-Hold(S1419,S1749)
	S1751= GPR[rT]=a                                            GPR-Hold(S1420,S1749)
	S1752= CtrlIAddrReg=0                                       Premise(F1098)
	S1753= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1422,S1752)
	S1754= CtrlPC=0                                             Premise(F1099)
	S1755= CtrlPCInc=0                                          Premise(F1100)
	S1756= PC[CIA]=addr                                         PC-Hold(S1425,S1755)
	S1757= PC[Out]=addr+4                                       PC-Hold(S1426,S1754,S1755)
	S1758= CtrlIMem=0                                           Premise(F1101)
	S1759= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1428,S1758)
	S1760= CtrlICacheReg=0                                      Premise(F1102)
	S1761= CtrlIRMux=0                                          Premise(F1103)

WB	S1762= A_EX.Out=FU(base)                                    A_EX-Out(S1696)
	S1763= A_EX.Out1_0={FU(base)}[1:0]                          A_EX-Out(S1696)
	S1764= A_EX.Out4_0={FU(base)}[4:0]                          A_EX-Out(S1696)
	S1765= B_EX.Out={16{offset[15]},offset}                     B_EX-Out(S1698)
	S1766= B_EX.Out1_0={{16{offset[15]},offset}}[1:0]           B_EX-Out(S1698)
	S1767= B_EX.Out4_0={{16{offset[15]},offset}}[4:0]           B_EX-Out(S1698)
	S1768= ALUOut_MEM.Out=FU(base)+{16{offset[15]},offset}      ALUOut_MEM-Out(S1700)
	S1769= ALUOut_MEM.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_MEM-Out(S1700)
	S1770= ALUOut_MEM.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_MEM-Out(S1700)
	S1771= ALUOut_DMMU1.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU1-Out(S1702)
	S1772= ALUOut_DMMU1.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU1-Out(S1702)
	S1773= ALUOut_DMMU1.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU1-Out(S1702)
	S1774= ALUOut_DMMU2.Out=FU(base)+{16{offset[15]},offset}    ALUOut_DMMU2-Out(S1704)
	S1775= ALUOut_DMMU2.Out1_0={FU(base)+{16{offset[15]},offset}}[1:0]ALUOut_DMMU2-Out(S1704)
	S1776= ALUOut_DMMU2.Out4_0={FU(base)+{16{offset[15]},offset}}[4:0]ALUOut_DMMU2-Out(S1704)
	S1777= DAddrReg_DMMU1.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Out(S1716)
	S1778= DAddrReg_DMMU1.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU1-Out(S1716)
	S1779= DAddrReg_DMMU1.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU1-Out(S1716)
	S1780= DAddrReg_DMMU2.Out={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Out(S1718)
	S1781= DAddrReg_DMMU2.Out1_0={{pid,FU(base)+{16{offset[15]},offset}}}[1:0]DAddrReg_DMMU2-Out(S1718)
	S1782= DAddrReg_DMMU2.Out4_0={{pid,FU(base)+{16{offset[15]},offset}}}[4:0]DAddrReg_DMMU2-Out(S1718)
	S1783= DR_DMMU2.Out=base                                    DR_DMMU2-Out(S1722)
	S1784= DR_DMMU2.Out1_0={base}[1:0]                          DR_DMMU2-Out(S1722)
	S1785= DR_DMMU2.Out4_0={base}[4:0]                          DR_DMMU2-Out(S1722)
	S1786= DR_MEM.Out=base                                      DR_MEM-Out(S1724)
	S1787= DR_MEM.Out1_0={base}[1:0]                            DR_MEM-Out(S1724)
	S1788= DR_MEM.Out4_0={base}[4:0]                            DR_MEM-Out(S1724)
	S1789= CP0.ASID=pid                                         CP0-Read-ASID(S1727)
	S1790= DR_DMMU1.Out=base                                    DR_DMMU1-Out(S1734)
	S1791= DR_DMMU1.Out1_0={base}[1:0]                          DR_DMMU1-Out(S1734)
	S1792= DR_DMMU1.Out4_0={base}[4:0]                          DR_DMMU1-Out(S1734)
	S1793= IR_DMMU1.Out={43,rS,rT,offset}                       IR_DMMU1-Out(S1737)
	S1794= IR_DMMU1.Out31_26=43                                 IR_DMMU1-Out(S1737)
	S1795= IR_DMMU1.Out25_21=rS                                 IR_DMMU1-Out(S1737)
	S1796= IR_DMMU1.Out20_16=rT                                 IR_DMMU1-Out(S1737)
	S1797= IR_DMMU1.Out15_0=offset                              IR_DMMU1-Out(S1737)
	S1798= IR_DMMU2.Out={43,rS,rT,offset}                       IR_DMMU2-Out(S1739)
	S1799= IR_DMMU2.Out31_26=43                                 IR_DMMU2-Out(S1739)
	S1800= IR_DMMU2.Out25_21=rS                                 IR_DMMU2-Out(S1739)
	S1801= IR_DMMU2.Out20_16=rT                                 IR_DMMU2-Out(S1739)
	S1802= IR_DMMU2.Out15_0=offset                              IR_DMMU2-Out(S1739)
	S1803= IR_EX.Out={43,rS,rT,offset}                          IR_EX-Out(S1741)
	S1804= IR_EX.Out31_26=43                                    IR_EX-Out(S1741)
	S1805= IR_EX.Out25_21=rS                                    IR_EX-Out(S1741)
	S1806= IR_EX.Out20_16=rT                                    IR_EX-Out(S1741)
	S1807= IR_EX.Out15_0=offset                                 IR_EX-Out(S1741)
	S1808= IR_ID.Out={43,rS,rT,offset}                          IR-Out(S1743)
	S1809= IR_ID.Out31_26=43                                    IR-Out(S1743)
	S1810= IR_ID.Out25_21=rS                                    IR-Out(S1743)
	S1811= IR_ID.Out20_16=rT                                    IR-Out(S1743)
	S1812= IR_ID.Out15_0=offset                                 IR-Out(S1743)
	S1813= IR_MEM.Out={43,rS,rT,offset}                         IR_MEM-Out(S1746)
	S1814= IR_MEM.Out31_26=43                                   IR_MEM-Out(S1746)
	S1815= IR_MEM.Out25_21=rS                                   IR_MEM-Out(S1746)
	S1816= IR_MEM.Out20_16=rT                                   IR_MEM-Out(S1746)
	S1817= IR_MEM.Out15_0=offset                                IR_MEM-Out(S1746)
	S1818= IR_WB.Out={43,rS,rT,offset}                          IR-Out(S1748)
	S1819= IR_WB.Out31_26=43                                    IR-Out(S1748)
	S1820= IR_WB.Out25_21=rS                                    IR-Out(S1748)
	S1821= IR_WB.Out20_16=rT                                    IR-Out(S1748)
	S1822= IR_WB.Out15_0=offset                                 IR-Out(S1748)
	S1823= IAddrReg.Out={pid,addr}                              IAddrReg-Out(S1753)
	S1824= IAddrReg.Out1_0={{pid,addr}}[1:0]                    IAddrReg-Out(S1753)
	S1825= IAddrReg.Out4_0={{pid,addr}}[4:0]                    IAddrReg-Out(S1753)
	S1826= PC.CIA=addr                                          PC-Out(S1756)
	S1827= PC.CIA31_28=addr[31:28]                              PC-Out(S1756)
	S1828= PC.Out=addr+4                                        PC-Out(S1757)
	S1829= A_EX.Out=>ALU.A                                      Premise(F1104)
	S1830= ALU.A=FU(base)                                       Path(S1762,S1829)
	S1831= B_EX.Out=>ALU.B                                      Premise(F1105)
	S1832= ALU.B={16{offset[15]},offset}                        Path(S1765,S1831)
	S1833= ALUOut_MEM.Out=>ALUOut_DMMU1.In                      Premise(F1106)
	S1834= ALUOut_DMMU1.In=FU(base)+{16{offset[15]},offset}     Path(S1768,S1833)
	S1835= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                    Premise(F1107)
	S1836= ALUOut_DMMU2.In=FU(base)+{16{offset[15]},offset}     Path(S1771,S1835)
	S1837= ALU.Out=>ALUOut_MEM.In                               Premise(F1108)
	S1838= FU.OutID1=>A_EX.In                                   Premise(F1109)
	S1839= IMMEXT.Out=>B_EX.In                                  Premise(F1110)
	S1840= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit              Premise(F1111)
	S1841= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                  Premise(F1112)
	S1842= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit              Premise(F1113)
	S1843= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                  Premise(F1114)
	S1844= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit            Premise(F1115)
	S1845= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                Premise(F1116)
	S1846= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit            Premise(F1117)
	S1847= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                Premise(F1118)
	S1848= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                  Premise(F1119)
	S1849= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                      Premise(F1120)
	S1850= FU.Bub_ID=>CU_ID.Bub                                 Premise(F1121)
	S1851= FU.Halt_ID=>CU_ID.Halt                               Premise(F1122)
	S1852= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1123)
	S1853= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                  Premise(F1124)
	S1854= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1125)
	S1855= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                      Premise(F1126)
	S1856= FU.Bub_IF=>CU_IF.Bub                                 Premise(F1127)
	S1857= FU.Halt_IF=>CU_IF.Halt                               Premise(F1128)
	S1858= ICache.Hit=>CU_IF.ICacheHit                          Premise(F1129)
	S1859= IMMU.Hit=>CU_IF.IMMUHit                              Premise(F1130)
	S1860= FU.Bub_IMMU=>CU_IMMU.Bub                             Premise(F1131)
	S1861= FU.Halt_IMMU=>CU_IMMU.Halt                           Premise(F1132)
	S1862= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                Premise(F1133)
	S1863= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                    Premise(F1134)
	S1864= DCache.Hit=>CU_MEM.DCacheHit                         Premise(F1135)
	S1865= DMMU.Hit=>CU_MEM.DMMUHit                             Premise(F1136)
	S1866= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                 Premise(F1137)
	S1867= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                     Premise(F1138)
	S1868= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit               Premise(F1139)
	S1869= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F1140)
	S1870= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                   Premise(F1141)
	S1871= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F1142)
	S1872= DMMU.Addr=>DAddrReg_DMMU1.In                         Premise(F1143)
	S1873= DAddrReg_DMMU1.Out=>DAddrReg_DMMU2.In                Premise(F1144)
	S1874= DAddrReg_DMMU2.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1777,S1873)
	S1875= ALUOut_DMMU2.Out=>DCache.IEA                         Premise(F1145)
	S1876= DCache.IEA=FU(base)+{16{offset[15]},offset}          Path(S1774,S1875)
	S1877= DCache.Hit=DCacheHit(FU(base)+{16{offset[15]},offset})DCache-Search(S1876)
	S1878= DCache.RLineEA=DCacheRLineEA()                       DCache-WriteBack()
	S1879= DCache.RLineData=DCacheRLineData()                   DCache-WriteBack()
	S1880= DCache.RLineDirty=DCacheRLineDirty()                 DCache-WriteBack()
	S1881= CU_MEM.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1877,S1864)
	S1882= ALUOut_MEM.Out=>DCache.IEA                           Premise(F1146)
	S1883= DR_DMMU2.Out=>DCache.In                              Premise(F1147)
	S1884= DCache.In=base                                       Path(S1783,S1883)
	S1885= DR_MEM.Out=>DCache.In                                Premise(F1148)
	S1886= ALUOut_MEM.Out=>DMMU.IEA                             Premise(F1149)
	S1887= DMMU.IEA=FU(base)+{16{offset[15]},offset}            Path(S1768,S1886)
	S1888= CP0.ASID=>DMMU.PID                                   Premise(F1150)
	S1889= DMMU.PID=pid                                         Path(S1789,S1888)
	S1890= DMMU.Addr={pid,FU(base)+{16{offset[15]},offset}}     DMMU-Search(S1889,S1887)
	S1891= DAddrReg_DMMU1.In={pid,FU(base)+{16{offset[15]},offset}}Path(S1890,S1872)
	S1892= DMMU.Hit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})DMMU-Search(S1889,S1887)
	S1893= CU_MEM.DMMUHit=DMMUHit(pid,FU(base)+{16{offset[15]},offset})Path(S1892,S1865)
	S1894= DAddrReg_DMMU2.Out=>DMem.WAddr                       Premise(F1151)
	S1895= DMem.WAddr={pid,FU(base)+{16{offset[15]},offset}}    Path(S1780,S1894)
	S1896= DR_DMMU2.Out=>DMem.WData                             Premise(F1152)
	S1897= DMem.WData=base                                      Path(S1783,S1896)
	S1898= DCache.Out=>DR_DMMU1.In                              Premise(F1153)
	S1899= DR_MEM.Out=>DR_DMMU1.In                              Premise(F1154)
	S1900= DR_DMMU1.In=base                                     Path(S1786,S1899)
	S1901= DR_DMMU1.Out=>DR_DMMU2.In                            Premise(F1155)
	S1902= DR_DMMU2.In=base                                     Path(S1790,S1901)
	S1903= MemDataSelS.Out=>DR_MEM.In                           Premise(F1156)
	S1904= DCache.Hit=>FU.DCacheHit                             Premise(F1157)
	S1905= FU.DCacheHit=DCacheHit(FU(base)+{16{offset[15]},offset})Path(S1877,S1904)
	S1906= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                 Premise(F1158)
	S1907= ICache.Hit=>FU.ICacheHit                             Premise(F1159)
	S1908= IR_DMMU1.Out=>FU.IR_DMMU1                            Premise(F1160)
	S1909= FU.IR_DMMU1={43,rS,rT,offset}                        Path(S1793,S1908)
	S1910= IR_DMMU2.Out=>FU.IR_DMMU2                            Premise(F1161)
	S1911= FU.IR_DMMU2={43,rS,rT,offset}                        Path(S1798,S1910)
	S1912= IR_EX.Out=>FU.IR_EX                                  Premise(F1162)
	S1913= FU.IR_EX={43,rS,rT,offset}                           Path(S1803,S1912)
	S1914= IR_ID.Out=>FU.IR_ID                                  Premise(F1163)
	S1915= FU.IR_ID={43,rS,rT,offset}                           Path(S1808,S1914)
	S1916= IR_IMMU.Out=>FU.IR_IMMU                              Premise(F1164)
	S1917= IR_MEM.Out=>FU.IR_MEM                                Premise(F1165)
	S1918= FU.IR_MEM={43,rS,rT,offset}                          Path(S1813,S1917)
	S1919= IR_WB.Out=>FU.IR_WB                                  Premise(F1166)
	S1920= FU.IR_WB={43,rS,rT,offset}                           Path(S1818,S1919)
	S1921= GPR.Rdata1=>FU.InID1                                 Premise(F1167)
	S1922= IR_ID.Out25_21=>FU.InID1_RReg                        Premise(F1168)
	S1923= FU.InID1_RReg=rS                                     Path(S1810,S1922)
	S1924= FU.InWB_WReg=5'b00000                                Premise(F1169)
	S1925= IR_ID.Out25_21=>GPR.RReg1                            Premise(F1170)
	S1926= GPR.RReg1=rS                                         Path(S1810,S1925)
	S1927= GPR.Rdata1=base                                      GPR-Read(S1926,S1750)
	S1928= FU.InID1=base                                        Path(S1927,S1921)
	S1929= FU.OutID1=FU(base)                                   FU-Forward(S1928)
	S1930= A_EX.In=FU(base)                                     Path(S1929,S1838)
	S1931= IR_EX.Out25_21=>GPR.RReg2                            Premise(F1171)
	S1932= GPR.RReg2=rS                                         Path(S1805,S1931)
	S1933= GPR.Rdata2=base                                      GPR-Read(S1932,S1750)
	S1934= IMMU.Addr=>IAddrReg.In                               Premise(F1172)
	S1935= PC.Out=>ICache.IEA                                   Premise(F1173)
	S1936= ICache.IEA=addr+4                                    Path(S1828,S1935)
	S1937= ICache.Hit=ICacheHit(addr+4)                         ICache-Search(S1936)
	S1938= CU_IF.ICacheHit=ICacheHit(addr+4)                    Path(S1937,S1858)
	S1939= FU.ICacheHit=ICacheHit(addr+4)                       Path(S1937,S1907)
	S1940= PC.Out=>ICache.IEA                                   Premise(F1174)
	S1941= IMem.MEM8WordOut=>ICache.WData                       Premise(F1175)
	S1942= ICache.Out=>ICacheReg.In                             Premise(F1176)
	S1943= IR_ID.Out15_0=>IMMEXT.In                             Premise(F1177)
	S1944= IMMEXT.In=offset                                     Path(S1812,S1943)
	S1945= IMMEXT.Out={16{offset[15]},offset}                   IMMEXT(S1944)
	S1946= B_EX.In={16{offset[15]},offset}                      Path(S1945,S1839)
	S1947= PC.Out=>IMMU.IEA                                     Premise(F1178)
	S1948= IMMU.IEA=addr+4                                      Path(S1828,S1947)
	S1949= CP0.ASID=>IMMU.PID                                   Premise(F1179)
	S1950= IMMU.PID=pid                                         Path(S1789,S1949)
	S1951= IMMU.Addr={pid,addr+4}                               IMMU-Search(S1950,S1948)
	S1952= IAddrReg.In={pid,addr+4}                             Path(S1951,S1934)
	S1953= IMMU.Hit=IMMUHit(pid,addr+4)                         IMMU-Search(S1950,S1948)
	S1954= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                    Path(S1953,S1859)
	S1955= IAddrReg.Out=>IMem.RAddr                             Premise(F1180)
	S1956= IMem.RAddr={pid,addr}                                Path(S1823,S1955)
	S1957= IMem.Out={43,rS,rT,offset}                           IMem-Read(S1956,S1759)
	S1958= IMem.MEM8WordOut=IMemGet8Word({pid,addr})            IMem-Read(S1956,S1759)
	S1959= ICache.WData=IMemGet8Word({pid,addr})                Path(S1958,S1941)
	S1960= ICacheReg.Out=>IRMux.CacheData                       Premise(F1181)
	S1961= CU_IMMU.ICacheHit=>IRMux.CacheSel                    Premise(F1182)
	S1962= IMem.Out=>IRMux.MemData                              Premise(F1183)
	S1963= IRMux.MemData={43,rS,rT,offset}                      Path(S1957,S1962)
	S1964= IRMux.Out={43,rS,rT,offset}                          IRMux-Select2(S1963)
	S1965= CU_IMMU.IMMUHit=>IRMux.MemSel                        Premise(F1184)
	S1966= IR_MEM.Out=>IR_DMMU1.In                              Premise(F1185)
	S1967= IR_DMMU1.In={43,rS,rT,offset}                        Path(S1813,S1966)
	S1968= IR_DMMU1.Out=>IR_DMMU2.In                            Premise(F1186)
	S1969= IR_DMMU2.In={43,rS,rT,offset}                        Path(S1793,S1968)
	S1970= IR_ID.Out=>IR_EX.In                                  Premise(F1187)
	S1971= IR_EX.In={43,rS,rT,offset}                           Path(S1808,S1970)
	S1972= ICache.Out=>IR_ID.In                                 Premise(F1188)
	S1973= IRMux.Out=>IR_ID.In                                  Premise(F1189)
	S1974= IR_ID.In={43,rS,rT,offset}                           Path(S1964,S1973)
	S1975= ICache.Out=>IR_IMMU.In                               Premise(F1190)
	S1976= IR_EX.Out=>IR_MEM.In                                 Premise(F1191)
	S1977= IR_MEM.In={43,rS,rT,offset}                          Path(S1803,S1976)
	S1978= IR_DMMU2.Out=>IR_WB.In                               Premise(F1192)
	S1979= IR_WB.In={43,rS,rT,offset}                           Path(S1798,S1978)
	S1980= ALU.Out1_0=>MemDataSelS.Addr                         Premise(F1193)
	S1981= GPR.Rdata2=>MemDataSelS.In                           Premise(F1194)
	S1982= MemDataSelS.In=base                                  Path(S1933,S1981)
	S1983= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                  Premise(F1195)
	S1984= CU_DMMU1.IRFunc1=rT                                  Path(S1796,S1983)
	S1985= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                  Premise(F1196)
	S1986= CU_DMMU1.IRFunc2=rS                                  Path(S1795,S1985)
	S1987= IR_DMMU1.Out31_26=>CU_DMMU1.Op                       Premise(F1197)
	S1988= CU_DMMU1.Op=43                                       Path(S1794,S1987)
	S1989= CU_DMMU1.Func=alu_add                                CU_DMMU1(S1988)
	S1990= CU_DMMU1.MemDataSelFunc=mds_lha                      CU_DMMU1(S1988)
	S1991= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                     Premise(F1198)
	S1992= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                  Premise(F1199)
	S1993= CU_DMMU2.IRFunc1=rT                                  Path(S1801,S1992)
	S1994= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                  Premise(F1200)
	S1995= CU_DMMU2.IRFunc2=rS                                  Path(S1800,S1994)
	S1996= IR_DMMU2.Out31_26=>CU_DMMU2.Op                       Premise(F1201)
	S1997= CU_DMMU2.Op=43                                       Path(S1799,S1996)
	S1998= CU_DMMU2.Func=alu_add                                CU_DMMU2(S1997)
	S1999= CU_DMMU2.MemDataSelFunc=mds_lha                      CU_DMMU2(S1997)
	S2000= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                     Premise(F1202)
	S2001= IR_EX.Out20_16=>CU_EX.IRFunc1                        Premise(F1203)
	S2002= CU_EX.IRFunc1=rT                                     Path(S1806,S2001)
	S2003= IR_EX.Out25_21=>CU_EX.IRFunc2                        Premise(F1204)
	S2004= CU_EX.IRFunc2=rS                                     Path(S1805,S2003)
	S2005= IR_EX.Out31_26=>CU_EX.Op                             Premise(F1205)
	S2006= CU_EX.Op=43                                          Path(S1804,S2005)
	S2007= CU_EX.Func=alu_add                                   CU_EX(S2006)
	S2008= CU_EX.MemDataSelFunc=mds_lha                         CU_EX(S2006)
	S2009= IR_EX.Out5_0=>CU_EX.IRFunc                           Premise(F1206)
	S2010= IR_ID.Out20_16=>CU_ID.IRFunc1                        Premise(F1207)
	S2011= CU_ID.IRFunc1=rT                                     Path(S1811,S2010)
	S2012= IR_ID.Out25_21=>CU_ID.IRFunc2                        Premise(F1208)
	S2013= CU_ID.IRFunc2=rS                                     Path(S1810,S2012)
	S2014= IR_ID.Out31_26=>CU_ID.Op                             Premise(F1209)
	S2015= CU_ID.Op=43                                          Path(S1809,S2014)
	S2016= CU_ID.Func=alu_add                                   CU_ID(S2015)
	S2017= CU_ID.MemDataSelFunc=mds_lha                         CU_ID(S2015)
	S2018= IR_ID.Out5_0=>CU_ID.IRFunc                           Premise(F1210)
	S2019= IR_MEM.Out20_16=>CU_MEM.IRFunc1                      Premise(F1211)
	S2020= CU_MEM.IRFunc1=rT                                    Path(S1816,S2019)
	S2021= IR_MEM.Out25_21=>CU_MEM.IRFunc2                      Premise(F1212)
	S2022= CU_MEM.IRFunc2=rS                                    Path(S1815,S2021)
	S2023= IR_MEM.Out31_26=>CU_MEM.Op                           Premise(F1213)
	S2024= CU_MEM.Op=43                                         Path(S1814,S2023)
	S2025= CU_MEM.Func=alu_add                                  CU_MEM(S2024)
	S2026= CU_MEM.MemDataSelFunc=mds_lha                        CU_MEM(S2024)
	S2027= IR_MEM.Out5_0=>CU_MEM.IRFunc                         Premise(F1214)
	S2028= IR_WB.Out20_16=>CU_WB.IRFunc1                        Premise(F1215)
	S2029= CU_WB.IRFunc1=rT                                     Path(S1821,S2028)
	S2030= IR_WB.Out25_21=>CU_WB.IRFunc2                        Premise(F1216)
	S2031= CU_WB.IRFunc2=rS                                     Path(S1820,S2030)
	S2032= IR_WB.Out31_26=>CU_WB.Op                             Premise(F1217)
	S2033= CU_WB.Op=43                                          Path(S1819,S2032)
	S2034= CU_WB.Func=alu_add                                   CU_WB(S2033)
	S2035= CU_WB.MemDataSelFunc=mds_lha                         CU_WB(S2033)
	S2036= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F1218)
	S2037= CtrlA_EX=0                                           Premise(F1219)
	S2038= [A_EX]=FU(base)                                      A_EX-Hold(S1696,S2037)
	S2039= CtrlB_EX=0                                           Premise(F1220)
	S2040= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1698,S2039)
	S2041= CtrlALUOut_MEM=0                                     Premise(F1221)
	S2042= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1700,S2041)
	S2043= CtrlALUOut_DMMU1=0                                   Premise(F1222)
	S2044= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1702,S2043)
	S2045= CtrlALUOut_DMMU2=0                                   Premise(F1223)
	S2046= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1704,S2045)
	S2047= CtrlALUOut_WB=0                                      Premise(F1224)
	S2048= CtrlA_MEM=0                                          Premise(F1225)
	S2049= CtrlA_WB=0                                           Premise(F1226)
	S2050= CtrlB_MEM=0                                          Premise(F1227)
	S2051= CtrlB_WB=0                                           Premise(F1228)
	S2052= CtrlICache=0                                         Premise(F1229)
	S2053= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1711,S2052)
	S2054= CtrlIMMU=0                                           Premise(F1230)
	S2055= CtrlDCache=0                                         Premise(F1231)
	S2056= CtrlDMMU=0                                           Premise(F1232)
	S2057= CtrlDAddrReg_DMMU1=0                                 Premise(F1233)
	S2058= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1716,S2057)
	S2059= CtrlDAddrReg_DMMU2=0                                 Premise(F1234)
	S2060= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1718,S2059)
	S2061= CtrlDAddrReg_MEM=0                                   Premise(F1235)
	S2062= CtrlDAddrReg_WB=0                                    Premise(F1236)
	S2063= CtrlDR_DMMU2=0                                       Premise(F1237)
	S2064= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1722,S2063)
	S2065= CtrlDR_MEM=0                                         Premise(F1238)
	S2066= [DR_MEM]=base                                        DR_MEM-Hold(S1724,S2065)
	S2067= CtrlASIDIn=0                                         Premise(F1239)
	S2068= CtrlCP0=0                                            Premise(F1240)
	S2069= CP0[ASID]=pid                                        CP0-Hold(S1727,S2068)
	S2070= CtrlEPCIn=0                                          Premise(F1241)
	S2071= CtrlExCodeIn=0                                       Premise(F1242)
	S2072= CtrlDMem=0                                           Premise(F1243)
	S2073= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=base    DMem-Hold(S1731,S2072)
	S2074= CtrlDMem8Word=0                                      Premise(F1244)
	S2075= CtrlDR_DMMU1=0                                       Premise(F1245)
	S2076= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1734,S2075)
	S2077= CtrlDR_WB=0                                          Premise(F1246)
	S2078= CtrlIR_DMMU1=0                                       Premise(F1247)
	S2079= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1737,S2078)
	S2080= CtrlIR_DMMU2=0                                       Premise(F1248)
	S2081= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1739,S2080)
	S2082= CtrlIR_EX=0                                          Premise(F1249)
	S2083= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1741,S2082)
	S2084= CtrlIR_ID=0                                          Premise(F1250)
	S2085= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1743,S2084)
	S2086= CtrlIR_IMMU=0                                        Premise(F1251)
	S2087= CtrlIR_MEM=0                                         Premise(F1252)
	S2088= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1746,S2087)
	S2089= CtrlIR_WB=0                                          Premise(F1253)
	S2090= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1748,S2089)
	S2091= CtrlGPR=0                                            Premise(F1254)
	S2092= GPR[rS]=base                                         GPR-Hold(S1750,S2091)
	S2093= GPR[rT]=a                                            GPR-Hold(S1751,S2091)
	S2094= CtrlIAddrReg=0                                       Premise(F1255)
	S2095= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1753,S2094)
	S2096= CtrlPC=0                                             Premise(F1256)
	S2097= CtrlPCInc=0                                          Premise(F1257)
	S2098= PC[CIA]=addr                                         PC-Hold(S1756,S2097)
	S2099= PC[Out]=addr+4                                       PC-Hold(S1757,S2096,S2097)
	S2100= CtrlIMem=0                                           Premise(F1258)
	S2101= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1759,S2100)
	S2102= CtrlICacheReg=0                                      Premise(F1259)
	S2103= CtrlIRMux=0                                          Premise(F1260)

POST	S2038= [A_EX]=FU(base)                                      A_EX-Hold(S1696,S2037)
	S2040= [B_EX]={16{offset[15]},offset}                       B_EX-Hold(S1698,S2039)
	S2042= [ALUOut_MEM]=FU(base)+{16{offset[15]},offset}        ALUOut_MEM-Hold(S1700,S2041)
	S2044= [ALUOut_DMMU1]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU1-Hold(S1702,S2043)
	S2046= [ALUOut_DMMU2]=FU(base)+{16{offset[15]},offset}      ALUOut_DMMU2-Hold(S1704,S2045)
	S2053= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S1711,S2052)
	S2058= [DAddrReg_DMMU1]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU1-Hold(S1716,S2057)
	S2060= [DAddrReg_DMMU2]={pid,FU(base)+{16{offset[15]},offset}}DAddrReg_DMMU2-Hold(S1718,S2059)
	S2064= [DR_DMMU2]=base                                      DR_DMMU2-Hold(S1722,S2063)
	S2066= [DR_MEM]=base                                        DR_MEM-Hold(S1724,S2065)
	S2069= CP0[ASID]=pid                                        CP0-Hold(S1727,S2068)
	S2073= DMem[{pid,FU(base)+{16{offset[15]},offset}}]=base    DMem-Hold(S1731,S2072)
	S2076= [DR_DMMU1]=base                                      DR_DMMU1-Hold(S1734,S2075)
	S2079= [IR_DMMU1]={43,rS,rT,offset}                         IR_DMMU1-Hold(S1737,S2078)
	S2081= [IR_DMMU2]={43,rS,rT,offset}                         IR_DMMU2-Hold(S1739,S2080)
	S2083= [IR_EX]={43,rS,rT,offset}                            IR_EX-Hold(S1741,S2082)
	S2085= [IR_ID]={43,rS,rT,offset}                            IR_ID-Hold(S1743,S2084)
	S2088= [IR_MEM]={43,rS,rT,offset}                           IR_MEM-Hold(S1746,S2087)
	S2090= [IR_WB]={43,rS,rT,offset}                            IR_WB-Hold(S1748,S2089)
	S2092= GPR[rS]=base                                         GPR-Hold(S1750,S2091)
	S2093= GPR[rT]=a                                            GPR-Hold(S1751,S2091)
	S2095= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S1753,S2094)
	S2098= PC[CIA]=addr                                         PC-Hold(S1756,S2097)
	S2099= PC[Out]=addr+4                                       PC-Hold(S1757,S2096,S2097)
	S2101= IMem[{pid,addr}]={43,rS,rT,offset}                   IMem-Hold(S1759,S2100)

