{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574488231833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574488231845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 14:50:31 2019 " "Processing started: Sat Nov 23 14:50:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574488231845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488231845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488231845 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574488232759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574488232759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-RTL " "Found design unit 1: top-RTL" {  } { { "src/vhdl/top.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245928 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/vhdl/top.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488245928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-RTL " "Found design unit 1: clock_divider-RTL" {  } { { "src/vhdl/clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/clock_divider.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245936 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/vhdl/clock_divider.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488245936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/chatter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/chatter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chatter-RTL " "Found design unit 1: chatter-RTL" {  } { { "src/vhdl/chatter.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/chatter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245948 ""} { "Info" "ISGN_ENTITY_NAME" "1 chatter " "Found entity 1: chatter" {  } { { "src/vhdl/chatter.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/chatter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488245948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY1-RTL " "Found design unit 1: LED_KEY1-RTL" {  } { { "src/vhdl/LED_KEY1.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245960 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY1 " "Found entity 1: LED_KEY1" {  } { { "src/vhdl/LED_KEY1.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488245960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY2-RTL " "Found design unit 1: LED_KEY2-RTL" {  } { { "src/vhdl/LED_KEY2.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245972 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY2 " "Found entity 1: LED_KEY2" {  } { { "src/vhdl/LED_KEY2.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488245972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY3-RTL " "Found design unit 1: LED_KEY3-RTL" {  } { { "src/vhdl/LED_KEY3.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY3.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245984 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY3 " "Found entity 1: LED_KEY3" {  } { { "src/vhdl/LED_KEY3.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488245984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vhdl/led_key4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vhdl/led_key4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_KEY4-RTL " "Found design unit 1: LED_KEY4-RTL" {  } { { "src/vhdl/LED_KEY4.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245996 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_KEY4 " "Found entity 1: LED_KEY4" {  } { { "src/vhdl/LED_KEY4.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574488245996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488245996 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574488246068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:U_CLOCK_1ms " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:U_CLOCK_1ms\"" {  } { { "src/vhdl/top.vhd" "U_CLOCK_1ms" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574488246072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chatter chatter:U_KEY1 " "Elaborating entity \"chatter\" for hierarchy \"chatter:U_KEY1\"" {  } { { "src/vhdl/top.vhd" "U_KEY1" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574488246076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_KEY1 LED_KEY1:U_LED_KEY1 " "Elaborating entity \"LED_KEY1\" for hierarchy \"LED_KEY1:U_LED_KEY1\"" {  } { { "src/vhdl/top.vhd" "U_LED_KEY1" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574488246096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_KEY2 LED_KEY2:U_LED_KEY2 " "Elaborating entity \"LED_KEY2\" for hierarchy \"LED_KEY2:U_LED_KEY2\"" {  } { { "src/vhdl/top.vhd" "U_LED_KEY2" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574488246120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_KEY3 LED_KEY3:U_LED_KEY3 " "Elaborating entity \"LED_KEY3\" for hierarchy \"LED_KEY3:U_LED_KEY3\"" {  } { { "src/vhdl/top.vhd" "U_LED_KEY3" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574488246140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_KEY4 LED_KEY4:U_LED_KEY4 " "Elaborating entity \"LED_KEY4\" for hierarchy \"LED_KEY4:U_LED_KEY4\"" {  } { { "src/vhdl/top.vhd" "U_LED_KEY4" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/top.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574488246184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/vhdl/LED_KEY2.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY2.vhd" 42 -1 0 } } { "src/vhdl/LED_KEY2.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/DefaultDesign/src/vhdl/LED_KEY2.vhd" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574488246833 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574488246833 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574488246961 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574488247618 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574488247618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574488247710 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574488247710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574488247710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574488247710 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4804 " "Peak virtual memory: 4804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574488247758 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 14:50:47 2019 " "Processing ended: Sat Nov 23 14:50:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574488247758 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574488247758 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574488247758 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574488247758 ""}
