
*** Running vivado
    with args -log circuit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source circuit.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source circuit.tcl -notrace
Command: link_design -top circuit -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Files/Basys3_Master.xdc]
Finished Parsing XDC File [/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Files/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1461.707 ; gain = 301.801 ; free physical = 1014 ; free virtual = 7631
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1540.738 ; gain = 79.031 ; free physical = 995 ; free virtual = 7627

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 6fbd59a6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1923.238 ; gain = 382.500 ; free physical = 627 ; free virtual = 7253

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14914b5f6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14914b5f6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: adf90298

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: adf90298

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1042b0969

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1042b0969

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
Ending Logic Optimization Task | Checksum: 1042b0969

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1042b0969

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1042b0969

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1923.238 ; gain = 0.000 ; free physical = 627 ; free virtual = 7253
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1923.238 ; gain = 461.531 ; free physical = 627 ; free virtual = 7253
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_drc_opted.rpt -pb circuit_drc_opted.pb -rpx circuit_drc_opted.rpx
Command: report_drc -file circuit_drc_opted.rpt -pb circuit_drc_opted.pb -rpx circuit_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/josecoelho/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.879 ; gain = 0.000 ; free physical = 581 ; free virtual = 7207
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 33a833b8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2027.879 ; gain = 0.000 ; free physical = 581 ; free virtual = 7207
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2027.879 ; gain = 0.000 ; free physical = 581 ; free virtual = 7207

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e0e07aa8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2027.879 ; gain = 0.000 ; free physical = 584 ; free virtual = 7203

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 113cf9265

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2042.539 ; gain = 14.660 ; free physical = 582 ; free virtual = 7201

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 113cf9265

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2042.539 ; gain = 14.660 ; free physical = 582 ; free virtual = 7201
Phase 1 Placer Initialization | Checksum: 113cf9265

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2042.539 ; gain = 14.660 ; free physical = 582 ; free virtual = 7201

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f6020d74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 579 ; free virtual = 7199

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2130.582 ; gain = 0.000 ; free physical = 570 ; free virtual = 7190

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1468a7953

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 570 ; free virtual = 7190
Phase 2 Global Placement | Checksum: 23f49d28a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 570 ; free virtual = 7190

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23f49d28a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 570 ; free virtual = 7190

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 211adef08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 570 ; free virtual = 7189

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fcc9b314

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 570 ; free virtual = 7189

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fcc9b314

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 570 ; free virtual = 7189

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fcc9b314

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 570 ; free virtual = 7189

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 254b3a9b9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 568 ; free virtual = 7188

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 19d2170b0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 567 ; free virtual = 7187

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1d29ea0dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 568 ; free virtual = 7187

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1d29ea0dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 568 ; free virtual = 7187
Phase 3 Detail Placement | Checksum: 1d29ea0dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 568 ; free virtual = 7187

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21fc90a83

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21fc90a83

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 567 ; free virtual = 7187
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.234. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 108b43cc3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 483 ; free virtual = 7144
Phase 4.1 Post Commit Optimization | Checksum: 108b43cc3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 483 ; free virtual = 7144

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 108b43cc3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 483 ; free virtual = 7144

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 108b43cc3

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 483 ; free virtual = 7144

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: bdc183f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 483 ; free virtual = 7144
Phase 4 Post Placement Optimization and Clean-Up | Checksum: bdc183f4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 483 ; free virtual = 7144
Ending Placer Task | Checksum: aa6f6cf6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 492 ; free virtual = 7153
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2130.582 ; gain = 102.703 ; free physical = 492 ; free virtual = 7153
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2130.582 ; gain = 0.000 ; free physical = 486 ; free virtual = 7148
INFO: [Common 17-1381] The checkpoint '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file circuit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2130.582 ; gain = 0.000 ; free physical = 484 ; free virtual = 7146
INFO: [runtcl-4] Executing : report_utilization -file circuit_utilization_placed.rpt -pb circuit_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2130.582 ; gain = 0.000 ; free physical = 476 ; free virtual = 7150
INFO: [runtcl-4] Executing : report_control_sets -verbose -file circuit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2130.582 ; gain = 0.000 ; free physical = 476 ; free virtual = 7151
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1ceb73b2 ConstDB: 0 ShapeSum: 8d83f944 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7c3740e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.359 ; gain = 14.777 ; free physical = 579 ; free virtual = 7179
Post Restoration Checksum: NetGraph: 52d12512 NumContArr: 29661bce Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7c3740e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2145.359 ; gain = 14.777 ; free physical = 579 ; free virtual = 7179

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7c3740e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2153.348 ; gain = 22.766 ; free physical = 549 ; free virtual = 7149

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7c3740e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2153.348 ; gain = 22.766 ; free physical = 549 ; free virtual = 7149
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15bc8d029

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 542 ; free virtual = 7141
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.207  | TNS=0.000  | WHS=-0.038 | THS=-0.142 |

Phase 2 Router Initialization | Checksum: 23f1300ba

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 542 ; free virtual = 7142

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fab34aea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 544 ; free virtual = 7143

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 241835d96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145
Phase 4 Rip-up And Reroute | Checksum: 241835d96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 241835d96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 241835d96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145
Phase 5 Delay and Skew Optimization | Checksum: 241835d96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18f0bb087

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.211  | TNS=0.000  | WHS=0.234  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18f0bb087

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145
Phase 6 Post Hold Fix | Checksum: 18f0bb087

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.29929 %
  Global Horizontal Routing Utilization  = 0.224492 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ebbae0d0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ebbae0d0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c97af2af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.211  | TNS=0.000  | WHS=0.234  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c97af2af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 545 ; free virtual = 7145
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 575 ; free virtual = 7174

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2162.348 ; gain = 31.766 ; free physical = 575 ; free virtual = 7174
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2164.348 ; gain = 0.000 ; free physical = 574 ; free virtual = 7174
INFO: [Common 17-1381] The checkpoint '/home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file circuit_drc_routed.rpt -pb circuit_drc_routed.pb -rpx circuit_drc_routed.rpx
Command: report_drc -file circuit_drc_routed.rpt -pb circuit_drc_routed.pb -rpx circuit_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file circuit_methodology_drc_routed.rpt -pb circuit_methodology_drc_routed.pb -rpx circuit_methodology_drc_routed.rpx
Command: report_methodology -file circuit_methodology_drc_routed.rpt -pb circuit_methodology_drc_routed.pb -rpx circuit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/josecoelho/Documents/IST/PSD/Labs/Lab2/psd-proj2/Lab2/Lab2.runs/impl_1/circuit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file circuit_power_routed.rpt -pb circuit_power_summary_routed.pb -rpx circuit_power_routed.rpx
Command: report_power -file circuit_power_routed.rpt -pb circuit_power_summary_routed.pb -rpx circuit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file circuit_route_status.rpt -pb circuit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file circuit_timing_summary_routed.rpt -pb circuit_timing_summary_routed.pb -rpx circuit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file circuit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file circuit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file circuit_bus_skew_routed.rpt -pb circuit_bus_skew_routed.pb -rpx circuit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Nov 19 17:27:12 2018...
