xpm_memory.sv,systemverilog,xpm,../../../../../../../Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Vivado/Vivado/2024.1/data/ip/xpm/xpm_VCOMP.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_13,../../../../project_1.gen/sources_1/bd/TaiLieu/ipshared/24e7/hdl/xbip_utils_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_9,../../../../project_1.gen/sources_1/bd/TaiLieu/ipshared/713b/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_9,../../../../project_1.gen/sources_1/bd/TaiLieu/ipshared/cd0f/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_21,../../../../project_1.gen/sources_1/bd/TaiLieu/ipshared/f2b8/hdl/mult_gen_v12_0_vh_rfs.vhd,
multiply_mult_gen_0_0.vhd,vhdl,xil_defaultlib,../../../../project_1.gen/sources_1/bd/TaiLieu/ip/multiply_mult_gen_0_0/sim/multiply_mult_gen_0_0.vhd,
multiply.v,verilog,xil_defaultlib,../../../../project_1.gen/sources_1/bd/TaiLieu/sim/multiply.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
