

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Tue Oct 22 17:19:14 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.254 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      664|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     17|        0|      202|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      120|     -|
|Register             |        -|      -|      340|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|     17|      340|      986|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_19s_12ns_31_1_1_U27  |mul_19s_12ns_31_1_1  |        0|   1|  0|   6|    0|
    |mul_19s_12ns_31_1_1_U33  |mul_19s_12ns_31_1_1  |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U28   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U29   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U30   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U31   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_19s_19s_32_1_1_U32   |mul_19s_19s_32_1_1   |        0|   1|  0|   6|    0|
    |mul_29ns_19s_39_1_1_U22  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U23  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U24  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U25  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    |mul_29ns_19s_39_1_1_U26  |mul_29ns_19s_39_1_1  |        0|   2|  0|  32|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|  17|  0| 202|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |index_table_U       |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_index_table_RObkb  |        2|  0|   0|    0|  1024|   21|     1|        21504|
    |invert_sqr_table_U  |layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_invert_sqr_tabcud  |        2|  0|   0|    0|  1024|   29|     1|        29696|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                                                  |        4|  0|   0|    0|  2048|   50|     2|        51200|
    +--------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln109_1_fu_219_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_2_fu_225_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_3_fu_231_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln109_fu_237_p2    |         +|   0|  0|  19|          19|          19|
    |add_ln116_1_fu_392_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_2_fu_398_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_3_fu_404_p2  |         +|   0|  0|  19|          19|          19|
    |add_ln116_fu_410_p2    |         +|   0|  0|  19|          19|          19|
    |add_ln64_fu_489_p2     |         +|   0|  0|  39|          32|          32|
    |sub_ln114_1_fu_273_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_2_fu_279_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_3_fu_285_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_4_fu_291_p2  |         -|   0|  0|  26|          19|          19|
    |sub_ln114_fu_267_p2    |         -|   0|  0|  26|          19|          19|
    |sub_ln63_fu_573_p2     |         -|   0|  0|  39|          32|          32|
    |sub_ln64_1_fu_523_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln64_fu_503_p2     |         -|   0|  0|  39|           1|          32|
    |icmp_ln52_fu_443_p2    |      icmp|   0|  0|  32|          25|           4|
    |icmp_ln55_fu_449_p2    |      icmp|   0|  0|  32|          25|          21|
    |icmp_ln63_fu_589_p2    |      icmp|   0|  0|  38|          31|           1|
    |icmp_ln65_fu_556_p2    |      icmp|   0|  0|  28|          21|          21|
    |high_3_fu_567_p3       |    select|   0|  0|  32|           1|          32|
    |low_4_fu_561_p3        |    select|   0|  0|  32|           1|          32|
    |mid_fu_543_p3          |    select|   0|  0|  32|           1|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 664|         418|         518|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  43|          8|    1|          8|
    |ap_return_0           |   9|          2|   16|         32|
    |ap_return_1           |   9|          2|   16|         32|
    |ap_return_2           |   9|          2|   16|         32|
    |ap_return_3           |   9|          2|   16|         32|
    |ap_return_4           |   9|          2|   16|         32|
    |deno_inver_1_reg_144  |  14|          3|   29|         87|
    |high_fu_84            |   9|          2|   32|         64|
    |low_fu_80             |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 120|         25|  174|        383|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln116_reg_749     |  19|   0|   19|          0|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |ap_return_0_preg      |  16|   0|   16|          0|
    |ap_return_1_preg      |  16|   0|   16|          0|
    |ap_return_2_preg      |  16|   0|   16|          0|
    |ap_return_3_preg      |  16|   0|   16|          0|
    |ap_return_4_preg      |  16|   0|   16|          0|
    |conv_i21_i_reg_774    |  14|   0|   21|          7|
    |deno_inver_1_reg_144  |  29|   0|   29|          0|
    |high_fu_84            |  32|   0|   32|          0|
    |low_fu_80             |  32|   0|   32|          0|
    |mid_reg_785           |  32|   0|   32|          0|
    |sub_ln114_1_reg_725   |  19|   0|   19|          0|
    |sub_ln114_2_reg_731   |  19|   0|   19|          0|
    |sub_ln114_3_reg_737   |  19|   0|   19|          0|
    |sub_ln114_4_reg_743   |  19|   0|   19|          0|
    |sub_ln114_reg_719     |  19|   0|   19|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 340|   0|  347|          7|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|  layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                                 data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                                 data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                                 data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                                 data_3_val|        scalar|
|data_4_val   |   in|   16|     ap_none|                                                                 data_4_val|        scalar|
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

