LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- simple 3-to-1 multiplexer module
-- based on labs from Altera
-- ftp://ftp.altera.com/up/pub/Altera_Material/11.1/Laboratory_Exercises/Digital_Logic/DE1/vhdl/lab1_VHDL.pdf

ENTITY part3 IS
	PORT ( S1: IN STD_LOGIC;
			 S2: IN STD_LOGIC;
			 U: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
			 V: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
			 W: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
			 M: OUT STD_LOGIC_VECTOR (1 DOWNTO 0));
END part2;

ARCHITECTURE Behavior OF part3 IS
BEGIN
	M(0)<=(NOT(S)AND X(0))OR(S AND Y(0));
	
	M(1)<=(NOT(S)AND X(1))OR(S AND Y(1));
	
	M(2)<=(NOT(S)AND X(2))OR(S AND Y(2));
	
	M(3)<=(NOT(S)AND X(3))OR(S AND Y(3));
END Behavior;