

================================================================
== Vivado HLS Report for 'PID_Controller'
================================================================
* Date:           Tue Oct 13 10:17:54 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        hls_fixedp_pid_prj
* Solution:       solution_fixedp
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  20.00|     17.03|        2.50|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
* FSM state operations: 

 <State 1>: 16.90ns
ST_1: Gd_V [1/1] 0.00ns
codeRepl:17  %Gd_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_1_V)

ST_1: max_lim_V [1/1] 0.00ns
codeRepl:20  %max_lim_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_4_V)

ST_1: min_lim_V [1/1] 0.00ns
codeRepl:21  %min_lim_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_5_V)

ST_1: p_Val2_s [1/1] 0.00ns
codeRepl:22  %p_Val2_s = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %din_0_V)

ST_1: p_Val2_1 [1/1] 0.00ns
codeRepl:23  %p_Val2_1 = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %din_1_V)

ST_1: pid_addsub_V [1/1] 2.32ns
codeRepl:32  %pid_addsub_V = sub i25 %p_Val2_s, %p_Val2_1

ST_1: tmp_6 [1/1] 2.42ns
codeRepl:33  %tmp_6 = icmp sgt i25 %pid_addsub_V, %max_lim_V

ST_1: e_V [1/1] 1.37ns
codeRepl:34  %e_V = select i1 %tmp_6, i25 %max_lim_V, i25 %pid_addsub_V

ST_1: tmp_7 [1/1] 2.42ns
codeRepl:35  %tmp_7 = icmp slt i25 %pid_addsub_V, %min_lim_V

ST_1: e_V_1 [1/1] 1.37ns
codeRepl:36  %e_V_1 = select i1 %tmp_7, i25 %min_lim_V, i25 %e_V

ST_1: OP1_V [1/1] 0.00ns
codeRepl:37  %OP1_V = sext i25 %Gd_V to i50

ST_1: OP2_V [1/1] 0.00ns
codeRepl:38  %OP2_V = sext i25 %e_V_1 to i50

ST_1: p_Val2_2 [1/1] 9.42ns
codeRepl:39  %p_Val2_2 = mul nsw i50 %OP2_V, %OP1_V

ST_1: p_Val2_5 [1/1] 0.00ns
codeRepl:40  %p_Val2_5 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_2, i32 15, i32 39)

ST_1: stg_20 [1/1] 0.00ns
codeRepl:66  call void @_ssdm_op_Write.ap_none.i25P(i25* %dout_1_V, i25 %e_V_1)


 <State 2>: 9.42ns
ST_2: Gi_V [1/1] 0.00ns
codeRepl:16  %Gi_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_0_V)

ST_2: OP1_V_1 [1/1] 0.00ns
codeRepl:41  %OP1_V_1 = sext i25 %Gi_V to i50

ST_2: p_Val2_3 [1/1] 9.42ns
codeRepl:42  %p_Val2_3 = mul nsw i50 %OP2_V, %OP1_V_1

ST_2: pid_mult2_V [1/1] 0.00ns
codeRepl:43  %pid_mult2_V = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_3, i32 15, i32 39)


 <State 3>: 13.11ns
ST_3: InitN_read [1/1] 0.00ns
codeRepl:12  %InitN_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %InitN)

ST_3: C_V [1/1] 0.00ns
codeRepl:18  %C_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_2_V)

ST_3: prev_yi_V_load [1/1] 0.00ns
codeRepl:24  %prev_yi_V_load = load i25* @prev_yi_V, align 4

ST_3: prev_x2_V_load [1/1] 0.00ns
codeRepl:25  %prev_x2_V_load = load i25* @prev_x2_V, align 4

ST_3: prev_x1_V_load [1/1] 0.00ns
codeRepl:26  %prev_x1_V_load = load i25* @prev_x1_V, align 4

ST_3: prev_yd_V_load [1/1] 0.00ns
codeRepl:27  %prev_yd_V_load = load i25* @prev_yd_V, align 4

ST_3: p_Val2_12 [1/1] 1.37ns
codeRepl:28  %p_Val2_12 = select i1 %InitN_read, i25 %prev_yi_V_load, i25 0

ST_3: p_Val2_9 [1/1] 1.37ns
codeRepl:29  %p_Val2_9 = select i1 %InitN_read, i25 %prev_x2_V_load, i25 0

ST_3: p_Val2_6 [1/1] 1.37ns
codeRepl:30  %p_Val2_6 = select i1 %InitN_read, i25 %prev_x1_V_load, i25 0

ST_3: prev_yd_V_load_s [1/1] 1.37ns
codeRepl:31  %prev_yd_V_load_s = select i1 %InitN_read, i25 %prev_yd_V_load, i25 0

ST_3: OP1_V_2 [1/1] 0.00ns
codeRepl:44  %OP1_V_2 = sext i25 %C_V to i50

ST_3: OP2_V_1 [1/1] 0.00ns
codeRepl:45  %OP2_V_1 = sext i25 %prev_yd_V_load_s to i50

ST_3: p_Val2_4 [1/1] 9.42ns
codeRepl:46  %p_Val2_4 = mul nsw i50 %OP2_V_1, %OP1_V_2

ST_3: p_Val2_8 [1/1] 0.00ns
codeRepl:47  %p_Val2_8 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_4, i32 15, i32 39)

ST_3: p_Val2_7 [1/1] 2.32ns
codeRepl:48  %p_Val2_7 = sub i25 %p_Val2_5, %p_Val2_6

ST_3: p_Val2_10 [1/1] 2.32ns
codeRepl:49  %p_Val2_10 = sub i25 %p_Val2_7, %p_Val2_8

ST_3: tmp [1/1] 1.91ns
codeRepl:50  %tmp = add i25 %pid_mult2_V, %p_Val2_12

ST_3: pid_addsub2_V [1/1] 1.91ns
codeRepl:51  %pid_addsub2_V = add i25 %tmp, %p_Val2_9

ST_3: stg_43 [1/1] 0.00ns
codeRepl:67  store i25 %p_Val2_10, i25* @prev_yd_V, align 4

ST_3: stg_44 [1/1] 0.00ns
codeRepl:68  store i25 %p_Val2_5, i25* @prev_x1_V, align 4

ST_3: stg_45 [1/1] 0.00ns
codeRepl:69  store i25 %pid_mult2_V, i25* @prev_x2_V, align 4


 <State 4>: 17.03ns
ST_4: Gp_V [1/1] 0.00ns
codeRepl:19  %Gp_V = call i25 @_ssdm_op_Read.ap_auto.i25P(i25* %coeff_3_V)

ST_4: tmp_1 [1/1] 2.42ns
codeRepl:52  %tmp_1 = icmp sgt i25 %pid_addsub2_V, %max_lim_V

ST_4: yi_V [1/1] 1.37ns
codeRepl:53  %yi_V = select i1 %tmp_1, i25 %max_lim_V, i25 %pid_addsub2_V

ST_4: tmp_2 [1/1] 2.42ns
codeRepl:54  %tmp_2 = icmp slt i25 %pid_addsub2_V, %min_lim_V

ST_4: p_Val2_15 [1/1] 1.37ns
codeRepl:55  %p_Val2_15 = select i1 %tmp_2, i25 %min_lim_V, i25 %yi_V

ST_4: OP1_V_3 [1/1] 0.00ns
codeRepl:56  %OP1_V_3 = sext i25 %Gp_V to i50

ST_4: p_Val2_13 [1/1] 9.42ns
codeRepl:57  %p_Val2_13 = mul nsw i50 %OP2_V, %OP1_V_3

ST_4: p_Val2_14 [1/1] 0.00ns
codeRepl:58  %p_Val2_14 = call i25 @_ssdm_op_PartSelect.i25.i50.i32.i32(i50 %p_Val2_13, i32 15, i32 39)

ST_4: tmp1 [1/1] 1.91ns
codeRepl:59  %tmp1 = add i25 %p_Val2_10, %p_Val2_14

ST_4: pid_addsub2_V_1 [1/1] 1.91ns
codeRepl:60  %pid_addsub2_V_1 = add i25 %tmp1, %p_Val2_15

ST_4: tmp_4 [1/1] 2.42ns
codeRepl:61  %tmp_4 = icmp sgt i25 %pid_addsub2_V_1, %max_lim_V

ST_4: tmp_V [1/1] 1.37ns
codeRepl:62  %tmp_V = select i1 %tmp_4, i25 %max_lim_V, i25 %pid_addsub2_V_1

ST_4: tmp_9 [1/1] 2.42ns
codeRepl:63  %tmp_9 = icmp slt i25 %pid_addsub2_V_1, %min_lim_V

ST_4: stg_59 [1/1] 0.00ns
codeRepl:70  store i25 %p_Val2_15, i25* @prev_yi_V, align 4


 <State 5>: 1.37ns
ST_5: stg_60 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i25* %din_1_V), !map !7

ST_5: stg_61 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i25* %din_0_V), !map !13

ST_5: stg_62 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_5_V), !map !19

ST_5: stg_63 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_4_V), !map !25

ST_5: stg_64 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_3_V), !map !31

ST_5: stg_65 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_2_V), !map !37

ST_5: stg_66 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_1_V), !map !43

ST_5: stg_67 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i25* %coeff_0_V), !map !47

ST_5: stg_68 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i25* %dout_1_V), !map !51

ST_5: stg_69 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i25* %dout_0_V), !map !55

ST_5: stg_70 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecBitsMap(i1 %InitN), !map !59

ST_5: stg_71 [1/1] 0.00ns
codeRepl:11  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @str) nounwind

ST_5: stg_72 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i25* %dout_0_V, i25* %dout_1_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: stg_73 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [14 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: stg_74 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [4 x i8]* @p_str4, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_5: tmp_V_1 [1/1] 1.37ns
codeRepl:64  %tmp_V_1 = select i1 %tmp_9, i25 %min_lim_V, i25 %tmp_V

ST_5: stg_76 [1/1] 0.00ns
codeRepl:65  call void @_ssdm_op_Write.ap_none.i25P(i25* %dout_0_V, i25 %tmp_V_1)

ST_5: stg_77 [1/1] 0.00ns
codeRepl:71  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
