// Seed: 3104633311
module module_0 (
    input wand id_0,
    input wire id_1,
    output tri1 id_2,
    output tri id_3,
    output wire id_4,
    input tri id_5,
    input uwire id_6,
    output wor id_7,
    output tri0 id_8,
    output wire id_9,
    input tri id_10,
    output tri0 id_11,
    output tri id_12,
    output uwire id_13,
    id_17,
    input tri1 id_14,
    input supply1 id_15,
    id_18
);
  wire id_19;
  parameter id_20 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wor id_2,
    output uwire id_3,
    input wor id_4,
    output wire id_5,
    id_15,
    output uwire id_6,
    output supply0 id_7,
    input supply0 id_8,
    output uwire id_9,
    output supply0 id_10,
    output logic id_11,
    input tri id_12,
    input supply1 id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_0,
      id_12,
      id_2,
      id_5,
      id_5,
      id_1,
      id_8,
      id_5,
      id_5,
      id_3,
      id_12,
      id_6,
      id_6,
      id_10,
      id_1,
      id_1
  );
  assign modCall_1.type_6 = 0;
  always id_11 <= -1'h0;
endmodule
