Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: fourDigitDisplay.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fourDigitDisplay.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fourDigitDisplay"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : fourDigitDisplay
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\mux4to1.v" into library work
Parsing module <mux4to1>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\Hex2Seg.v" into library work
Parsing module <Hex2Seg>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\decodeAnode.v" into library work
Parsing module <decodeAnode>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v" into library work
Parsing module <clkDiv10K>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\bin_cnt2.v" into library work
Parsing module <bin_cnt2>.
Analyzing Verilog file "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\fourDigitDisplay.v" into library work
Parsing module <fourDigitDisplay>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fourDigitDisplay>.

Elaborating module <clkDiv10K>.
WARNING:HDLCompiler:413 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v" Line 39: Result of 15-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v" Line 44: Result of 15-bit expression is truncated to fit in 14-bit target.

Elaborating module <mux4to1>.

Elaborating module <Hex2Seg>.
WARNING:HDLCompiler:1127 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\fourDigitDisplay.v" Line 58: Assignment to uselessWire ignored, since the identifier is never used

Elaborating module <bin_cnt2>.
WARNING:HDLCompiler:189 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\fourDigitDisplay.v" Line 63: Size mismatch in connection of port <Reset>. Formal port size is 1-bit while actual signal size is 32-bit.

Elaborating module <decodeAnode>.
WARNING:HDLCompiler:189 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\fourDigitDisplay.v" Line 66: Size mismatch in connection of port <En>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:634 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\fourDigitDisplay.v" Line 37: Net <decPt> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fourDigitDisplay>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\fourDigitDisplay.v".
WARNING:Xst:647 - Input <W> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Y> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decPts<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <decPts<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <signs<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <signs<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\fourDigitDisplay.v" line 58: Output port <DP> of the instance <U3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <decPt> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <fourDigitDisplay> synthesized.

Synthesizing Unit <clkDiv10K>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\clkDiv10K.v".
    Found 1-bit register for signal <clk_out>.
    Found 14-bit register for signal <div_count>.
    Found 14-bit adder for signal <div_count[13]_GND_2_o_add_4_OUT> created at line 44.
    Found 14-bit comparator greater for signal <div_count[13]_GND_2_o_LessThan_2_o> created at line 37
    Found 14-bit comparator greater for signal <div_count[13]_PWR_2_o_LessThan_4_o> created at line 42
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clkDiv10K> synthesized.

Synthesizing Unit <mux4to1>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\mux4to1.v".
    Found 4-bit 4-to-1 multiplexer for signal <Out> created at line 27.
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux4to1> synthesized.

Synthesizing Unit <Hex2Seg>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\Hex2Seg.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Hex2Seg> synthesized.

Synthesizing Unit <bin_cnt2>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\bin_cnt2.v".
    Found 2-bit register for signal <cnt>.
    Found 4x2-bit Read Only RAM for signal <cnt[1]_GND_5_o_mux_10_OUT>
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <cnt> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
Unit <bin_cnt2> synthesized.

Synthesizing Unit <decodeAnode>.
    Related source file is "\\ece-homes.ece.wpi.edu\ssargent\ECE 2029\ECE2029Lab4\decodeAnode.v".
    Summary:
	inferred   2 Multiplexer(s).
Unit <decodeAnode> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 14-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 14-bit register                                       : 1
 2-bit register                                        : 1
# Comparators                                          : 2
 14-bit comparator greater                             : 2
# Multiplexers                                         : 4
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <bin_cnt2>.
INFO:Xst:3231 - The small RAM <Mram_cnt[1]_GND_5_o_mux_10_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cnt>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <bin_cnt2> synthesized (advanced).

Synthesizing (advanced) Unit <clkDiv10K>.
The following registers are absorbed into counter <div_count>: 1 register on signal <div_count>.
Unit <clkDiv10K> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x2-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 14-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 2
 14-bit comparator greater                             : 2
# Multiplexers                                         : 4
 4-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fourDigitDisplay> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fourDigitDisplay, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 17
 Flip-Flops                                            : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fourDigitDisplay.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 80
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 13
#      LUT2                        : 5
#      LUT4                        : 6
#      LUT5                        : 7
#      LUT6                        : 18
#      MUXCY                       : 13
#      VCC                         : 1
#      XORCY                       : 14
# FlipFlops/Latches                : 17
#      FD                          : 16
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              17  out of  18224     0%  
 Number of Slice LUTs:                   51  out of   9112     0%  
    Number used as Logic:                51  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      34  out of     51    66%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:    17  out of     51    33%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          37
 Number of bonded IOBs:                  25  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/clk_out                         | NONE(U4/cnt_1)         | 2     |
CLK                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.439ns (Maximum Frequency: 290.786MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.276ns
   Maximum combinational path delay: 6.579ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_out'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            U4/cnt_0 (FF)
  Destination:       U4/cnt_0 (FF)
  Source Clock:      U1/clk_out rising
  Destination Clock: U1/clk_out rising

  Data Path: U4/cnt_0 to U4/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   0.908  U4/cnt_0 (U4/cnt_0)
     INV:I->O              1   0.206   0.579  U4/Mram_cnt[1]_GND_5_o_mux_10_OUT12_INV_0 (U4/Mram_cnt[1]_GND_5_o_mux_10_OUT)
     FD:D                      0.102          U4/cnt_0
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.439ns (frequency: 290.786MHz)
  Total number of paths / destination ports: 267 / 16
-------------------------------------------------------------------------
Delay:               3.439ns (Levels of Logic = 2)
  Source:            U1/div_count_8 (FF)
  Destination:       U1/clk_out (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: U1/div_count_8 to U1/clk_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  U1/div_count_8 (U1/div_count_8)
     LUT6:I1->O            1   0.203   0.580  U1/div_count[13]_GND_2_o_LessThan_2_o11 (U1/div_count[13]_GND_2_o_LessThan_2_o1)
     LUT6:I5->O            1   0.205   0.579  U1/div_count[13]_GND_2_o_LessThan_2_o12 (U1/div_count[13]_GND_2_o_LessThan_2_o)
     FDR:R                     0.430          U1/clk_out
    ----------------------------------------
    Total                      3.439ns (1.285ns logic, 2.154ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_out'
  Total number of paths / destination ports: 80 / 12
-------------------------------------------------------------------------
Offset:              6.276ns (Levels of Logic = 3)
  Source:            U4/cnt_0 (FF)
  Destination:       segs<6> (PAD)
  Source Clock:      U1/clk_out rising

  Data Path: U4/cnt_0 to segs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.156  U4/cnt_0 (U4/cnt_0)
     LUT4:I0->O            7   0.203   1.118  U6/Mmux_Out41 (inputCurrent<3>)
     LUT5:I0->O            1   0.203   0.579  U3/Mmux_segs21 (segs_1_OBUF)
     OBUF:I->O                 2.571          segs_1_OBUF (segs<1>)
    ----------------------------------------
    Total                      6.276ns (3.424ns logic, 2.852ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 72 / 8
-------------------------------------------------------------------------
Delay:               6.579ns (Levels of Logic = 4)
  Source:            Z<0> (PAD)
  Destination:       segs<6> (PAD)

  Data Path: Z<0> to segs<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  Z_0_IBUF (Z_0_IBUF)
     LUT4:I2->O            7   0.203   1.118  U6/Mmux_Out11 (inputCurrent<0>)
     LUT5:I0->O            1   0.203   0.579  U3/Mmux_segs31 (segs_2_OBUF)
     OBUF:I->O                 2.571          segs_2_OBUF (segs<2>)
    ----------------------------------------
    Total                      6.579ns (4.199ns logic, 2.380ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.439|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock U1/clk_out
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
U1/clk_out     |    2.242|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.58 secs
 
--> 

Total memory usage is 256408 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    3 (   0 filtered)

