#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f29b780bf0 .scope module, "mips_16b_test1" "mips_16b_test1" 2 25;
 .timescale -9 -12;
v0x55f29b8f3410_0 .net "alu_op_id", 3 0, v0x55f29b8ee6a0_0;  1 drivers
v0x55f29b8f34f0_0 .net "alu_out_ex", 31 0, v0x55f29b8ee910_0;  1 drivers
v0x55f29b8f35b0_0 .net "alu_out_mem", 31 0, v0x55f29b8eea90_0;  1 drivers
v0x55f29b8f3650_0 .net "alu_src_id", 0 0, v0x55f29b8eeba0_0;  1 drivers
v0x55f29b8f36f0_0 .net "branch_ex", 4 0, v0x55f29b8eed70_0;  1 drivers
v0x55f29b8f3800_0 .net "branch_id", 4 0, v0x55f29b8eef60_0;  1 drivers
v0x55f29b8f38c0_0 .net "branch_stall_count", 31 0, v0x55f29b8ef040_0;  1 drivers
v0x55f29b8f3960_0 .var "clk", 0 0;
v0x55f29b8f3a00_0 .var "clk_en", 0 0;
v0x55f29b8f3b30_0 .net "cond_code_ex", 5 0, v0x55f29b8ef6c0_0;  1 drivers
v0x55f29b8f3bd0_0 .net "cycle_count", 31 0, v0x55f29b8ef870_0;  1 drivers
v0x55f29b8f3c70_0 .net "dest1_id", 4 0, v0x55f29b8ef950_0;  1 drivers
v0x55f29b8f3da0_0 .net "dest2_id", 4 0, v0x55f29b8efa10_0;  1 drivers
v0x55f29b8f3e40_0 .net "dest_reg_ex", 4 0, v0x55f29b8efb20_0;  1 drivers
v0x55f29b8f3f00_0 .net "dest_reg_mem", 4 0, v0x55f29b8efc30_0;  1 drivers
v0x55f29b8f3fc0_0 .net "instr_count", 31 0, v0x55f29b8f0240_0;  1 drivers
v0x55f29b8f4080_0 .net "instr_if", 31 0, v0x55f29b8f0320_0;  1 drivers
v0x55f29b8f4120_0 .net "load_stall_count", 31 0, v0x55f29b8f0520_0;  1 drivers
v0x55f29b8f41e0_0 .net "mem2reg_ex", 0 0, v0x55f29b8f05e0_0;  1 drivers
v0x55f29b8f4280_0 .net "mem2reg_id", 0 0, v0x55f29b8f0760_0;  1 drivers
v0x55f29b8f4320_0 .net "mem2reg_mem", 0 0, v0x55f29b8f0820_0;  1 drivers
v0x55f29b8f43c0_0 .net "mem_r_ex", 0 0, v0x55f29b8f0b80_0;  1 drivers
v0x55f29b8f4460_0 .net "mem_r_id", 0 0, v0x55f29b8f0d30_0;  1 drivers
v0x55f29b8f4500_0 .net "mem_w_ex", 0 0, v0x55f29b8f0ee0_0;  1 drivers
v0x55f29b8f45a0_0 .net "mem_w_id", 0 0, v0x55f29b8f1090_0;  1 drivers
v0x55f29b8f4670_0 .net "next_pc_id", 31 0, v0x55f29b8f1350_0;  1 drivers
v0x55f29b8f4710_0 .net "next_pc_if", 31 0, v0x55f29b8f1520_0;  1 drivers
v0x55f29b8f47b0_0 .net "offset_pc_ex", 31 0, v0x55f29b8f1720_0;  1 drivers
v0x55f29b8f4880_0 .net "pc", 31 0, v0x55f29b8f1800_0;  1 drivers
v0x55f29b8f49b0_0 .net "pc_offset_id", 31 0, v0x55f29b8f19a0_0;  1 drivers
v0x55f29b8f4ae0_0 .net "r_data1_id", 31 0, v0x55f29b8f1bc0_0;  1 drivers
v0x55f29b8f4b80_0 .net "r_data2_id", 31 0, v0x55f29b8f20c0_0;  1 drivers
v0x55f29b8f4c40_0 .net "read_data_mem", 31 0, v0x55f29b8f21b0_0;  1 drivers
v0x55f29b8f4d00_0 .net "reg_data2_ex", 31 0, v0x55f29b8f22a0_0;  1 drivers
v0x55f29b8f4dc0_0 .net "reg_dst_id", 0 0, v0x55f29b8f25c0_0;  1 drivers
v0x55f29b8f4e60_0 .net "reg_write_ex", 0 0, v0x55f29b8f27a0_0;  1 drivers
v0x55f29b8f4f30_0 .net "reg_write_id", 0 0, v0x55f29b8f28e0_0;  1 drivers
v0x55f29b8f5000_0 .net "reg_write_mem", 0 0, v0x55f29b8f2980_0;  1 drivers
v0x55f29b8f50a0_0 .var "reset", 0 0;
v0x55f29b8f5140_0 .net "source1_id", 4 0, v0x55f29b8f2d90_0;  1 drivers
S_0x55f29b835fc0 .scope module, "uut" "mips_16b" 2 72, 3 21 0, S_0x55f29b780bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_en"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 32 "next_pc_if"
    .port_info 4 /OUTPUT 32 "instr_if"
    .port_info 5 /OUTPUT 1 "reg_write_id"
    .port_info 6 /OUTPUT 1 "mem2reg_id"
    .port_info 7 /OUTPUT 5 "branch_id"
    .port_info 8 /OUTPUT 1 "mem_w_id"
    .port_info 9 /OUTPUT 1 "mem_r_id"
    .port_info 10 /OUTPUT 1 "reg_dst_id"
    .port_info 11 /OUTPUT 1 "alu_src_id"
    .port_info 12 /OUTPUT 4 "alu_op_id"
    .port_info 13 /OUTPUT 32 "next_pc_id"
    .port_info 14 /OUTPUT 32 "r_data1_id"
    .port_info 15 /OUTPUT 32 "r_data2_id"
    .port_info 16 /OUTPUT 32 "pc_offset_id"
    .port_info 17 /OUTPUT 5 "dest1_id"
    .port_info 18 /OUTPUT 5 "dest2_id"
    .port_info 19 /OUTPUT 5 "source1_id"
    .port_info 20 /OUTPUT 1 "reg_write_ex"
    .port_info 21 /OUTPUT 1 "mem2reg_ex"
    .port_info 22 /OUTPUT 5 "branch_ex"
    .port_info 23 /OUTPUT 1 "mem_w_ex"
    .port_info 24 /OUTPUT 1 "mem_r_ex"
    .port_info 25 /OUTPUT 32 "offset_pc_ex"
    .port_info 26 /OUTPUT 6 "cond_code_ex"
    .port_info 27 /OUTPUT 32 "alu_out_ex"
    .port_info 28 /OUTPUT 32 "reg_data2_ex"
    .port_info 29 /OUTPUT 5 "dest_reg_ex"
    .port_info 30 /OUTPUT 1 "reg_write_mem"
    .port_info 31 /OUTPUT 1 "mem2reg_mem"
    .port_info 32 /OUTPUT 32 "read_data_mem"
    .port_info 33 /OUTPUT 32 "alu_out_mem"
    .port_info 34 /OUTPUT 5 "dest_reg_mem"
    .port_info 35 /OUTPUT 32 "pc"
    .port_info 36 /OUTPUT 32 "cycle_count"
    .port_info 37 /OUTPUT 32 "instr_count"
    .port_info 38 /OUTPUT 32 "load_stall_count"
    .port_info 39 /OUTPUT 32 "branch_stall_count"
L_0x55f29b94c280 .functor BUFZ 1, v0x55f29b8f28e0_0, C4<0>, C4<0>, C4<0>;
L_0x55f29b94c2f0 .functor BUFZ 1, v0x55f29b8f0760_0, C4<0>, C4<0>, C4<0>;
L_0x55f29b94c360 .functor BUFZ 5, v0x55f29b8eef60_0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f29b94c3d0 .functor BUFZ 1, v0x55f29b8f1090_0, C4<0>, C4<0>, C4<0>;
L_0x55f29b94c440 .functor BUFZ 1, v0x55f29b8f0d30_0, C4<0>, C4<0>, C4<0>;
L_0x55f29b94c4b0 .functor BUFZ 1, v0x55f29b8f27a0_0, C4<0>, C4<0>, C4<0>;
L_0x55f29b94c520 .functor BUFZ 1, v0x55f29b8f05e0_0, C4<0>, C4<0>, C4<0>;
L_0x55f29b94c590 .functor AND 1, v0x55f29b8f3960_0, v0x55f29b8ef600_0, C4<1>, C4<1>;
v0x55f29b8ee460_0 .net "RFread_data1_wire", 31 0, L_0x55f29b919bc0;  1 drivers
v0x55f29b8ee540_0 .net "RFread_data2_wire", 31 0, L_0x55f29b919e90;  1 drivers
v0x55f29b8ee600_0 .net "addr_offset_wire", 31 0, L_0x55f29b92e110;  1 drivers
v0x55f29b8ee6a0_0 .var "alu_op_id", 3 0;
v0x55f29b8ee7b0_0 .net "alu_op_wire", 3 0, v0x55f29b885320_0;  1 drivers
v0x55f29b8ee910_0 .var "alu_out_ex", 31 0;
v0x55f29b8ee9d0_0 .net "alu_out_ex_wire", 31 0, v0x55f29b742730_0;  1 drivers
v0x55f29b8eea90_0 .var "alu_out_mem", 31 0;
v0x55f29b8eeba0_0 .var "alu_src_id", 0 0;
v0x55f29b8eecd0_0 .net "alu_src_wire", 0 0, v0x55f29b885400_0;  1 drivers
v0x55f29b8eed70_0 .var "branch_ex", 4 0;
v0x55f29b8eee80_0 .net "branch_ex_wire", 4 0, L_0x55f29b94c360;  1 drivers
v0x55f29b8eef60_0 .var "branch_id", 4 0;
v0x55f29b8ef040_0 .var "branch_stall_count", 31 0;
v0x55f29b8ef120_0 .net "branch_wire", 4 0, L_0x55f29b9191c0;  1 drivers
v0x55f29b8ef1e0_0 .net "clk", 0 0, v0x55f29b8f3960_0;  1 drivers
v0x55f29b8ef280_0 .net "clk_en", 0 0, v0x55f29b8f3a00_0;  1 drivers
v0x55f29b8ef450_0 .net "clock", 0 0, L_0x55f29b94c590;  1 drivers
v0x55f29b8ef510_0 .net "clockOFF", 0 0, v0x55f29b8858a0_0;  1 drivers
v0x55f29b8ef600_0 .var "clock_enable", 0 0;
v0x55f29b8ef6c0_0 .var "cond_code_ex", 5 0;
v0x55f29b8ef780_0 .net "cond_code_wire", 5 0, L_0x55f29b940db0;  1 drivers
v0x55f29b8ef870_0 .var "cycle_count", 31 0;
v0x55f29b8ef950_0 .var "dest1_id", 4 0;
v0x55f29b8efa10_0 .var "dest2_id", 4 0;
v0x55f29b8efb20_0 .var "dest_reg_ex", 4 0;
v0x55f29b8efc30_0 .var "dest_reg_mem", 4 0;
v0x55f29b8efd40_0 .net "dest_reg_wire", 4 0, L_0x55f29b92f260;  1 drivers
v0x55f29b8efe50_0 .net "dest_wire", 4 0, L_0x55f29b9195c0;  1 drivers
v0x55f29b8eff10_0 .net "forwarding_mux1_ctrl", 1 0, v0x55f29b8edcc0_0;  1 drivers
v0x55f29b8effb0_0 .net "forwarding_mux2_ctrl", 1 0, v0x55f29b8eddb0_0;  1 drivers
v0x55f29b8f0070_0 .net "full_instr", 31 0, L_0x55f29b906090;  1 drivers
v0x55f29b8f0180_0 .net "immed16_wire", 31 0, L_0x55f29b91a260;  1 drivers
v0x55f29b8f0240_0 .var "instr_count", 31 0;
v0x55f29b8f0320_0 .var "instr_if", 31 0;
v0x55f29b8f03e0_0 .net "jmp", 0 0, v0x55f29b885ad0_0;  1 drivers
v0x55f29b8f0480_0 .net "jump_addr", 31 0, L_0x55f29b9198b0;  1 drivers
v0x55f29b8f0520_0 .var "load_stall_count", 31 0;
v0x55f29b8f05e0_0 .var "mem2reg_ex", 0 0;
v0x55f29b8f06a0_0 .net "mem2reg_ex_wire", 0 0, L_0x55f29b94c2f0;  1 drivers
v0x55f29b8f0760_0 .var "mem2reg_id", 0 0;
v0x55f29b8f0820_0 .var "mem2reg_mem", 0 0;
v0x55f29b8f08c0_0 .net "mem2reg_mem_wire", 0 0, L_0x55f29b94c520;  1 drivers
v0x55f29b8f0980_0 .net "mem2reg_wire", 0 0, v0x55f29b885b90_0;  1 drivers
v0x55f29b8f0a70_0 .net "mem_data_wire", 31 0, v0x55f29b8ebaf0_0;  1 drivers
v0x55f29b8f0b80_0 .var "mem_r_ex", 0 0;
v0x55f29b8f0c70_0 .net "mem_r_ex_wire", 0 0, L_0x55f29b94c440;  1 drivers
v0x55f29b8f0d30_0 .var "mem_r_id", 0 0;
v0x55f29b8f0df0_0 .net "mem_r_wire", 0 0, v0x55f29b885c50_0;  1 drivers
v0x55f29b8f0ee0_0 .var "mem_w_ex", 0 0;
v0x55f29b8f0fd0_0 .net "mem_w_ex_wire", 0 0, L_0x55f29b94c3d0;  1 drivers
v0x55f29b8f1090_0 .var "mem_w_id", 0 0;
v0x55f29b8f1150_0 .net "mem_w_wire", 0 0, v0x55f29b885d10_0;  1 drivers
v0x55f29b8f1240_0 .net "next_pc", 31 0, L_0x55f29b918290;  1 drivers
v0x55f29b8f1350_0 .var "next_pc_id", 31 0;
v0x55f29b8f1460_0 .net "next_pc_id_wire", 31 0, L_0x55f29b918b50;  1 drivers
v0x55f29b8f1520_0 .var "next_pc_if", 31 0;
v0x55f29b8f1610_0 .net "offset_ex_wire", 31 0, L_0x55f29b940350;  1 drivers
v0x55f29b8f1720_0 .var "offset_pc_ex", 31 0;
v0x55f29b8f1800_0 .var "pc", 31 0;
v0x55f29b8f18c0_0 .net "pc_addr_mux_out", 31 0, L_0x55f29b8f51e0;  1 drivers
v0x55f29b8f19a0_0 .var "pc_offset_id", 31 0;
v0x55f29b8f1a60_0 .net "pc_src_wire", 0 0, v0x55f29b8b8b10_0;  1 drivers
v0x55f29b8f1b00_0 .net "pc_val", 31 0, L_0x55f29b8f52a0;  1 drivers
v0x55f29b8f1bc0_0 .var "r_data1_id", 31 0;
v0x55f29b8f20c0_0 .var "r_data2_id", 31 0;
v0x55f29b8f21b0_0 .var "read_data_mem", 31 0;
v0x55f29b8f22a0_0 .var "reg_data2_ex", 31 0;
v0x55f29b8f2390_0 .net "reg_data2_wire", 31 0, L_0x55f29b92e350;  1 drivers
v0x55f29b8f2430_0 .net "reg_dest_mem_wire", 4 0, L_0x55f29b94bc20;  1 drivers
v0x55f29b8f24d0_0 .net "reg_dest_wire", 0 0, v0x55f29b885dd0_0;  1 drivers
v0x55f29b8f25c0_0 .var "reg_dst_id", 0 0;
v0x55f29b8f26b0_0 .net "reg_rw_wire", 0 0, v0x55f29b885e90_0;  1 drivers
v0x55f29b8f27a0_0 .var "reg_write_ex", 0 0;
v0x55f29b8f2840_0 .net "reg_write_ex_wire", 0 0, L_0x55f29b94c280;  1 drivers
v0x55f29b8f28e0_0 .var "reg_write_id", 0 0;
v0x55f29b8f2980_0 .var "reg_write_mem", 0 0;
v0x55f29b8f2a70_0 .net "reg_write_mem_wire", 0 0, L_0x55f29b94c4b0;  1 drivers
v0x55f29b8f2b10_0 .net "reset", 0 0, v0x55f29b8f50a0_0;  1 drivers
v0x55f29b8f2bb0_0 .net "rf_w_addr", 4 0, L_0x55f29b94bf30;  1 drivers
v0x55f29b8f2c50_0 .net "rf_w_data", 31 0, L_0x55f29b94c0c0;  1 drivers
v0x55f29b8f2cf0_0 .net "rw_addr_mem_wire", 31 0, L_0x55f29b94bb60;  1 drivers
v0x55f29b8f2d90_0 .var "source1_id", 4 0;
v0x55f29b8f2e30_0 .net "source1_wire", 4 0, L_0x55f29b919440;  1 drivers
v0x55f29b8f2ed0_0 .net "source_wire", 4 0, L_0x55f29b919500;  1 drivers
E_0x55f29b548de0 .event posedge, v0x55f29b8ef450_0;
E_0x55f29b5c0b80 .event edge, v0x55f29b8858a0_0, v0x55f29b8ef280_0;
E_0x55f29b5c0cc0 .event posedge, v0x55f29b8ef1e0_0;
L_0x55f29b8f51e0 .functor MUXZ 32, L_0x55f29b918290, L_0x55f29b92e110, v0x55f29b8b8b10_0, C4<>;
L_0x55f29b8f52a0 .functor MUXZ 32, L_0x55f29b8f51e0, L_0x55f29b9198b0, v0x55f29b885ad0_0, C4<>;
S_0x55f29b7ee730 .scope module, "EX" "stage3" 3 146, 4 21 0, S_0x55f29b835fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "offset_out"
    .port_info 1 /OUTPUT 6 "cond_codes"
    .port_info 2 /OUTPUT 32 "alu_out"
    .port_info 3 /OUTPUT 32 "regData2_out"
    .port_info 4 /OUTPUT 5 "dest_reg_out"
    .port_info 5 /INPUT 32 "p_count"
    .port_info 6 /INPUT 32 "pc_offset"
    .port_info 7 /INPUT 32 "alu_ip1"
    .port_info 8 /INPUT 32 "regData2"
    .port_info 9 /INPUT 4 "alu_ctrl"
    .port_info 10 /INPUT 5 "src"
    .port_info 11 /INPUT 5 "dest"
    .port_info 12 /INPUT 1 "alu_ip2_source"
    .port_info 13 /INPUT 1 "reg_dest_ctrl"
    .port_info 14 /INPUT 32 "wb_w_data"
    .port_info 15 /INPUT 32 "mem_alu_out"
    .port_info 16 /INPUT 2 "forwd_mux1_ctrl"
    .port_info 17 /INPUT 2 "forwd_mux2_ctrl"
L_0x55f29b92e350 .functor BUFZ 32, v0x55f29b8f20c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f29b87e920_0 .net "alu_ctrl", 3 0, v0x55f29b8ee6a0_0;  alias, 1 drivers
v0x55f29b87ea00_0 .net "alu_ip1", 31 0, v0x55f29b8f1bc0_0;  alias, 1 drivers
v0x55f29b87ead0_0 .net "alu_ip2", 31 0, L_0x55f29b92f130;  1 drivers
v0x55f29b87eba0_0 .net "alu_ip2_source", 0 0, v0x55f29b8eeba0_0;  alias, 1 drivers
v0x55f29b87ec70_0 .net "alu_out", 31 0, v0x55f29b742730_0;  alias, 1 drivers
v0x55f29b87edb0_0 .net "cond_codes", 5 0, L_0x55f29b940db0;  alias, 1 drivers
v0x55f29b87ee50_0 .net "dest", 4 0, v0x55f29b8efa10_0;  alias, 1 drivers
v0x55f29b87ef20_0 .net "dest_reg_out", 4 0, L_0x55f29b92f260;  alias, 1 drivers
v0x55f29b87eff0_0 .net "error2_wire", 0 0, L_0x55f29b940a00;  1 drivers
v0x55f29b87f150_0 .net "forwd_mux1_ctrl", 1 0, v0x55f29b8edcc0_0;  alias, 1 drivers
v0x55f29b87f220_0 .net "forwd_mux1_out", 31 0, L_0x55f29b92eb60;  1 drivers
v0x55f29b87f2c0_0 .net "forwd_mux2_ctrl", 1 0, v0x55f29b8eddb0_0;  alias, 1 drivers
v0x55f29b87f390_0 .net "forwd_mux2_out", 31 0, L_0x55f29b92f090;  1 drivers
v0x55f29b87f430_0 .net "mem_alu_out", 31 0, v0x55f29b8ee910_0;  alias, 1 drivers
v0x55f29b87f540_0 .net "offset_out", 31 0, L_0x55f29b940350;  alias, 1 drivers
v0x55f29b87f600_0 .net "offset_shift_wire", 31 0, L_0x55f29b92e630;  1 drivers
v0x55f29b87f6f0_0 .net "p_count", 31 0, v0x55f29b8f1350_0;  alias, 1 drivers
v0x55f29b87f7b0_0 .net "pc_offset", 31 0, v0x55f29b8f19a0_0;  alias, 1 drivers
v0x55f29b87f8a0_0 .net "regData2", 31 0, v0x55f29b8f20c0_0;  alias, 1 drivers
v0x55f29b87f960_0 .net "regData2_out", 31 0, L_0x55f29b92e350;  alias, 1 drivers
v0x55f29b87fa20_0 .net "reg_dest_ctrl", 0 0, v0x55f29b8f25c0_0;  alias, 1 drivers
v0x55f29b87fac0_0 .net "src", 4 0, v0x55f29b8ef950_0;  alias, 1 drivers
v0x55f29b87fb90_0 .net "wb_w_data", 31 0, L_0x55f29b94c0c0;  alias, 1 drivers
S_0x55f29b869ab0 .scope module, "alu" "alu_16b" 4 64, 5 21 0, S_0x55f29b7ee730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "alu_out"
    .port_info 1 /OUTPUT 6 "cond_code"
    .port_info 2 /INPUT 32 "inA"
    .port_info 3 /INPUT 32 "inB"
    .port_info 4 /INPUT 4 "alu_ctrl"
P_0x55f29b5bb800 .param/l "EIGHT" 0 5 46, C4<0010>;
P_0x55f29b5bb840 .param/l "FIVE" 0 5 45, C4<0101>;
P_0x55f29b5bb880 .param/l "FOUR" 0 5 45, C4<0100>;
P_0x55f29b5bb8c0 .param/l "NINE" 0 5 46, C4<1010>;
P_0x55f29b5bb900 .param/l "ONE" 0 5 45, C4<0001>;
P_0x55f29b5bb940 .param/l "ONE_32b" 0 5 48, C4<00000000000000000000000000000001>;
P_0x55f29b5bb980 .param/l "SEVEN" 0 5 46, C4<0111>;
P_0x55f29b5bb9c0 .param/l "SIX" 0 5 46, C4<1101>;
P_0x55f29b5bba00 .param/l "THREE" 0 5 45, C4<0011>;
P_0x55f29b5bba40 .param/l "TWO" 0 5 45, C4<1001>;
P_0x55f29b5bba80 .param/l "ZERO_32b" 0 5 48, C4<00000000000000000000000000000000>;
v0x55f29b74ca00_0 .net "AorS", 0 0, L_0x55f29b940f10;  1 drivers
v0x55f29b74caa0_0 .net "LorR", 0 0, L_0x55f29b940fb0;  1 drivers
v0x55f29b74c620_0 .net "alu_ctrl", 3 0, v0x55f29b8ee6a0_0;  alias, 1 drivers
v0x55f29b74c6f0_0 .net "alu_in1", 15 0, L_0x55f29b940bd0;  1 drivers
v0x55f29b742640_0 .net "alu_in2", 15 0, L_0x55f29b940cc0;  1 drivers
v0x55f29b742730_0 .var "alu_out", 31 0;
v0x55f29b7b5020_0 .net "and_wire", 31 0, L_0x55f29b94b9e0;  1 drivers
v0x55f29b7b50f0_0 .net "carry_wire", 0 0, L_0x55f29b94a7e0;  1 drivers
v0x55f29b7ed9b0_0 .net "compare_wire", 4 0, L_0x55f29b94b540;  1 drivers
v0x55f29b7e5ca0_0 .net "cond_code", 5 0, L_0x55f29b940db0;  alias, 1 drivers
v0x55f29b7e5d40_0 .net "inA", 31 0, L_0x55f29b92eb60;  alias, 1 drivers
v0x55f29b7de020_0 .net "inB", 31 0, L_0x55f29b92f130;  alias, 1 drivers
v0x55f29b7d6280_0 .net "or_wire", 31 0, L_0x55f29b94baa0;  1 drivers
v0x55f29b7d6370_0 .net "shiftWire", 31 0, L_0x55f29b94aaf0;  1 drivers
v0x55f29b7ce570_0 .net "shift_amt", 4 0, L_0x55f29b941050;  1 drivers
v0x55f29b7ce640_0 .net "sumWire", 15 0, L_0x55f29b94a490;  1 drivers
E_0x55f29b5c0920/0 .event edge, v0x55f29b74f7b0_0, v0x55f29b789120_0, v0x55f29b788da0_0, v0x55f29b7f5730_0;
E_0x55f29b5c0920/1 .event edge, v0x55f29b8708a0_0, v0x55f29b74e690_0, v0x55f29b74c620_0, v0x55f29b86fc30_0;
E_0x55f29b5c0920/2 .event edge, v0x55f29b86eac0_0;
E_0x55f29b5c0920 .event/or E_0x55f29b5c0920/0, E_0x55f29b5c0920/1, E_0x55f29b5c0920/2;
L_0x55f29b940bd0 .part L_0x55f29b92eb60, 0, 16;
L_0x55f29b940cc0 .part L_0x55f29b92f130, 0, 16;
L_0x55f29b940db0 .concat [ 1 5 0 0], L_0x55f29b94a7e0, L_0x55f29b94b540;
L_0x55f29b940f10 .part v0x55f29b8ee6a0_0, 3, 1;
L_0x55f29b940fb0 .part v0x55f29b8ee6a0_0, 3, 1;
L_0x55f29b941050 .part L_0x55f29b92f130, 6, 5;
S_0x55f29b8696d0 .scope module, "ander" "ANDX" 5 60, 6 21 0, S_0x55f29b869ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
L_0x55f29b94b9e0 .functor AND 32, L_0x55f29b92eb60, L_0x55f29b92f130, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x55f29b86eac0_0 .net "in1", 31 0, L_0x55f29b92eb60;  alias, 1 drivers
v0x55f29b86fc30_0 .net "in2", 31 0, L_0x55f29b92f130;  alias, 1 drivers
v0x55f29b8708a0_0 .net "out", 31 0, L_0x55f29b94b9e0;  alias, 1 drivers
S_0x55f29b8692f0 .scope module, "comparator" "Xcompare" 5 58, 7 21 0, S_0x55f29b869ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "compare_out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 32 "alu_result"
v0x55f29b59abb0_0 .net *"_s12", 0 0, L_0x55f29b94ae60;  1 drivers
L_0x7f452b3fca38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b761af0_0 .net/2u *"_s14", 0 0, L_0x7f452b3fca38;  1 drivers
L_0x7f452b3fca80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b764fd0_0 .net/2u *"_s16", 0 0, L_0x7f452b3fca80;  1 drivers
v0x55f29b7617b0_0 .net *"_s18", 0 0, L_0x55f29b94af00;  1 drivers
v0x55f29b75fd50_0 .net *"_s2", 0 0, L_0x55f29b94ac30;  1 drivers
v0x55f29b75fe10_0 .net *"_s22", 0 0, L_0x55f29b94b090;  1 drivers
L_0x7f452b3fcac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b75b520_0 .net/2u *"_s24", 0 0, L_0x7f452b3fcac8;  1 drivers
L_0x7f452b3fcb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b75b5e0_0 .net/2u *"_s26", 0 0, L_0x7f452b3fcb10;  1 drivers
v0x55f29b75eeb0_0 .net *"_s28", 0 0, L_0x55f29b94b130;  1 drivers
v0x55f29b759de0_0 .net *"_s32", 0 0, L_0x55f29b94b2c0;  1 drivers
L_0x7f452b3fcb58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b759ea0_0 .net/2u *"_s34", 0 0, L_0x7f452b3fcb58;  1 drivers
L_0x7f452b3fcba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b75d2c0_0 .net/2u *"_s36", 0 0, L_0x7f452b3fcba0;  1 drivers
v0x55f29b759aa0_0 .net *"_s38", 0 0, L_0x55f29b94b360;  1 drivers
L_0x7f452b3fc9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b758040_0 .net/2u *"_s4", 0 0, L_0x7f452b3fc9a8;  1 drivers
L_0x7f452b3fcbe8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f29b753810_0 .net/2u *"_s43", 31 0, L_0x7f452b3fcbe8;  1 drivers
v0x55f29b7571a0_0 .net *"_s45", 0 0, L_0x55f29b94b720;  1 drivers
L_0x7f452b3fcc30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b757260_0 .net/2u *"_s47", 0 0, L_0x7f452b3fcc30;  1 drivers
L_0x7f452b3fcc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b752160_0 .net/2u *"_s49", 0 0, L_0x7f452b3fcc78;  1 drivers
v0x55f29b752220_0 .net *"_s51", 0 0, L_0x55f29b94b850;  1 drivers
L_0x7f452b3fc9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b7555b0_0 .net/2u *"_s6", 0 0, L_0x7f452b3fc9f0;  1 drivers
v0x55f29b751e20_0 .net *"_s8", 0 0, L_0x55f29b94acd0;  1 drivers
v0x55f29b74be20_0 .net "alu_result", 31 0, v0x55f29b742730_0;  alias, 1 drivers
v0x55f29b74f7b0_0 .net "compare_out", 4 0, L_0x55f29b94b540;  alias, 1 drivers
v0x55f29b74a6e0_0 .net "in1", 31 0, L_0x55f29b92eb60;  alias, 1 drivers
v0x55f29b74a7a0_0 .net "in2", 31 0, L_0x55f29b92f130;  alias, 1 drivers
L_0x55f29b94ac30 .cmp/eq 32, L_0x55f29b92eb60, L_0x55f29b92f130;
L_0x55f29b94acd0 .functor MUXZ 1, L_0x7f452b3fc9f0, L_0x7f452b3fc9a8, L_0x55f29b94ac30, C4<>;
L_0x55f29b94ae60 .cmp/ne 32, L_0x55f29b92eb60, L_0x55f29b92f130;
L_0x55f29b94af00 .functor MUXZ 1, L_0x7f452b3fca80, L_0x7f452b3fca38, L_0x55f29b94ae60, C4<>;
L_0x55f29b94b090 .cmp/gt 32, L_0x55f29b92f130, L_0x55f29b92eb60;
L_0x55f29b94b130 .functor MUXZ 1, L_0x7f452b3fcb10, L_0x7f452b3fcac8, L_0x55f29b94b090, C4<>;
L_0x55f29b94b2c0 .cmp/gt 32, L_0x55f29b92eb60, L_0x55f29b92f130;
L_0x55f29b94b360 .functor MUXZ 1, L_0x7f452b3fcba0, L_0x7f452b3fcb58, L_0x55f29b94b2c0, C4<>;
LS_0x55f29b94b540_0_0 .concat8 [ 1 1 1 1], L_0x55f29b94b850, L_0x55f29b94b360, L_0x55f29b94b130, L_0x55f29b94af00;
LS_0x55f29b94b540_0_4 .concat8 [ 1 0 0 0], L_0x55f29b94acd0;
L_0x55f29b94b540 .concat8 [ 4 1 0 0], LS_0x55f29b94b540_0_0, LS_0x55f29b94b540_0_4;
L_0x55f29b94b720 .cmp/eq 32, v0x55f29b742730_0, L_0x7f452b3fcbe8;
L_0x55f29b94b850 .functor MUXZ 1, L_0x7f452b3fcc78, L_0x7f452b3fcc30, L_0x55f29b94b720, C4<>;
S_0x55f29b868f10 .scope module, "lshf" "Xshifter" 5 55, 8 21 0, S_0x55f29b869ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "data"
    .port_info 2 /INPUT 5 "amt"
    .port_info 3 /INPUT 1 "direc"
v0x55f29b74dbc0_0 .net *"_s0", 31 0, L_0x55f29b94a920;  1 drivers
v0x55f29b74a3a0_0 .net *"_s2", 31 0, L_0x55f29b94a9c0;  1 drivers
v0x55f29b789120_0 .net "amt", 4 0, L_0x55f29b941050;  alias, 1 drivers
v0x55f29b7891e0_0 .net "data", 31 0, L_0x55f29b92eb60;  alias, 1 drivers
v0x55f29b788ce0_0 .net "direc", 0 0, L_0x55f29b940fb0;  alias, 1 drivers
v0x55f29b788da0_0 .net "result", 31 0, L_0x55f29b94aaf0;  alias, 1 drivers
L_0x55f29b94a920 .shift/r 32, L_0x55f29b92eb60, L_0x55f29b941050;
L_0x55f29b94a9c0 .shift/l 32, L_0x55f29b92eb60, L_0x55f29b941050;
L_0x55f29b94aaf0 .functor MUXZ 32, L_0x55f29b94a9c0, L_0x55f29b94a920, L_0x55f29b940fb0, C4<>;
S_0x55f29b787110 .scope module, "orer" "ORX" 5 62, 9 21 0, S_0x55f29b869ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out_or"
    .port_info 1 /INPUT 32 "ORin1"
    .port_info 2 /INPUT 32 "ORin2"
L_0x55f29b94baa0 .functor OR 32, L_0x55f29b92eb60, L_0x55f29b92f130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f29b788940_0 .net "ORin1", 31 0, L_0x55f29b92eb60;  alias, 1 drivers
v0x55f29b7f7110_0 .net "ORin2", 31 0, L_0x55f29b92f130;  alias, 1 drivers
v0x55f29b7f5730_0 .net "out_or", 31 0, L_0x55f29b94baa0;  alias, 1 drivers
S_0x55f29b75ff20 .scope module, "uadd" "Add_Sub_xbits" 5 52, 10 21 0, S_0x55f29b869ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 16 "sum"
    .port_info 1 /OUTPUT 1 "carry"
    .port_info 2 /INPUT 16 "Aa"
    .port_info 3 /INPUT 16 "Bb"
    .port_info 4 /INPUT 1 "add_sub_sel"
L_0x55f29b94a490 .functor BUFZ 16, L_0x55f29b94a000, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55f29b7540d0_0 .net "Aa", 15 0, L_0x55f29b940bd0;  alias, 1 drivers
v0x55f29b74ac00_0 .net "Bb", 15 0, L_0x55f29b940cc0;  alias, 1 drivers
L_0x7f452b3fc960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b74acc0_0 .net/2u *"_s162", 0 0, L_0x7f452b3fc960;  1 drivers
v0x55f29b7502a0_0 .net *"_s165", 0 0, L_0x55f29b94a5a0;  1 drivers
v0x55f29b750360_0 .net "add_sub_sel", 0 0, L_0x55f29b940f10;  alias, 1 drivers
v0x55f29b74fc50_0 .net "carry", 0 0, L_0x55f29b94a7e0;  alias, 1 drivers
v0x55f29b74fd10_0 .net "carry_wire", 15 0, L_0x55f29b94a2c0;  1 drivers
v0x55f29b74e690_0 .net "sum", 15 0, L_0x55f29b94a490;  alias, 1 drivers
v0x55f29b74e770_0 .net "temp_sum", 15 0, L_0x55f29b94a000;  1 drivers
L_0x55f29b9416c0 .part L_0x55f29b940bd0, 0, 1;
L_0x55f29b9417f0 .part L_0x55f29b940cc0, 0, 1;
L_0x55f29b941e90 .part L_0x55f29b940bd0, 1, 1;
L_0x55f29b942050 .part L_0x55f29b940cc0, 1, 1;
L_0x55f29b942180 .part L_0x55f29b94a2c0, 0, 1;
L_0x55f29b942760 .part L_0x55f29b940bd0, 2, 1;
L_0x55f29b942890 .part L_0x55f29b940cc0, 2, 1;
L_0x55f29b942930 .part L_0x55f29b94a2c0, 1, 1;
L_0x55f29b943090 .part L_0x55f29b940bd0, 3, 1;
L_0x55f29b9431c0 .part L_0x55f29b940cc0, 3, 1;
L_0x55f29b943260 .part L_0x55f29b94a2c0, 2, 1;
L_0x55f29b9438d0 .part L_0x55f29b940bd0, 4, 1;
L_0x55f29b943a70 .part L_0x55f29b940cc0, 4, 1;
L_0x55f29b943b10 .part L_0x55f29b94a2c0, 3, 1;
L_0x55f29b944220 .part L_0x55f29b940bd0, 5, 1;
L_0x55f29b944460 .part L_0x55f29b940cc0, 5, 1;
L_0x55f29b9446a0 .part L_0x55f29b94a2c0, 4, 1;
L_0x55f29b944c40 .part L_0x55f29b940bd0, 6, 1;
L_0x55f29b944e10 .part L_0x55f29b940cc0, 6, 1;
L_0x55f29b944eb0 .part L_0x55f29b94a2c0, 5, 1;
L_0x55f29b944d70 .part L_0x55f29b940bd0, 7, 1;
L_0x55f29b945620 .part L_0x55f29b940cc0, 7, 1;
L_0x55f29b945780 .part L_0x55f29b94a2c0, 6, 1;
L_0x55f29b945e40 .part L_0x55f29b940bd0, 8, 1;
L_0x55f29b946040 .part L_0x55f29b940cc0, 8, 1;
L_0x55f29b9460e0 .part L_0x55f29b94a2c0, 7, 1;
L_0x55f29b9468f0 .part L_0x55f29b940bd0, 9, 1;
L_0x55f29b946a20 .part L_0x55f29b940cc0, 9, 1;
L_0x55f29b946bb0 .part L_0x55f29b94a2c0, 8, 1;
L_0x55f29b9470a0 .part L_0x55f29b940bd0, 10, 1;
L_0x55f29b9472d0 .part L_0x55f29b940cc0, 10, 1;
L_0x55f29b947370 .part L_0x55f29b94a2c0, 9, 1;
L_0x55f29b947970 .part L_0x55f29b940bd0, 11, 1;
L_0x55f29b947aa0 .part L_0x55f29b940cc0, 11, 1;
L_0x55f29b947c60 .part L_0x55f29b94a2c0, 10, 1;
L_0x55f29b948150 .part L_0x55f29b940bd0, 12, 1;
L_0x55f29b947b40 .part L_0x55f29b940cc0, 12, 1;
L_0x55f29b9483b0 .part L_0x55f29b94a2c0, 11, 1;
L_0x55f29b9489e0 .part L_0x55f29b940bd0, 13, 1;
L_0x55f29b948b10 .part L_0x55f29b940cc0, 13, 1;
L_0x55f29b948d00 .part L_0x55f29b94a2c0, 12, 1;
L_0x55f29b9491f0 .part L_0x55f29b940bd0, 14, 1;
L_0x55f29b949480 .part L_0x55f29b940cc0, 14, 1;
L_0x55f29b949520 .part L_0x55f29b94a2c0, 13, 1;
L_0x55f29b949b80 .part L_0x55f29b940bd0, 15, 1;
L_0x55f29b949cb0 .part L_0x55f29b940cc0, 15, 1;
L_0x55f29b949ed0 .part L_0x55f29b94a2c0, 14, 1;
LS_0x55f29b94a000_0_0 .concat8 [ 1 1 1 1], L_0x55f29b9414f0, L_0x55f29b941be0, L_0x55f29b9424b0, L_0x55f29b942de0;
LS_0x55f29b94a000_0_4 .concat8 [ 1 1 1 1], L_0x55f29b943620, L_0x55f29b943f70, L_0x55f29b944990, L_0x55f29b9452e0;
LS_0x55f29b94a000_0_8 .concat8 [ 1 1 1 1], L_0x55f29b945b90, L_0x55f29b7c79c0, L_0x55f29b946ec0, L_0x55f29b947790;
LS_0x55f29b94a000_0_12 .concat8 [ 1 1 1 1], L_0x55f29b947f70, L_0x55f29b948800, L_0x55f29b949010, L_0x55f29b9499a0;
L_0x55f29b94a000 .concat8 [ 4 4 4 4], LS_0x55f29b94a000_0_0, LS_0x55f29b94a000_0_4, LS_0x55f29b94a000_0_8, LS_0x55f29b94a000_0_12;
LS_0x55f29b94a2c0_0_0 .concat8 [ 1 1 1 1], L_0x55f29b941630, L_0x55f29b941e00, L_0x55f29b9426d0, L_0x55f29b943000;
LS_0x55f29b94a2c0_0_4 .concat8 [ 1 1 1 1], L_0x55f29b943840, L_0x55f29b944190, L_0x55f29b944bb0, L_0x55f29b945500;
LS_0x55f29b94a2c0_0_8 .concat8 [ 1 1 1 1], L_0x55f29b945db0, L_0x55f29b946880, L_0x55f29b947030, L_0x55f29b947900;
LS_0x55f29b94a2c0_0_12 .concat8 [ 1 1 1 1], L_0x55f29b9480e0, L_0x55f29b948970, L_0x55f29b949180, L_0x55f29b949b10;
L_0x55f29b94a2c0 .concat8 [ 4 4 4 4], LS_0x55f29b94a2c0_0_0, LS_0x55f29b94a2c0_0_4, LS_0x55f29b94a2c0_0_8, LS_0x55f29b94a2c0_0_12;
L_0x55f29b94a5a0 .part L_0x55f29b94a2c0, 15, 1;
L_0x55f29b94a7e0 .functor MUXZ 1, L_0x55f29b94a5a0, L_0x7f452b3fc960, L_0x55f29b940f10, C4<>;
S_0x55f29b758210 .scope module, "FAS1" "Full_Add_Sub" 10 34, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b941250 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b9417f0, C4<0>, C4<0>;
L_0x55f29b941630 .functor OR 1, L_0x55f29b941410, L_0x55f29b9415a0, C4<0>, C4<0>;
v0x55f29b7bebd0_0 .net "a", 0 0, L_0x55f29b9416c0;  1 drivers
v0x55f29b7bec90_0 .net "b", 0 0, L_0x55f29b9417f0;  1 drivers
v0x55f29b7ed680_0 .net "b_in_wire", 0 0, L_0x55f29b941250;  1 drivers
v0x55f29b7e5970_0 .net "full_cin", 0 0, L_0x55f29b940f10;  alias, 1 drivers
v0x55f29b7be890_0 .net "full_cout", 0 0, L_0x55f29b941630;  1 drivers
v0x55f29b7ddc60_0 .net "full_sum", 0 0, L_0x55f29b9414f0;  1 drivers
v0x55f29b7ddd00_0 .net "h2_cout_wire", 0 0, L_0x55f29b9415a0;  1 drivers
v0x55f29b7d5f50_0 .net "h_cout_wire", 0 0, L_0x55f29b941410;  1 drivers
v0x55f29b7d5ff0_0 .net "h_sum_wire", 0 0, L_0x55f29b941310;  1 drivers
v0x55f29b7ce240_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b7846f0 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b758210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b941310 .functor XOR 1, L_0x55f29b9416c0, L_0x55f29b941250, C4<0>, C4<0>;
L_0x55f29b941410 .functor AND 1, L_0x55f29b9416c0, L_0x55f29b941250, C4<1>, C4<1>;
v0x55f29b794eb0_0 .net "a", 0 0, L_0x55f29b9416c0;  alias, 1 drivers
v0x55f29b78b600_0 .net "b", 0 0, L_0x55f29b941250;  alias, 1 drivers
v0x55f29b78b6c0_0 .net "h_carry", 0 0, L_0x55f29b941410;  alias, 1 drivers
v0x55f29b78af10_0 .net "h_sum", 0 0, L_0x55f29b941310;  alias, 1 drivers
S_0x55f29b782950 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b758210;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b9414f0 .functor XOR 1, L_0x55f29b941310, L_0x55f29b940f10, C4<0>, C4<0>;
L_0x55f29b9415a0 .functor AND 1, L_0x55f29b941310, L_0x55f29b940f10, C4<1>, C4<1>;
v0x55f29b789df0_0 .net "a", 0 0, L_0x55f29b941310;  alias, 1 drivers
v0x55f29b789e90_0 .net "b", 0 0, L_0x55f29b940f10;  alias, 1 drivers
v0x55f29b789560_0 .net "h_carry", 0 0, L_0x55f29b9415a0;  alias, 1 drivers
v0x55f29b7b5ce0_0 .net "h_sum", 0 0, L_0x55f29b9414f0;  alias, 1 drivers
S_0x55f29b77c9e0 .scope module, "FAS2" "Full_Add_Sub" 10 35, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b941890 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b942050, C4<0>, C4<0>;
L_0x55f29b941e00 .functor OR 1, L_0x55f29b941a70, L_0x55f29b941d20, C4<0>, C4<0>;
v0x55f29b7eccd0_0 .net "a", 0 0, L_0x55f29b941e90;  1 drivers
v0x55f29b7ecd90_0 .net "b", 0 0, L_0x55f29b942050;  1 drivers
v0x55f29b7e84a0_0 .net "b_in_wire", 0 0, L_0x55f29b941890;  1 drivers
v0x55f29b7ebe30_0 .net "full_cin", 0 0, L_0x55f29b942180;  1 drivers
v0x55f29b7e6d60_0 .net "full_cout", 0 0, L_0x55f29b941e00;  1 drivers
v0x55f29b7ea240_0 .net "full_sum", 0 0, L_0x55f29b941be0;  1 drivers
v0x55f29b7ea2e0_0 .net "h2_cout_wire", 0 0, L_0x55f29b941d20;  1 drivers
v0x55f29b7e6a20_0 .net "h_cout_wire", 0 0, L_0x55f29b941a70;  1 drivers
v0x55f29b7e6ac0_0 .net "h_sum_wire", 0 0, L_0x55f29b941970;  1 drivers
v0x55f29b7e4fc0_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b77ac40 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b77c9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b941970 .functor XOR 1, L_0x55f29b941e90, L_0x55f29b941890, C4<0>, C4<0>;
L_0x55f29b941a70 .functor AND 1, L_0x55f29b941e90, L_0x55f29b941890, C4<1>, C4<1>;
v0x55f29b7be460_0 .net "a", 0 0, L_0x55f29b941e90;  alias, 1 drivers
v0x55f29b7c6530_0 .net "b", 0 0, L_0x55f29b941890;  alias, 1 drivers
v0x55f29b7c65d0_0 .net "h_carry", 0 0, L_0x55f29b941a70;  alias, 1 drivers
v0x55f29b7f01b0_0 .net "h_sum", 0 0, L_0x55f29b941970;  alias, 1 drivers
S_0x55f29b774cd0 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b77c9e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b941be0 .functor XOR 1, L_0x55f29b941970, L_0x55f29b942180, C4<0>, C4<0>;
L_0x55f29b941d20 .functor AND 1, L_0x55f29b941970, L_0x55f29b942180, C4<1>, C4<1>;
v0x55f29b7f3b40_0 .net "a", 0 0, L_0x55f29b941970;  alias, 1 drivers
v0x55f29b7eea70_0 .net "b", 0 0, L_0x55f29b942180;  alias, 1 drivers
v0x55f29b7eeb10_0 .net "h_carry", 0 0, L_0x55f29b941d20;  alias, 1 drivers
v0x55f29b7f1f50_0 .net "h_sum", 0 0, L_0x55f29b941be0;  alias, 1 drivers
S_0x55f29b772f30 .scope module, "FAS3" "Full_Add_Sub" 10 36, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b9422b0 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b942890, C4<0>, C4<0>;
L_0x55f29b9426d0 .functor OR 1, L_0x55f29b942390, L_0x55f29b9425f0, C4<0>, C4<0>;
v0x55f29b7d8a80_0 .net "a", 0 0, L_0x55f29b942760;  1 drivers
v0x55f29b7d8b40_0 .net "b", 0 0, L_0x55f29b942890;  1 drivers
v0x55f29b7dc410_0 .net "b_in_wire", 0 0, L_0x55f29b9422b0;  1 drivers
v0x55f29b7d7340_0 .net "full_cin", 0 0, L_0x55f29b942930;  1 drivers
v0x55f29b7da820_0 .net "full_cout", 0 0, L_0x55f29b9426d0;  1 drivers
v0x55f29b7d7000_0 .net "full_sum", 0 0, L_0x55f29b9424b0;  1 drivers
v0x55f29b7d70a0_0 .net "h2_cout_wire", 0 0, L_0x55f29b9425f0;  1 drivers
v0x55f29b7d55a0_0 .net "h_cout_wire", 0 0, L_0x55f29b942390;  1 drivers
v0x55f29b7d5640_0 .net "h_sum_wire", 0 0, L_0x55f29b942320;  1 drivers
v0x55f29b7d0d70_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b76cfc0 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b772f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b942320 .functor XOR 1, L_0x55f29b942760, L_0x55f29b9422b0, C4<0>, C4<0>;
L_0x55f29b942390 .functor AND 1, L_0x55f29b942760, L_0x55f29b9422b0, C4<1>, C4<1>;
v0x55f29b7e0790_0 .net "a", 0 0, L_0x55f29b942760;  alias, 1 drivers
v0x55f29b7e0830_0 .net "b", 0 0, L_0x55f29b9422b0;  alias, 1 drivers
v0x55f29b7e4120_0 .net "h_carry", 0 0, L_0x55f29b942390;  alias, 1 drivers
v0x55f29b7df050_0 .net "h_sum", 0 0, L_0x55f29b942320;  alias, 1 drivers
S_0x55f29b76b220 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b772f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b9424b0 .functor XOR 1, L_0x55f29b942320, L_0x55f29b942930, C4<0>, C4<0>;
L_0x55f29b9425f0 .functor AND 1, L_0x55f29b942320, L_0x55f29b942930, C4<1>, C4<1>;
v0x55f29b7e2530_0 .net "a", 0 0, L_0x55f29b942320;  alias, 1 drivers
v0x55f29b7ded10_0 .net "b", 0 0, L_0x55f29b942930;  alias, 1 drivers
v0x55f29b7dedb0_0 .net "h_carry", 0 0, L_0x55f29b9425f0;  alias, 1 drivers
v0x55f29b7dd2b0_0 .net "h_sum", 0 0, L_0x55f29b9424b0;  alias, 1 drivers
S_0x55f29b7652b0 .scope module, "FAS4" "Full_Add_Sub" 10 37, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b942ab0 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b9431c0, C4<0>, C4<0>;
L_0x55f29b943000 .functor OR 1, L_0x55f29b942c70, L_0x55f29b942f20, C4<0>, C4<0>;
v0x55f29b7cc9f0_0 .net "a", 0 0, L_0x55f29b943090;  1 drivers
v0x55f29b7ccab0_0 .net "b", 0 0, L_0x55f29b9431c0;  1 drivers
v0x55f29b7c7920_0 .net "b_in_wire", 0 0, L_0x55f29b942ab0;  1 drivers
v0x55f29b7cae00_0 .net "full_cin", 0 0, L_0x55f29b943260;  1 drivers
v0x55f29b7c75e0_0 .net "full_cout", 0 0, L_0x55f29b943000;  1 drivers
v0x55f29b7c5b80_0 .net "full_sum", 0 0, L_0x55f29b942de0;  1 drivers
v0x55f29b7c5c20_0 .net "h2_cout_wire", 0 0, L_0x55f29b942f20;  1 drivers
v0x55f29b7c1350_0 .net "h_cout_wire", 0 0, L_0x55f29b942c70;  1 drivers
v0x55f29b7c13f0_0 .net "h_sum_wire", 0 0, L_0x55f29b942b70;  1 drivers
v0x55f29b7c4ce0_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b763510 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b7652b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b942b70 .functor XOR 1, L_0x55f29b943090, L_0x55f29b942ab0, C4<0>, C4<0>;
L_0x55f29b942c70 .functor AND 1, L_0x55f29b943090, L_0x55f29b942ab0, C4<1>, C4<1>;
v0x55f29b7d4700_0 .net "a", 0 0, L_0x55f29b943090;  alias, 1 drivers
v0x55f29b7d47a0_0 .net "b", 0 0, L_0x55f29b942ab0;  alias, 1 drivers
v0x55f29b7cf630_0 .net "h_carry", 0 0, L_0x55f29b942c70;  alias, 1 drivers
v0x55f29b7d2b10_0 .net "h_sum", 0 0, L_0x55f29b942b70;  alias, 1 drivers
S_0x55f29b75d5a0 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b7652b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b942de0 .functor XOR 1, L_0x55f29b942b70, L_0x55f29b943260, C4<0>, C4<0>;
L_0x55f29b942f20 .functor AND 1, L_0x55f29b942b70, L_0x55f29b943260, C4<1>, C4<1>;
v0x55f29b7cf360_0 .net "a", 0 0, L_0x55f29b942b70;  alias, 1 drivers
v0x55f29b7cd890_0 .net "b", 0 0, L_0x55f29b943260;  alias, 1 drivers
v0x55f29b7cd930_0 .net "h_carry", 0 0, L_0x55f29b942f20;  alias, 1 drivers
v0x55f29b7c9090_0 .net "h_sum", 0 0, L_0x55f29b942de0;  alias, 1 drivers
S_0x55f29b75b800 .scope module, "FAS5" "Full_Add_Sub" 10 38, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b943390 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b943a70, C4<0>, C4<0>;
L_0x55f29b943840 .functor OR 1, L_0x55f29b9434b0, L_0x55f29b943760, C4<0>, C4<0>;
v0x55f29b7b7dd0_0 .net "a", 0 0, L_0x55f29b9438d0;  1 drivers
v0x55f29b7b7e90_0 .net "b", 0 0, L_0x55f29b943a70;  1 drivers
v0x55f29b83cfc0_0 .net "b_in_wire", 0 0, L_0x55f29b943390;  1 drivers
v0x55f29b806460_0 .net "full_cin", 0 0, L_0x55f29b943b10;  1 drivers
v0x55f29b834f10_0 .net "full_cout", 0 0, L_0x55f29b943840;  1 drivers
v0x55f29b82d200_0 .net "full_sum", 0 0, L_0x55f29b943620;  1 drivers
v0x55f29b82d2a0_0 .net "h2_cout_wire", 0 0, L_0x55f29b943760;  1 drivers
v0x55f29b806120_0 .net "h_cout_wire", 0 0, L_0x55f29b9434b0;  1 drivers
v0x55f29b8254f0_0 .net "h_sum_wire", 0 0, L_0x55f29b943400;  1 drivers
v0x55f29b825590_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b755890 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b75b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b943400 .functor XOR 1, L_0x55f29b9438d0, L_0x55f29b943390, C4<0>, C4<0>;
L_0x55f29b9434b0 .functor AND 1, L_0x55f29b9438d0, L_0x55f29b943390, C4<1>, C4<1>;
v0x55f29b7c30f0_0 .net "a", 0 0, L_0x55f29b9438d0;  alias, 1 drivers
v0x55f29b7c31b0_0 .net "b", 0 0, L_0x55f29b943390;  alias, 1 drivers
v0x55f29b7bf960_0 .net "h_carry", 0 0, L_0x55f29b9434b0;  alias, 1 drivers
v0x55f29b7bfa20_0 .net "h_sum", 0 0, L_0x55f29b943400;  alias, 1 drivers
S_0x55f29b753af0 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b75b800;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b943620 .functor XOR 1, L_0x55f29b943400, L_0x55f29b943b10, C4<0>, C4<0>;
L_0x55f29b943760 .functor AND 1, L_0x55f29b943400, L_0x55f29b943b10, C4<1>, C4<1>;
v0x55f29b7bd1e0_0 .net "a", 0 0, L_0x55f29b943400;  alias, 1 drivers
v0x55f29b7b8110_0 .net "b", 0 0, L_0x55f29b943b10;  alias, 1 drivers
v0x55f29b7b81b0_0 .net "h_carry", 0 0, L_0x55f29b943760;  alias, 1 drivers
v0x55f29b7bb5f0_0 .net "h_sum", 0 0, L_0x55f29b943620;  alias, 1 drivers
S_0x55f29b74dea0 .scope module, "FAS6" "Full_Add_Sub" 10 39, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b943a00 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b944460, C4<0>, C4<0>;
L_0x55f29b944190 .functor OR 1, L_0x55f29b943e00, L_0x55f29b9440b0, C4<0>, C4<0>;
v0x55f29b8397e0_0 .net "a", 0 0, L_0x55f29b944220;  1 drivers
v0x55f29b8398a0_0 .net "b", 0 0, L_0x55f29b944460;  1 drivers
v0x55f29b834560_0 .net "b_in_wire", 0 0, L_0x55f29b943a00;  1 drivers
v0x55f29b82fd30_0 .net "full_cin", 0 0, L_0x55f29b9446a0;  1 drivers
v0x55f29b8336c0_0 .net "full_cout", 0 0, L_0x55f29b944190;  1 drivers
v0x55f29b82e5f0_0 .net "full_sum", 0 0, L_0x55f29b943f70;  1 drivers
v0x55f29b82e690_0 .net "h2_cout_wire", 0 0, L_0x55f29b9440b0;  1 drivers
v0x55f29b831ad0_0 .net "h_cout_wire", 0 0, L_0x55f29b943e00;  1 drivers
v0x55f29b831b70_0 .net "h_sum_wire", 0 0, L_0x55f29b943d50;  1 drivers
v0x55f29b82e2b0_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b74c100 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b74dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b943d50 .functor XOR 1, L_0x55f29b944220, L_0x55f29b943a00, C4<0>, C4<0>;
L_0x55f29b943e00 .functor AND 1, L_0x55f29b944220, L_0x55f29b943a00, C4<1>, C4<1>;
v0x55f29b815ad0_0 .net "a", 0 0, L_0x55f29b944220;  alias, 1 drivers
v0x55f29b815b70_0 .net "b", 0 0, L_0x55f29b943a00;  alias, 1 drivers
v0x55f29b805c50_0 .net "h_carry", 0 0, L_0x55f29b943e00;  alias, 1 drivers
v0x55f29b80ddc0_0 .net "h_sum", 0 0, L_0x55f29b943d50;  alias, 1 drivers
S_0x55f29b78a8e0 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b74dea0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b943f70 .functor XOR 1, L_0x55f29b943d50, L_0x55f29b9446a0, C4<0>, C4<0>;
L_0x55f29b9440b0 .functor AND 1, L_0x55f29b943d50, L_0x55f29b9446a0, C4<1>, C4<1>;
v0x55f29b837ab0_0 .net "a", 0 0, L_0x55f29b943d50;  alias, 1 drivers
v0x55f29b83b3d0_0 .net "b", 0 0, L_0x55f29b9446a0;  alias, 1 drivers
v0x55f29b83b470_0 .net "h_carry", 0 0, L_0x55f29b9440b0;  alias, 1 drivers
v0x55f29b836330_0 .net "h_sum", 0 0, L_0x55f29b943f70;  alias, 1 drivers
S_0x55f29b78a560 .scope module, "FAS7" "Full_Add_Sub" 10 40, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b944740 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b944e10, C4<0>, C4<0>;
L_0x55f29b944bb0 .functor OR 1, L_0x55f29b9448b0, L_0x55f29b944ad0, C4<0>, C4<0>;
v0x55f29b820310_0 .net "a", 0 0, L_0x55f29b944c40;  1 drivers
v0x55f29b8203d0_0 .net "b", 0 0, L_0x55f29b944e10;  1 drivers
v0x55f29b823ca0_0 .net "b_in_wire", 0 0, L_0x55f29b944740;  1 drivers
v0x55f29b81ebd0_0 .net "full_cin", 0 0, L_0x55f29b944eb0;  1 drivers
v0x55f29b8220b0_0 .net "full_cout", 0 0, L_0x55f29b944bb0;  1 drivers
v0x55f29b822150_0 .net "full_sum", 0 0, L_0x55f29b944990;  1 drivers
v0x55f29b81e890_0 .net "h2_cout_wire", 0 0, L_0x55f29b944ad0;  1 drivers
v0x55f29b81ce30_0 .net "h_cout_wire", 0 0, L_0x55f29b9448b0;  1 drivers
v0x55f29b818600_0 .net "h_sum_wire", 0 0, L_0x55f29b9447b0;  1 drivers
v0x55f29b8186a0_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b78a270 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b78a560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b9447b0 .functor XOR 1, L_0x55f29b944c40, L_0x55f29b944740, C4<0>, C4<0>;
L_0x55f29b9448b0 .functor AND 1, L_0x55f29b944c40, L_0x55f29b944740, C4<1>, C4<1>;
v0x55f29b82c8f0_0 .net "a", 0 0, L_0x55f29b944c40;  alias, 1 drivers
v0x55f29b828020_0 .net "b", 0 0, L_0x55f29b944740;  alias, 1 drivers
v0x55f29b8280c0_0 .net "h_carry", 0 0, L_0x55f29b9448b0;  alias, 1 drivers
v0x55f29b82b9b0_0 .net "h_sum", 0 0, L_0x55f29b9447b0;  alias, 1 drivers
S_0x55f29b7f4c50 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b78a560;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b944990 .functor XOR 1, L_0x55f29b9447b0, L_0x55f29b944eb0, C4<0>, C4<0>;
L_0x55f29b944ad0 .functor AND 1, L_0x55f29b9447b0, L_0x55f29b944eb0, C4<1>, C4<1>;
v0x55f29b829dc0_0 .net "a", 0 0, L_0x55f29b9447b0;  alias, 1 drivers
v0x55f29b8265a0_0 .net "b", 0 0, L_0x55f29b944eb0;  alias, 1 drivers
v0x55f29b826640_0 .net "h_carry", 0 0, L_0x55f29b944ad0;  alias, 1 drivers
v0x55f29b824b40_0 .net "h_sum", 0 0, L_0x55f29b944990;  alias, 1 drivers
S_0x55f29b7cda60 .scope module, "FAS8" "Full_Add_Sub" 10 41, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b945000 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b945620, C4<0>, C4<0>;
L_0x55f29b945500 .functor OR 1, L_0x55f29b945170, L_0x55f29b945420, C4<0>, C4<0>;
v0x55f29b814280_0 .net "a", 0 0, L_0x55f29b944d70;  1 drivers
v0x55f29b814340_0 .net "b", 0 0, L_0x55f29b945620;  1 drivers
v0x55f29b80f1b0_0 .net "b_in_wire", 0 0, L_0x55f29b945000;  1 drivers
v0x55f29b812690_0 .net "full_cin", 0 0, L_0x55f29b945780;  1 drivers
v0x55f29b80ee70_0 .net "full_cout", 0 0, L_0x55f29b945500;  1 drivers
v0x55f29b80ef10_0 .net "full_sum", 0 0, L_0x55f29b9452e0;  1 drivers
v0x55f29b80d410_0 .net "h2_cout_wire", 0 0, L_0x55f29b945420;  1 drivers
v0x55f29b808be0_0 .net "h_cout_wire", 0 0, L_0x55f29b945170;  1 drivers
v0x55f29b80c570_0 .net "h_sum_wire", 0 0, L_0x55f29b945070;  1 drivers
v0x55f29b80c610_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b7c5d50 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b7cda60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b945070 .functor XOR 1, L_0x55f29b944d70, L_0x55f29b945000, C4<0>, C4<0>;
L_0x55f29b945170 .functor AND 1, L_0x55f29b944d70, L_0x55f29b945000, C4<1>, C4<1>;
v0x55f29b81c030_0 .net "a", 0 0, L_0x55f29b944d70;  alias, 1 drivers
v0x55f29b816ec0_0 .net "b", 0 0, L_0x55f29b945000;  alias, 1 drivers
v0x55f29b816f60_0 .net "h_carry", 0 0, L_0x55f29b945170;  alias, 1 drivers
v0x55f29b81a3a0_0 .net "h_sum", 0 0, L_0x55f29b945070;  alias, 1 drivers
S_0x55f29b7f2230 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b7cda60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b9452e0 .functor XOR 1, L_0x55f29b945070, L_0x55f29b945780, C4<0>, C4<0>;
L_0x55f29b945420 .functor AND 1, L_0x55f29b945070, L_0x55f29b945780, C4<1>, C4<1>;
v0x55f29b816bf0_0 .net "a", 0 0, L_0x55f29b945070;  alias, 1 drivers
v0x55f29b815120_0 .net "b", 0 0, L_0x55f29b945780;  alias, 1 drivers
v0x55f29b8151c0_0 .net "h_carry", 0 0, L_0x55f29b945420;  alias, 1 drivers
v0x55f29b8108f0_0 .net "h_sum", 0 0, L_0x55f29b9452e0;  alias, 1 drivers
S_0x55f29b7f0490 .scope module, "FAS9" "Full_Add_Sub" 10 42, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b9458b0 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b946040, C4<0>, C4<0>;
L_0x55f29b945db0 .functor OR 1, L_0x55f29b945a20, L_0x55f29b945cd0, C4<0>, C4<0>;
v0x55f29b7ff680_0 .net "a", 0 0, L_0x55f29b945e40;  1 drivers
v0x55f29b7fa2b0_0 .net "b", 0 0, L_0x55f29b946040;  1 drivers
v0x55f29b7fa350_0 .net "b_in_wire", 0 0, L_0x55f29b9458b0;  1 drivers
v0x55f29b83d910_0 .net "full_cin", 0 0, L_0x55f29b9460e0;  1 drivers
v0x55f29b83d640_0 .net "full_cout", 0 0, L_0x55f29b945db0;  1 drivers
v0x55f29b83e7e0_0 .net "full_sum", 0 0, L_0x55f29b945b90;  1 drivers
v0x55f29b83e880_0 .net "h2_cout_wire", 0 0, L_0x55f29b945cd0;  1 drivers
v0x55f29b83d360_0 .net "h_cout_wire", 0 0, L_0x55f29b945a20;  1 drivers
v0x55f29b84fc80_0 .net "h_sum_wire", 0 0, L_0x55f29b945920;  1 drivers
v0x55f29b84fd20_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b7ea520 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b7f0490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b945920 .functor XOR 1, L_0x55f29b945e40, L_0x55f29b9458b0, C4<0>, C4<0>;
L_0x55f29b945a20 .functor AND 1, L_0x55f29b945e40, L_0x55f29b9458b0, C4<1>, C4<1>;
v0x55f29b80a980_0 .net "a", 0 0, L_0x55f29b945e40;  alias, 1 drivers
v0x55f29b80aa40_0 .net "b", 0 0, L_0x55f29b9458b0;  alias, 1 drivers
v0x55f29b807210_0 .net "h_carry", 0 0, L_0x55f29b945a20;  alias, 1 drivers
v0x55f29b8010e0_0 .net "h_sum", 0 0, L_0x55f29b945920;  alias, 1 drivers
S_0x55f29b7e8780 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b7f0490;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b945b90 .functor XOR 1, L_0x55f29b945920, L_0x55f29b9460e0, C4<0>, C4<0>;
L_0x55f29b945cd0 .functor AND 1, L_0x55f29b945920, L_0x55f29b9460e0, C4<1>, C4<1>;
v0x55f29b804b00_0 .net "a", 0 0, L_0x55f29b945920;  alias, 1 drivers
v0x55f29b7ff9a0_0 .net "b", 0 0, L_0x55f29b9460e0;  alias, 1 drivers
v0x55f29b7ffa40_0 .net "h_carry", 0 0, L_0x55f29b945cd0;  alias, 1 drivers
v0x55f29b802eb0_0 .net "h_sum", 0 0, L_0x55f29b945b90;  alias, 1 drivers
S_0x55f29b7e2810 .scope module, "FASA" "Full_Add_Sub" 10 43, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b946400 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b946a20, C4<0>, C4<0>;
L_0x55f29b946880 .functor OR 1, L_0x55f29b834600, L_0x55f29b7ed720, C4<0>, C4<0>;
v0x55f29b841c80_0 .net "a", 0 0, L_0x55f29b9468f0;  1 drivers
v0x55f29b841d40_0 .net "b", 0 0, L_0x55f29b946a20;  1 drivers
v0x55f29b858880_0 .net "b_in_wire", 0 0, L_0x55f29b946400;  1 drivers
v0x55f29b856c80_0 .net "full_cin", 0 0, L_0x55f29b946bb0;  1 drivers
v0x55f29b855080_0 .net "full_cout", 0 0, L_0x55f29b946880;  1 drivers
v0x55f29b853480_0 .net "full_sum", 0 0, L_0x55f29b7c79c0;  1 drivers
v0x55f29b853520_0 .net "h2_cout_wire", 0 0, L_0x55f29b7ed720;  1 drivers
v0x55f29b851880_0 .net "h_cout_wire", 0 0, L_0x55f29b834600;  1 drivers
v0x55f29b787900_0 .net "h_sum_wire", 0 0, L_0x55f29b81dc20;  1 drivers
v0x55f29b7879a0_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b7e0a70 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b7e2810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b81dc20 .functor XOR 1, L_0x55f29b9468f0, L_0x55f29b946400, C4<0>, C4<0>;
L_0x55f29b834600 .functor AND 1, L_0x55f29b9468f0, L_0x55f29b946400, C4<1>, C4<1>;
v0x55f29b84a880_0 .net "a", 0 0, L_0x55f29b9468f0;  alias, 1 drivers
v0x55f29b84a920_0 .net "b", 0 0, L_0x55f29b946400;  alias, 1 drivers
v0x55f29b840050_0 .net "h_carry", 0 0, L_0x55f29b834600;  alias, 1 drivers
v0x55f29b848c80_0 .net "h_sum", 0 0, L_0x55f29b81dc20;  alias, 1 drivers
S_0x55f29b7dab00 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b7e2810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b7c79c0 .functor XOR 1, L_0x55f29b81dc20, L_0x55f29b946bb0, C4<0>, C4<0>;
L_0x55f29b7ed720 .functor AND 1, L_0x55f29b81dc20, L_0x55f29b946bb0, C4<1>, C4<1>;
v0x55f29b847080_0 .net "a", 0 0, L_0x55f29b81dc20;  alias, 1 drivers
v0x55f29b845480_0 .net "b", 0 0, L_0x55f29b946bb0;  alias, 1 drivers
v0x55f29b845520_0 .net "h_carry", 0 0, L_0x55f29b7ed720;  alias, 1 drivers
v0x55f29b843880_0 .net "h_sum", 0 0, L_0x55f29b7c79c0;  alias, 1 drivers
S_0x55f29b7d8d60 .scope module, "FASB" "Full_Add_Sub" 10 44, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b946ce0 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b9472d0, C4<0>, C4<0>;
L_0x55f29b947030 .functor OR 1, L_0x55f29b946dc0, L_0x55f29b946fc0, C4<0>, C4<0>;
v0x55f29b7cb0e0_0 .net "a", 0 0, L_0x55f29b9470a0;  1 drivers
v0x55f29b7cb1a0_0 .net "b", 0 0, L_0x55f29b9472d0;  1 drivers
v0x55f29b7c9340_0 .net "b_in_wire", 0 0, L_0x55f29b946ce0;  1 drivers
v0x55f29b7c9410_0 .net "full_cin", 0 0, L_0x55f29b947370;  1 drivers
v0x55f29b7c33d0_0 .net "full_cout", 0 0, L_0x55f29b947030;  1 drivers
v0x55f29b7c34c0_0 .net "full_sum", 0 0, L_0x55f29b946ec0;  1 drivers
v0x55f29b7c1630_0 .net "h2_cout_wire", 0 0, L_0x55f29b946fc0;  1 drivers
v0x55f29b7c1700_0 .net "h_cout_wire", 0 0, L_0x55f29b946dc0;  1 drivers
v0x55f29b7bb900_0 .net "h_sum_wire", 0 0, L_0x55f29b946d50;  1 drivers
v0x55f29b7b9b30_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b7d2df0 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b7d8d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b946d50 .functor XOR 1, L_0x55f29b9470a0, L_0x55f29b946ce0, C4<0>, C4<0>;
L_0x55f29b946dc0 .functor AND 1, L_0x55f29b9470a0, L_0x55f29b946ce0, C4<1>, C4<1>;
v0x55f29b787770_0 .net "a", 0 0, L_0x55f29b9470a0;  alias, 1 drivers
v0x55f29b7f5440_0 .net "b", 0 0, L_0x55f29b946ce0;  alias, 1 drivers
v0x55f29b7f5500_0 .net "h_carry", 0 0, L_0x55f29b946dc0;  alias, 1 drivers
v0x55f29b7f5210_0 .net "h_sum", 0 0, L_0x55f29b946d50;  alias, 1 drivers
S_0x55f29b7d1050 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b7d8d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b946ec0 .functor XOR 1, L_0x55f29b946d50, L_0x55f29b947370, C4<0>, C4<0>;
L_0x55f29b946fc0 .functor AND 1, L_0x55f29b946d50, L_0x55f29b947370, C4<1>, C4<1>;
v0x55f29b83cd40_0 .net "a", 0 0, L_0x55f29b946d50;  alias, 1 drivers
v0x55f29b83caa0_0 .net "b", 0 0, L_0x55f29b947370;  alias, 1 drivers
v0x55f29b83cb40_0 .net "h_carry", 0 0, L_0x55f29b946fc0;  alias, 1 drivers
v0x55f29b864340_0 .net "h_sum", 0 0, L_0x55f29b946ec0;  alias, 1 drivers
S_0x55f29b83c4e0 .scope module, "FASC" "Full_Add_Sub" 10 45, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b9475b0 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b947aa0, C4<0>, C4<0>;
L_0x55f29b947900 .functor OR 1, L_0x55f29b947690, L_0x55f29b947890, C4<0>, C4<0>;
v0x55f29b822390_0 .net "a", 0 0, L_0x55f29b947970;  1 drivers
v0x55f29b822450_0 .net "b", 0 0, L_0x55f29b947aa0;  1 drivers
v0x55f29b8205f0_0 .net "b_in_wire", 0 0, L_0x55f29b9475b0;  1 drivers
v0x55f29b8206c0_0 .net "full_cin", 0 0, L_0x55f29b947c60;  1 drivers
v0x55f29b81a6b0_0 .net "full_cout", 0 0, L_0x55f29b947900;  1 drivers
v0x55f29b8188e0_0 .net "full_sum", 0 0, L_0x55f29b947790;  1 drivers
v0x55f29b818980_0 .net "h2_cout_wire", 0 0, L_0x55f29b947890;  1 drivers
v0x55f29b812970_0 .net "h_cout_wire", 0 0, L_0x55f29b947690;  1 drivers
v0x55f29b812a40_0 .net "h_sum_wire", 0 0, L_0x55f29b947620;  1 drivers
v0x55f29b810c60_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b8152f0 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b83c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b947620 .functor XOR 1, L_0x55f29b947970, L_0x55f29b9475b0, C4<0>, C4<0>;
L_0x55f29b947690 .functor AND 1, L_0x55f29b947970, L_0x55f29b9475b0, C4<1>, C4<1>;
v0x55f29b80d6a0_0 .net "a", 0 0, L_0x55f29b947970;  alias, 1 drivers
v0x55f29b839ae0_0 .net "b", 0 0, L_0x55f29b9475b0;  alias, 1 drivers
v0x55f29b837d20_0 .net "h_carry", 0 0, L_0x55f29b947690;  alias, 1 drivers
v0x55f29b837dc0_0 .net "h_sum", 0 0, L_0x55f29b947620;  alias, 1 drivers
S_0x55f29b831db0 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b83c4e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b947790 .functor XOR 1, L_0x55f29b947620, L_0x55f29b947c60, C4<0>, C4<0>;
L_0x55f29b947890 .functor AND 1, L_0x55f29b947620, L_0x55f29b947c60, C4<1>, C4<1>;
v0x55f29b8300f0_0 .net "a", 0 0, L_0x55f29b947620;  alias, 1 drivers
v0x55f29b82a0d0_0 .net "b", 0 0, L_0x55f29b947c60;  alias, 1 drivers
v0x55f29b82a170_0 .net "h_carry", 0 0, L_0x55f29b947890;  alias, 1 drivers
v0x55f29b828330_0 .net "h_sum", 0 0, L_0x55f29b947790;  alias, 1 drivers
S_0x55f29b80ac60 .scope module, "FASD" "Full_Add_Sub" 10 46, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b947d90 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b947b40, C4<0>, C4<0>;
L_0x55f29b9480e0 .functor OR 1, L_0x55f29b947e70, L_0x55f29b948070, C4<0>, C4<0>;
v0x55f29b758d20_0 .net "a", 0 0, L_0x55f29b948150;  1 drivers
v0x55f29b758de0_0 .net "b", 0 0, L_0x55f29b947b40;  1 drivers
v0x55f29b781450_0 .net "b_in_wire", 0 0, L_0x55f29b947d90;  1 drivers
v0x55f29b781520_0 .net "full_cin", 0 0, L_0x55f29b9483b0;  1 drivers
v0x55f29b786af0_0 .net "full_cout", 0 0, L_0x55f29b9480e0;  1 drivers
v0x55f29b786be0_0 .net "full_sum", 0 0, L_0x55f29b947f70;  1 drivers
v0x55f29b7864a0_0 .net "h2_cout_wire", 0 0, L_0x55f29b948070;  1 drivers
v0x55f29b786570_0 .net "h_cout_wire", 0 0, L_0x55f29b947e70;  1 drivers
v0x55f29b784ee0_0 .net "h_sum_wire", 0 0, L_0x55f29b947e00;  1 drivers
v0x55f29b784ba0_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b803160 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b80ac60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b947e00 .functor XOR 1, L_0x55f29b948150, L_0x55f29b947d90, C4<0>, C4<0>;
L_0x55f29b947e70 .functor AND 1, L_0x55f29b948150, L_0x55f29b947d90, C4<1>, C4<1>;
v0x55f29b8013c0_0 .net "a", 0 0, L_0x55f29b948150;  alias, 1 drivers
v0x55f29b801460_0 .net "b", 0 0, L_0x55f29b947d90;  alias, 1 drivers
v0x55f29b77fe70_0 .net "h_carry", 0 0, L_0x55f29b947e70;  alias, 1 drivers
v0x55f29b77ff10_0 .net "h_sum", 0 0, L_0x55f29b947e00;  alias, 1 drivers
S_0x55f29b770450 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b80ac60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b947f70 .functor XOR 1, L_0x55f29b947e00, L_0x55f29b9483b0, C4<0>, C4<0>;
L_0x55f29b948070 .functor AND 1, L_0x55f29b947e00, L_0x55f29b9483b0, C4<1>, C4<1>;
v0x55f29b778260_0 .net "a", 0 0, L_0x55f29b947e00;  alias, 1 drivers
v0x55f29b768770_0 .net "b", 0 0, L_0x55f29b9483b0;  alias, 1 drivers
v0x55f29b768810_0 .net "h_carry", 0 0, L_0x55f29b948070;  alias, 1 drivers
v0x55f29b760a30_0 .net "h_sum", 0 0, L_0x55f29b947f70;  alias, 1 drivers
S_0x55f29b783250 .scope module, "FASE" "Full_Add_Sub" 10 47, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b948620 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b948b10, C4<0>, C4<0>;
L_0x55f29b948970 .functor OR 1, L_0x55f29b948700, L_0x55f29b948900, C4<0>, C4<0>;
v0x55f29b771a30_0 .net "a", 0 0, L_0x55f29b9489e0;  1 drivers
v0x55f29b771af0_0 .net "b", 0 0, L_0x55f29b948b10;  1 drivers
v0x55f29b7770d0_0 .net "b_in_wire", 0 0, L_0x55f29b948620;  1 drivers
v0x55f29b7771d0_0 .net "full_cin", 0 0, L_0x55f29b948d00;  1 drivers
v0x55f29b776a80_0 .net "full_cout", 0 0, L_0x55f29b948970;  1 drivers
v0x55f29b776b70_0 .net "full_sum", 0 0, L_0x55f29b948800;  1 drivers
v0x55f29b7754c0_0 .net "h2_cout_wire", 0 0, L_0x55f29b948900;  1 drivers
v0x55f29b775590_0 .net "h_cout_wire", 0 0, L_0x55f29b948700;  1 drivers
v0x55f29b775180_0 .net "h_sum_wire", 0 0, L_0x55f29b948690;  1 drivers
v0x55f29b773830_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b782e70 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b783250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b948690 .functor XOR 1, L_0x55f29b9489e0, L_0x55f29b948620, C4<0>, C4<0>;
L_0x55f29b948700 .functor AND 1, L_0x55f29b9489e0, L_0x55f29b948620, C4<1>, C4<1>;
v0x55f29b779800_0 .net "a", 0 0, L_0x55f29b9489e0;  alias, 1 drivers
v0x55f29b77ede0_0 .net "b", 0 0, L_0x55f29b948620;  alias, 1 drivers
v0x55f29b77eea0_0 .net "h_carry", 0 0, L_0x55f29b948700;  alias, 1 drivers
v0x55f29b77e790_0 .net "h_sum", 0 0, L_0x55f29b948690;  alias, 1 drivers
S_0x55f29b77d1d0 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b783250;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b948800 .functor XOR 1, L_0x55f29b948690, L_0x55f29b948d00, C4<0>, C4<0>;
L_0x55f29b948900 .functor AND 1, L_0x55f29b948690, L_0x55f29b948d00, C4<1>, C4<1>;
v0x55f29b77cf50_0 .net "a", 0 0, L_0x55f29b948690;  alias, 1 drivers
v0x55f29b77b540_0 .net "b", 0 0, L_0x55f29b948d00;  alias, 1 drivers
v0x55f29b77b5e0_0 .net "h_carry", 0 0, L_0x55f29b948900;  alias, 1 drivers
v0x55f29b77b160_0 .net "h_sum", 0 0, L_0x55f29b948800;  alias, 1 drivers
S_0x55f29b773450 .scope module, "FASF" "Full_Add_Sub" 10 48, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b948e30 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b949480, C4<0>, C4<0>;
L_0x55f29b949180 .functor OR 1, L_0x55f29b948f10, L_0x55f29b949110, C4<0>, C4<0>;
v0x55f29b7676b0_0 .net "a", 0 0, L_0x55f29b9491f0;  1 drivers
v0x55f29b767770_0 .net "b", 0 0, L_0x55f29b949480;  1 drivers
v0x55f29b767060_0 .net "b_in_wire", 0 0, L_0x55f29b948e30;  1 drivers
v0x55f29b767160_0 .net "full_cin", 0 0, L_0x55f29b949520;  1 drivers
v0x55f29b765aa0_0 .net "full_cout", 0 0, L_0x55f29b949180;  1 drivers
v0x55f29b765b90_0 .net "full_sum", 0 0, L_0x55f29b949010;  1 drivers
v0x55f29b765760_0 .net "h2_cout_wire", 0 0, L_0x55f29b949110;  1 drivers
v0x55f29b765830_0 .net "h_cout_wire", 0 0, L_0x55f29b948f10;  1 drivers
v0x55f29b763e10_0 .net "h_sum_wire", 0 0, L_0x55f29b948ea0;  1 drivers
v0x55f29b763eb0_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b769d20 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b773450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b948ea0 .functor XOR 1, L_0x55f29b9491f0, L_0x55f29b948e30, C4<0>, C4<0>;
L_0x55f29b948f10 .functor AND 1, L_0x55f29b9491f0, L_0x55f29b948e30, C4<1>, C4<1>;
v0x55f29b76f430_0 .net "a", 0 0, L_0x55f29b9491f0;  alias, 1 drivers
v0x55f29b76ed70_0 .net "b", 0 0, L_0x55f29b948e30;  alias, 1 drivers
v0x55f29b76ee30_0 .net "h_carry", 0 0, L_0x55f29b948f10;  alias, 1 drivers
v0x55f29b76d7b0_0 .net "h_sum", 0 0, L_0x55f29b948ea0;  alias, 1 drivers
S_0x55f29b76d470 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b773450;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b949010 .functor XOR 1, L_0x55f29b948ea0, L_0x55f29b949520, C4<0>, C4<0>;
L_0x55f29b949110 .functor AND 1, L_0x55f29b948ea0, L_0x55f29b949520, C4<1>, C4<1>;
v0x55f29b76bb90_0 .net "a", 0 0, L_0x55f29b948ea0;  alias, 1 drivers
v0x55f29b76b740_0 .net "b", 0 0, L_0x55f29b949520;  alias, 1 drivers
v0x55f29b76b7e0_0 .net "h_carry", 0 0, L_0x55f29b949110;  alias, 1 drivers
v0x55f29b762010_0 .net "h_sum", 0 0, L_0x55f29b949010;  alias, 1 drivers
S_0x55f29b763a30 .scope module, "FASG" "Full_Add_Sub" 10 49, 11 21 0, S_0x55f29b75ff20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /INPUT 1 "full_cin"
    .port_info 4 /OUTPUT 1 "full_sum"
    .port_info 5 /OUTPUT 1 "full_cout"
L_0x55f29b9497c0 .functor XOR 1, L_0x55f29b940f10, L_0x55f29b949cb0, C4<0>, C4<0>;
L_0x55f29b949b10 .functor OR 1, L_0x55f29b9498a0, L_0x55f29b949aa0, C4<0>, C4<0>;
v0x55f29b757c90_0 .net "a", 0 0, L_0x55f29b949b80;  1 drivers
v0x55f29b757d50_0 .net "b", 0 0, L_0x55f29b949cb0;  1 drivers
v0x55f29b757640_0 .net "b_in_wire", 0 0, L_0x55f29b9497c0;  1 drivers
v0x55f29b757740_0 .net "full_cin", 0 0, L_0x55f29b949ed0;  1 drivers
v0x55f29b756080_0 .net "full_cout", 0 0, L_0x55f29b949b10;  1 drivers
v0x55f29b756170_0 .net "full_sum", 0 0, L_0x55f29b9499a0;  1 drivers
v0x55f29b755d40_0 .net "h2_cout_wire", 0 0, L_0x55f29b949aa0;  1 drivers
v0x55f29b755e10_0 .net "h_cout_wire", 0 0, L_0x55f29b9498a0;  1 drivers
v0x55f29b7543f0_0 .net "h_sum_wire", 0 0, L_0x55f29b949830;  1 drivers
v0x55f29b754010_0 .net "select", 0 0, L_0x55f29b940f10;  alias, 1 drivers
S_0x55f29b75f9a0 .scope module, "HA_1" "Half_Add" 11 30, 12 21 0, S_0x55f29b763a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b949830 .functor XOR 1, L_0x55f29b949b80, L_0x55f29b9497c0, C4<0>, C4<0>;
L_0x55f29b9498a0 .functor AND 1, L_0x55f29b949b80, L_0x55f29b9497c0, C4<1>, C4<1>;
v0x55f29b75f350_0 .net "a", 0 0, L_0x55f29b949b80;  alias, 1 drivers
v0x55f29b75f410_0 .net "b", 0 0, L_0x55f29b9497c0;  alias, 1 drivers
v0x55f29b75dd90_0 .net "h_carry", 0 0, L_0x55f29b9498a0;  alias, 1 drivers
v0x55f29b75de60_0 .net "h_sum", 0 0, L_0x55f29b949830;  alias, 1 drivers
S_0x55f29b75da50 .scope module, "HA_2" "Half_Add" 11 31, 12 21 0, S_0x55f29b763a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "h_sum"
    .port_info 3 /OUTPUT 1 "h_carry"
L_0x55f29b9499a0 .functor XOR 1, L_0x55f29b949830, L_0x55f29b949ed0, C4<0>, C4<0>;
L_0x55f29b949aa0 .functor AND 1, L_0x55f29b949830, L_0x55f29b949ed0, C4<1>, C4<1>;
v0x55f29b75c1c0_0 .net "a", 0 0, L_0x55f29b949830;  alias, 1 drivers
v0x55f29b75bd20_0 .net "b", 0 0, L_0x55f29b949ed0;  alias, 1 drivers
v0x55f29b75bdc0_0 .net "h_carry", 0 0, L_0x55f29b949aa0;  alias, 1 drivers
v0x55f29b752680_0 .net "h_sum", 0 0, L_0x55f29b9499a0;  alias, 1 drivers
S_0x55f29b7c6860 .scope module, "alu_ip1_forward_mux" "MUX3x1" 4 51, 13 21 0, S_0x55f29b7ee730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 32 "mux_in3"
    .port_info 4 /INPUT 2 "mux_ctrl"
L_0x55f29b92e8a0 .functor XOR 1, L_0x55f29b92e6d0, L_0x55f29b92e800, C4<0>, C4<0>;
v0x55f29b7eef90_0 .net *"_s1", 0 0, L_0x55f29b92e6d0;  1 drivers
v0x55f29b7ef070_0 .net *"_s3", 0 0, L_0x55f29b92e800;  1 drivers
v0x55f29b7f4630_0 .net *"_s4", 0 0, L_0x55f29b92e8a0;  1 drivers
v0x55f29b7f4720_0 .net *"_s7", 0 0, L_0x55f29b92e910;  1 drivers
v0x55f29b7f3fe0_0 .net *"_s8", 31 0, L_0x55f29b92e9b0;  1 drivers
v0x55f29b7f40c0_0 .net "choice", 31 0, L_0x55f29b92eb60;  alias, 1 drivers
v0x55f29b7f2a20_0 .net "mux_ctrl", 1 0, v0x55f29b8edcc0_0;  alias, 1 drivers
v0x55f29b7f2b00_0 .net "mux_in1", 31 0, v0x55f29b8f1bc0_0;  alias, 1 drivers
v0x55f29b7f2700_0 .net "mux_in2", 31 0, L_0x55f29b94c0c0;  alias, 1 drivers
v0x55f29b7f0d90_0 .net "mux_in3", 31 0, v0x55f29b8ee910_0;  alias, 1 drivers
L_0x55f29b92e6d0 .part v0x55f29b8edcc0_0, 1, 1;
L_0x55f29b92e800 .part v0x55f29b8edcc0_0, 0, 1;
L_0x55f29b92e910 .part v0x55f29b8edcc0_0, 1, 1;
L_0x55f29b92e9b0 .functor MUXZ 32, L_0x55f29b94c0c0, v0x55f29b8ee910_0, L_0x55f29b92e910, C4<>;
L_0x55f29b92eb60 .functor MUXZ 32, v0x55f29b8f1bc0_0, L_0x55f29b92e9b0, L_0x55f29b92e8a0, C4<>;
S_0x55f29b7f09b0 .scope module, "alu_ip2_forward_mux" "MUX3x1" 4 52, 13 21 0, S_0x55f29b7ee730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 32 "mux_in3"
    .port_info 4 /INPUT 2 "mux_ctrl"
L_0x55f29b92edd0 .functor XOR 1, L_0x55f29b92ec00, L_0x55f29b92ed30, C4<0>, C4<0>;
v0x55f29b7e72b0_0 .net *"_s1", 0 0, L_0x55f29b92ec00;  1 drivers
v0x55f29b7e7350_0 .net *"_s3", 0 0, L_0x55f29b92ed30;  1 drivers
v0x55f29b7ec940_0 .net *"_s4", 0 0, L_0x55f29b92edd0;  1 drivers
v0x55f29b7ec2d0_0 .net *"_s7", 0 0, L_0x55f29b92ee40;  1 drivers
v0x55f29b7ec3b0_0 .net *"_s8", 31 0, L_0x55f29b92eee0;  1 drivers
v0x55f29b7ead10_0 .net "choice", 31 0, L_0x55f29b92f090;  alias, 1 drivers
v0x55f29b7eadf0_0 .net "mux_ctrl", 1 0, v0x55f29b8eddb0_0;  alias, 1 drivers
v0x55f29b7ea9f0_0 .net "mux_in1", 31 0, v0x55f29b8f20c0_0;  alias, 1 drivers
v0x55f29b7eaad0_0 .net "mux_in2", 31 0, L_0x55f29b94c0c0;  alias, 1 drivers
v0x55f29b7e9130_0 .net "mux_in3", 31 0, v0x55f29b8ee910_0;  alias, 1 drivers
L_0x55f29b92ec00 .part v0x55f29b8eddb0_0, 1, 1;
L_0x55f29b92ed30 .part v0x55f29b8eddb0_0, 0, 1;
L_0x55f29b92ee40 .part v0x55f29b8eddb0_0, 1, 1;
L_0x55f29b92eee0 .functor MUXZ 32, L_0x55f29b94c0c0, v0x55f29b8ee910_0, L_0x55f29b92ee40, C4<>;
L_0x55f29b92f090 .functor MUXZ 32, v0x55f29b8f20c0_0, L_0x55f29b92eee0, L_0x55f29b92edd0, C4<>;
S_0x55f29b7df570 .scope module, "alu_src_mux" "MUX2x1" 4 55, 14 21 0, S_0x55f29b7ee730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55f29b7e8d70_0 .net "choice", 31 0, L_0x55f29b92f130;  alias, 1 drivers
v0x55f29b7e4ca0_0 .net "mux_ctrl", 0 0, v0x55f29b8eeba0_0;  alias, 1 drivers
v0x55f29b7e45c0_0 .net "mux_in1", 31 0, L_0x55f29b92f090;  alias, 1 drivers
v0x55f29b7e46c0_0 .net "mux_in2", 31 0, v0x55f29b8f19a0_0;  alias, 1 drivers
L_0x55f29b92f130 .functor MUXZ 32, L_0x55f29b92f090, v0x55f29b8f19a0_0, v0x55f29b8eeba0_0, C4<>;
S_0x55f29b7e2cc0 .scope module, "lft_shft" "LSHF" 4 48, 15 21 0, S_0x55f29b7ee730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "shift_out"
    .port_info 1 /INPUT 32 "shift_in"
v0x55f29b7e30d0_0 .net *"_s0", 33 0, L_0x55f29b92e450;  1 drivers
L_0x7f452b3fc888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b7e13b0_0 .net *"_s3", 1 0, L_0x7f452b3fc888;  1 drivers
v0x55f29b7e0f90_0 .net *"_s6", 31 0, L_0x55f29b92e4f0;  1 drivers
L_0x7f452b3fc8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b7e1050_0 .net *"_s8", 1 0, L_0x7f452b3fc8d0;  1 drivers
v0x55f29b7d7860_0 .net "shift_in", 31 0, v0x55f29b8f19a0_0;  alias, 1 drivers
v0x55f29b7dcf00_0 .net "shift_out", 31 0, L_0x55f29b92e630;  alias, 1 drivers
v0x55f29b7dcfc0_0 .net "shifted", 33 0, L_0x55f29b92e590;  1 drivers
L_0x55f29b92e450 .concat [ 32 2 0 0], v0x55f29b8f19a0_0, L_0x7f452b3fc888;
L_0x55f29b92e4f0 .part L_0x55f29b92e450, 0, 32;
L_0x55f29b92e590 .concat [ 2 32 0 0], L_0x7f452b3fc8d0, L_0x55f29b92e4f0;
L_0x55f29b92e630 .part L_0x55f29b92e590, 0, 32;
S_0x55f29b7dc8b0 .scope module, "reg_dest_mux" "MUX2x1_5b" 4 56, 16 21 0, S_0x55f29b7ee730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "choice"
    .port_info 1 /INPUT 5 "mux_in1"
    .port_info 2 /INPUT 5 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55f29b7db360_0 .net "choice", 4 0, L_0x55f29b92f260;  alias, 1 drivers
v0x55f29b7dafb0_0 .net "mux_ctrl", 0 0, v0x55f29b8f25c0_0;  alias, 1 drivers
v0x55f29b7db070_0 .net "mux_in1", 4 0, v0x55f29b8ef950_0;  alias, 1 drivers
v0x55f29b7d9660_0 .net "mux_in2", 4 0, v0x55f29b8efa10_0;  alias, 1 drivers
L_0x55f29b92f260 .functor MUXZ 5, v0x55f29b8ef950_0, v0x55f29b8efa10_0, v0x55f29b8f25c0_0, C4<>;
S_0x55f29b7d9280 .scope module, "stage3ADD" "Adder_32b" 4 59, 17 21 0, S_0x55f29b7ee730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Sum"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 32 "x"
    .port_info 3 /INPUT 32 "y"
    .port_info 4 /INPUT 1 "Cin"
L_0x7f452b3fc918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b87e360_0 .net "Cin", 0 0, L_0x7f452b3fc918;  1 drivers
v0x55f29b87e420_0 .net "Cout", 0 0, L_0x55f29b940a00;  alias, 1 drivers
v0x55f29b87e4e0_0 .net "Sum", 31 0, L_0x55f29b940350;  alias, 1 drivers
v0x55f29b87e5a0_0 .net "cout_add", 7 0, L_0x55f29b940490;  1 drivers
v0x55f29b87e680_0 .net "x", 31 0, v0x55f29b8f1350_0;  alias, 1 drivers
v0x55f29b87e7b0_0 .net "y", 31 0, L_0x55f29b92e630;  alias, 1 drivers
L_0x55f29b9314d0 .part v0x55f29b8f1350_0, 0, 4;
L_0x55f29b931600 .part L_0x55f29b92e630, 0, 4;
L_0x55f29b9336a0 .part v0x55f29b8f1350_0, 4, 4;
L_0x55f29b933740 .part L_0x55f29b92e630, 4, 4;
L_0x55f29b9337e0 .part L_0x55f29b940490, 0, 1;
L_0x55f29b9357f0 .part v0x55f29b8f1350_0, 8, 4;
L_0x55f29b935890 .part L_0x55f29b92e630, 8, 4;
L_0x55f29b935930 .part L_0x55f29b940490, 1, 1;
L_0x55f29b937a30 .part v0x55f29b8f1350_0, 12, 4;
L_0x55f29b937ad0 .part L_0x55f29b92e630, 12, 4;
L_0x55f29b937b70 .part L_0x55f29b940490, 2, 1;
L_0x55f29b939b30 .part v0x55f29b8f1350_0, 16, 4;
L_0x55f29b939d50 .part L_0x55f29b92e630, 16, 4;
L_0x55f29b939f00 .part L_0x55f29b940490, 3, 1;
L_0x55f29b93be40 .part v0x55f29b8f1350_0, 20, 4;
L_0x55f29b93bee0 .part L_0x55f29b92e630, 20, 4;
L_0x55f29b93c010 .part L_0x55f29b940490, 4, 1;
L_0x55f29b93e020 .part v0x55f29b8f1350_0, 24, 4;
L_0x55f29b93e160 .part L_0x55f29b92e630, 24, 4;
L_0x55f29b93e200 .part L_0x55f29b940490, 5, 1;
LS_0x55f29b940350_0_0 .concat8 [ 4 4 4 4], L_0x55f29b930e80, L_0x55f29b933050, L_0x55f29b9351a0, L_0x55f29b9373e0;
LS_0x55f29b940350_0_4 .concat8 [ 4 4 4 4], L_0x55f29b9394e0, L_0x55f29b93b7f0, L_0x55f29b93d9d0, L_0x55f29b93fd00;
L_0x55f29b940350 .concat8 [ 16 16 0 0], LS_0x55f29b940350_0_0, LS_0x55f29b940350_0_4;
LS_0x55f29b940490_0_0 .concat8 [ 1 1 1 1], L_0x55f29b930dc0, L_0x55f29b932f90, L_0x55f29b9350e0, L_0x55f29b937320;
LS_0x55f29b940490_0_4 .concat8 [ 1 1 1 1], L_0x55f29b939420, L_0x55f29b93b730, L_0x55f29b93d910, L_0x55f29b93fc00;
L_0x55f29b940490 .concat8 [ 4 4 0 0], LS_0x55f29b940490_0_0, LS_0x55f29b940490_0_4;
L_0x55f29b940640 .part v0x55f29b8f1350_0, 28, 4;
L_0x55f29b9406e0 .part L_0x55f29b92e630, 28, 4;
L_0x55f29b940850 .part L_0x55f29b940490, 6, 1;
L_0x55f29b940a00 .part L_0x55f29b940490, 7, 1;
S_0x55f29b7cfb50 .scope module, "FA1" "FA_4bit" 17 30, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b82a8c0_0 .net "a", 3 0, L_0x55f29b9314d0;  1 drivers
v0x55f29b82a550_0 .net "b", 3 0, L_0x55f29b931600;  1 drivers
v0x55f29b82a630_0 .net "c", 3 1, L_0x55f29b930510;  1 drivers
v0x55f29b828c00_0 .net "c_in", 0 0, L_0x7f452b3fc918;  alias, 1 drivers
v0x55f29b828cf0_0 .net "c_out", 0 0, L_0x55f29b930dc0;  1 drivers
v0x55f29b828820_0 .net "sum", 3 0, L_0x55f29b930e80;  1 drivers
L_0x55f29b92f770 .part L_0x55f29b9314d0, 0, 1;
L_0x55f29b92f8a0 .part L_0x55f29b931600, 0, 1;
L_0x55f29b92fd30 .part L_0x55f29b9314d0, 1, 1;
L_0x55f29b92fe60 .part L_0x55f29b931600, 1, 1;
L_0x55f29b92ff90 .part L_0x55f29b930510, 0, 1;
L_0x55f29b930510 .concat8 [ 1 1 1 0], L_0x55f29b92f700, L_0x55f29b92fcc0, L_0x55f29b9304a0;
L_0x55f29b9306f0 .part L_0x55f29b9314d0, 2, 1;
L_0x55f29b930820 .part L_0x55f29b931600, 2, 1;
L_0x55f29b9309a0 .part L_0x55f29b930510, 1, 1;
L_0x55f29b930e80 .concat8 [ 1 1 1 1], L_0x55f29b92f500, L_0x55f29b92fab0, L_0x55f29b930240, L_0x55f29b930bb0;
L_0x55f29b930f20 .part L_0x55f29b9314d0, 3, 1;
L_0x55f29b9310e0 .part L_0x55f29b931600, 3, 1;
L_0x55f29b931310 .part L_0x55f29b930510, 2, 1;
S_0x55f29b7d4ba0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b7cfb50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92f700 .functor OR 1, L_0x55f29b92f690, L_0x55f29b92f490, C4<0>, C4<0>;
v0x55f29b7cb8d0_0 .net "a", 0 0, L_0x55f29b92f770;  1 drivers
v0x55f29b7cb970_0 .net "b", 0 0, L_0x55f29b92f8a0;  1 drivers
v0x55f29b7cb590_0 .net "c_in", 0 0, L_0x7f452b3fc918;  alias, 1 drivers
v0x55f29b7cb660_0 .net "c_out", 0 0, L_0x55f29b92f700;  1 drivers
v0x55f29b7c9c40_0 .net "hCarry", 0 0, L_0x55f29b92f490;  1 drivers
v0x55f29b7c9d30_0 .net "hSum", 0 0, L_0x55f29b92f420;  1 drivers
v0x55f29b7c98b0_0 .net "sum", 0 0, L_0x55f29b92f500;  1 drivers
v0x55f29b7c9950_0 .net "tCarry", 0 0, L_0x55f29b92f690;  1 drivers
S_0x55f29b7d35e0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7d4ba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92f420 .functor XOR 1, L_0x55f29b92f770, L_0x55f29b92f8a0, C4<0>, C4<0>;
L_0x55f29b92f490 .functor AND 1, L_0x55f29b92f770, L_0x55f29b92f8a0, C4<1>, C4<1>;
v0x55f29b7d3310_0 .net "a", 0 0, L_0x55f29b92f770;  alias, 1 drivers
v0x55f29b7d1950_0 .net "b", 0 0, L_0x55f29b92f8a0;  alias, 1 drivers
v0x55f29b7d1a10_0 .net "c_out", 0 0, L_0x55f29b92f490;  alias, 1 drivers
v0x55f29b7d1570_0 .net "sum", 0 0, L_0x55f29b92f420;  alias, 1 drivers
S_0x55f29b7c7e40 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7d4ba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92f500 .functor XOR 1, L_0x55f29b92f420, L_0x7f452b3fc918, C4<0>, C4<0>;
L_0x55f29b92f690 .functor AND 1, L_0x55f29b92f420, L_0x7f452b3fc918, C4<1>, C4<1>;
v0x55f29b7cd4e0_0 .net "a", 0 0, L_0x55f29b92f420;  alias, 1 drivers
v0x55f29b7cd580_0 .net "b", 0 0, L_0x7f452b3fc918;  alias, 1 drivers
v0x55f29b7cce90_0 .net "c_out", 0 0, L_0x55f29b92f690;  alias, 1 drivers
v0x55f29b7ccf60_0 .net "sum", 0 0, L_0x55f29b92f500;  alias, 1 drivers
S_0x55f29b7c57d0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b7cfb50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92fcc0 .functor OR 1, L_0x55f29b92fc00, L_0x55f29b92fa40, C4<0>, C4<0>;
v0x55f29b7bd6e0_0 .net "a", 0 0, L_0x55f29b92fd30;  1 drivers
v0x55f29b7bc0c0_0 .net "b", 0 0, L_0x55f29b92fe60;  1 drivers
v0x55f29b7bc190_0 .net "c_in", 0 0, L_0x55f29b92ff90;  1 drivers
v0x55f29b7bbd80_0 .net "c_out", 0 0, L_0x55f29b92fcc0;  1 drivers
v0x55f29b7bbe20_0 .net "hCarry", 0 0, L_0x55f29b92fa40;  1 drivers
v0x55f29b7ba430_0 .net "hSum", 0 0, L_0x55f29b92f9d0;  1 drivers
v0x55f29b7ba520_0 .net "sum", 0 0, L_0x55f29b92fab0;  1 drivers
v0x55f29b7ba050_0 .net "tCarry", 0 0, L_0x55f29b92fc00;  1 drivers
S_0x55f29b7c5180 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7c57d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92f9d0 .functor XOR 1, L_0x55f29b92fd30, L_0x55f29b92fe60, C4<0>, C4<0>;
L_0x55f29b92fa40 .functor AND 1, L_0x55f29b92fd30, L_0x55f29b92fe60, C4<1>, C4<1>;
v0x55f29b7c3c30_0 .net "a", 0 0, L_0x55f29b92fd30;  alias, 1 drivers
v0x55f29b7c3880_0 .net "b", 0 0, L_0x55f29b92fe60;  alias, 1 drivers
v0x55f29b7c3920_0 .net "c_out", 0 0, L_0x55f29b92fa40;  alias, 1 drivers
v0x55f29b7c1f30_0 .net "sum", 0 0, L_0x55f29b92f9d0;  alias, 1 drivers
S_0x55f29b7c1b50 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7c57d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92fab0 .functor XOR 1, L_0x55f29b92f9d0, L_0x55f29b92ff90, C4<0>, C4<0>;
L_0x55f29b92fc00 .functor AND 1, L_0x55f29b92f9d0, L_0x55f29b92ff90, C4<1>, C4<1>;
v0x55f29b7b8630_0 .net "a", 0 0, L_0x55f29b92f9d0;  alias, 1 drivers
v0x55f29b7b8700_0 .net "b", 0 0, L_0x55f29b92ff90;  alias, 1 drivers
v0x55f29b7bdcd0_0 .net "c_out", 0 0, L_0x55f29b92fc00;  alias, 1 drivers
v0x55f29b7bdd70_0 .net "sum", 0 0, L_0x55f29b92fab0;  alias, 1 drivers
S_0x55f29b7b66d0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b7cfb50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9304a0 .functor OR 1, L_0x55f29b9303e0, L_0x55f29b930180, C4<0>, C4<0>;
v0x55f29b836820_0 .net "a", 0 0, L_0x55f29b9306f0;  1 drivers
v0x55f29b8368e0_0 .net "b", 0 0, L_0x55f29b930820;  1 drivers
v0x55f29b83bec0_0 .net "c_in", 0 0, L_0x55f29b9309a0;  1 drivers
v0x55f29b83bfc0_0 .net "c_out", 0 0, L_0x55f29b9304a0;  1 drivers
v0x55f29b83b870_0 .net "hCarry", 0 0, L_0x55f29b930180;  1 drivers
v0x55f29b83b960_0 .net "hSum", 0 0, L_0x55f29b9300c0;  1 drivers
v0x55f29b83a2b0_0 .net "sum", 0 0, L_0x55f29b930240;  1 drivers
v0x55f29b83a350_0 .net "tCarry", 0 0, L_0x55f29b9303e0;  1 drivers
S_0x55f29b794630 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7b66d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9300c0 .functor XOR 1, L_0x55f29b9306f0, L_0x55f29b930820, C4<0>, C4<0>;
L_0x55f29b930180 .functor AND 1, L_0x55f29b9306f0, L_0x55f29b930820, C4<1>, C4<1>;
v0x55f29b835240_0 .net "a", 0 0, L_0x55f29b9306f0;  alias, 1 drivers
v0x55f29b8352e0_0 .net "b", 0 0, L_0x55f29b930820;  alias, 1 drivers
v0x55f29b82d530_0 .net "c_out", 0 0, L_0x55f29b930180;  alias, 1 drivers
v0x55f29b82d600_0 .net "sum", 0 0, L_0x55f29b9300c0;  alias, 1 drivers
S_0x55f29b825820 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7b66d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b930240 .functor XOR 1, L_0x55f29b9300c0, L_0x55f29b9309a0, C4<0>, C4<0>;
L_0x55f29b9303e0 .functor AND 1, L_0x55f29b9300c0, L_0x55f29b9309a0, C4<1>, C4<1>;
v0x55f29b81db80_0 .net "a", 0 0, L_0x55f29b9300c0;  alias, 1 drivers
v0x55f29b815e00_0 .net "b", 0 0, L_0x55f29b9309a0;  alias, 1 drivers
v0x55f29b815ea0_0 .net "c_out", 0 0, L_0x55f29b9303e0;  alias, 1 drivers
v0x55f29b80e0f0_0 .net "sum", 0 0, L_0x55f29b930240;  alias, 1 drivers
S_0x55f29b839f70 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b7cfb50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b930dc0 .functor OR 1, L_0x55f29b930d00, L_0x55f29b930b40, C4<0>, C4<0>;
v0x55f29b830530_0 .net "a", 0 0, L_0x55f29b930f20;  1 drivers
v0x55f29b8305f0_0 .net "b", 0 0, L_0x55f29b9310e0;  1 drivers
v0x55f29b826e00_0 .net "c_in", 0 0, L_0x55f29b931310;  1 drivers
v0x55f29b826f00_0 .net "c_out", 0 0, L_0x55f29b930dc0;  alias, 1 drivers
v0x55f29b82c4a0_0 .net "hCarry", 0 0, L_0x55f29b930b40;  1 drivers
v0x55f29b82c590_0 .net "hSum", 0 0, L_0x55f29b930ad0;  1 drivers
v0x55f29b82bea0_0 .net "sum", 0 0, L_0x55f29b930bb0;  1 drivers
v0x55f29b82bf40_0 .net "tCarry", 0 0, L_0x55f29b930d00;  1 drivers
S_0x55f29b838240 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b839f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b930ad0 .functor XOR 1, L_0x55f29b930f20, L_0x55f29b9310e0, C4<0>, C4<0>;
L_0x55f29b930b40 .functor AND 1, L_0x55f29b930f20, L_0x55f29b9310e0, C4<1>, C4<1>;
v0x55f29b82eb10_0 .net "a", 0 0, L_0x55f29b930f20;  alias, 1 drivers
v0x55f29b82ebb0_0 .net "b", 0 0, L_0x55f29b9310e0;  alias, 1 drivers
v0x55f29b8341b0_0 .net "c_out", 0 0, L_0x55f29b930b40;  alias, 1 drivers
v0x55f29b834250_0 .net "sum", 0 0, L_0x55f29b930ad0;  alias, 1 drivers
S_0x55f29b8325a0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b839f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b930bb0 .functor XOR 1, L_0x55f29b930ad0, L_0x55f29b931310, C4<0>, C4<0>;
L_0x55f29b930d00 .functor AND 1, L_0x55f29b930ad0, L_0x55f29b931310, C4<1>, C4<1>;
v0x55f29b833c60_0 .net "a", 0 0, L_0x55f29b930ad0;  alias, 1 drivers
v0x55f29b832290_0 .net "b", 0 0, L_0x55f29b931310;  alias, 1 drivers
v0x55f29b832330_0 .net "c_out", 0 0, L_0x55f29b930d00;  alias, 1 drivers
v0x55f29b830910_0 .net "sum", 0 0, L_0x55f29b930bb0;  alias, 1 drivers
S_0x55f29b81f0f0 .scope module, "FA2" "FA_4bit" 17 31, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8527a0_0 .net "a", 3 0, L_0x55f29b9336a0;  1 drivers
v0x55f29b852880_0 .net "b", 3 0, L_0x55f29b933740;  1 drivers
v0x55f29b84a5e0_0 .net "c", 3 1, L_0x55f29b932690;  1 drivers
v0x55f29b84a680_0 .net "c_in", 0 0, L_0x55f29b9337e0;  1 drivers
v0x55f29b7dd480_0 .net "c_out", 0 0, L_0x55f29b932f90;  1 drivers
v0x55f29b7dd570_0 .net "sum", 3 0, L_0x55f29b933050;  1 drivers
L_0x55f29b931a80 .part L_0x55f29b9336a0, 0, 1;
L_0x55f29b931bb0 .part L_0x55f29b933740, 0, 1;
L_0x55f29b931fa0 .part L_0x55f29b9336a0, 1, 1;
L_0x55f29b9320d0 .part L_0x55f29b933740, 1, 1;
L_0x55f29b932200 .part L_0x55f29b932690, 0, 1;
L_0x55f29b932690 .concat8 [ 1 1 1 0], L_0x55f29b931a10, L_0x55f29b931f30, L_0x55f29b932620;
L_0x55f29b932870 .part L_0x55f29b9336a0, 2, 1;
L_0x55f29b9329a0 .part L_0x55f29b933740, 2, 1;
L_0x55f29b932b20 .part L_0x55f29b932690, 1, 1;
L_0x55f29b933050 .concat8 [ 1 1 1 1], L_0x55f29b931810, L_0x55f29b931dc0, L_0x55f29b932410, L_0x55f29b932d30;
L_0x55f29b9330f0 .part L_0x55f29b9336a0, 3, 1;
L_0x55f29b9332b0 .part L_0x55f29b933740, 3, 1;
L_0x55f29b9334e0 .part L_0x55f29b932690, 2, 1;
S_0x55f29b824140 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b81f0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b931a10 .functor OR 1, L_0x55f29b931910, L_0x55f29b9317a0, C4<0>, C4<0>;
v0x55f29b81ab30_0 .net "a", 0 0, L_0x55f29b931a80;  1 drivers
v0x55f29b81abf0_0 .net "b", 0 0, L_0x55f29b931bb0;  1 drivers
v0x55f29b8191e0_0 .net "c_in", 0 0, L_0x55f29b9337e0;  alias, 1 drivers
v0x55f29b8192e0_0 .net "c_out", 0 0, L_0x55f29b931a10;  1 drivers
v0x55f29b818e00_0 .net "hCarry", 0 0, L_0x55f29b9317a0;  1 drivers
v0x55f29b818ef0_0 .net "hSum", 0 0, L_0x55f29b931730;  1 drivers
v0x55f29b80f6d0_0 .net "sum", 0 0, L_0x55f29b931810;  1 drivers
v0x55f29b80f770_0 .net "tCarry", 0 0, L_0x55f29b931910;  1 drivers
S_0x55f29b822840 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b824140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b931730 .functor XOR 1, L_0x55f29b931a80, L_0x55f29b931bb0, C4<0>, C4<0>;
L_0x55f29b9317a0 .functor AND 1, L_0x55f29b931a80, L_0x55f29b931bb0, C4<1>, C4<1>;
v0x55f29b822c70_0 .net "a", 0 0, L_0x55f29b931a80;  alias, 1 drivers
v0x55f29b820ef0_0 .net "b", 0 0, L_0x55f29b931bb0;  alias, 1 drivers
v0x55f29b820f90_0 .net "c_out", 0 0, L_0x55f29b9317a0;  alias, 1 drivers
v0x55f29b820b10_0 .net "sum", 0 0, L_0x55f29b931730;  alias, 1 drivers
S_0x55f29b8173e0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b824140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b931810 .functor XOR 1, L_0x55f29b931730, L_0x55f29b9337e0, C4<0>, C4<0>;
L_0x55f29b931910 .functor AND 1, L_0x55f29b931730, L_0x55f29b9337e0, C4<1>, C4<1>;
v0x55f29b81cb20_0 .net "a", 0 0, L_0x55f29b931730;  alias, 1 drivers
v0x55f29b81c430_0 .net "b", 0 0, L_0x55f29b9337e0;  alias, 1 drivers
v0x55f29b81c4d0_0 .net "c_out", 0 0, L_0x55f29b931910;  alias, 1 drivers
v0x55f29b81ae70_0 .net "sum", 0 0, L_0x55f29b931810;  alias, 1 drivers
S_0x55f29b814d70 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b81f0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b931f30 .functor OR 1, L_0x55f29b931ec0, L_0x55f29b931d50, C4<0>, C4<0>;
v0x55f29b80b450_0 .net "a", 0 0, L_0x55f29b931fa0;  1 drivers
v0x55f29b80b4f0_0 .net "b", 0 0, L_0x55f29b9320d0;  1 drivers
v0x55f29b80b110_0 .net "c_in", 0 0, L_0x55f29b932200;  1 drivers
v0x55f29b80b1e0_0 .net "c_out", 0 0, L_0x55f29b931f30;  1 drivers
v0x55f29b8097c0_0 .net "hCarry", 0 0, L_0x55f29b931d50;  1 drivers
v0x55f29b8098b0_0 .net "hSum", 0 0, L_0x55f29b931ce0;  1 drivers
v0x55f29b809430_0 .net "sum", 0 0, L_0x55f29b931dc0;  1 drivers
v0x55f29b8094d0_0 .net "tCarry", 0 0, L_0x55f29b931ec0;  1 drivers
S_0x55f29b813160 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b814d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b931ce0 .functor XOR 1, L_0x55f29b931fa0, L_0x55f29b9320d0, C4<0>, C4<0>;
L_0x55f29b931d50 .functor AND 1, L_0x55f29b931fa0, L_0x55f29b9320d0, C4<1>, C4<1>;
v0x55f29b812e90_0 .net "a", 0 0, L_0x55f29b931fa0;  alias, 1 drivers
v0x55f29b8114d0_0 .net "b", 0 0, L_0x55f29b9320d0;  alias, 1 drivers
v0x55f29b811590_0 .net "c_out", 0 0, L_0x55f29b931d50;  alias, 1 drivers
v0x55f29b8110f0_0 .net "sum", 0 0, L_0x55f29b931ce0;  alias, 1 drivers
S_0x55f29b807a50 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b814d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b931dc0 .functor XOR 1, L_0x55f29b931ce0, L_0x55f29b932200, C4<0>, C4<0>;
L_0x55f29b931ec0 .functor AND 1, L_0x55f29b931ce0, L_0x55f29b932200, C4<1>, C4<1>;
v0x55f29b80d060_0 .net "a", 0 0, L_0x55f29b931ce0;  alias, 1 drivers
v0x55f29b80d100_0 .net "b", 0 0, L_0x55f29b932200;  alias, 1 drivers
v0x55f29b80ca10_0 .net "c_out", 0 0, L_0x55f29b931ec0;  alias, 1 drivers
v0x55f29b80cae0_0 .net "sum", 0 0, L_0x55f29b931dc0;  alias, 1 drivers
S_0x55f29b805560 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b81f0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b932620 .functor OR 1, L_0x55f29b932560, L_0x55f29b9323a0, C4<0>, C4<0>;
v0x55f29b7fbbf0_0 .net "a", 0 0, L_0x55f29b932870;  1 drivers
v0x55f29b83e240_0 .net "b", 0 0, L_0x55f29b9329a0;  1 drivers
v0x55f29b83e310_0 .net "c_in", 0 0, L_0x55f29b932b20;  1 drivers
v0x55f29b83dda0_0 .net "c_out", 0 0, L_0x55f29b932620;  1 drivers
v0x55f29b83de40_0 .net "hCarry", 0 0, L_0x55f29b9323a0;  1 drivers
v0x55f29b850ba0_0 .net "hSum", 0 0, L_0x55f29b932330;  1 drivers
v0x55f29b850c90_0 .net "sum", 0 0, L_0x55f29b932410;  1 drivers
v0x55f29b840fa0_0 .net "tCarry", 0 0, L_0x55f29b932560;  1 drivers
S_0x55f29b804f10 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b805560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b932330 .functor XOR 1, L_0x55f29b932870, L_0x55f29b9329a0, C4<0>, C4<0>;
L_0x55f29b9323a0 .functor AND 1, L_0x55f29b932870, L_0x55f29b9329a0, C4<1>, C4<1>;
v0x55f29b8039f0_0 .net "a", 0 0, L_0x55f29b932870;  alias, 1 drivers
v0x55f29b803610_0 .net "b", 0 0, L_0x55f29b9329a0;  alias, 1 drivers
v0x55f29b8036b0_0 .net "c_out", 0 0, L_0x55f29b9323a0;  alias, 1 drivers
v0x55f29b801cc0_0 .net "sum", 0 0, L_0x55f29b932330;  alias, 1 drivers
S_0x55f29b8018e0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b805560;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b932410 .functor XOR 1, L_0x55f29b932330, L_0x55f29b932b20, C4<0>, C4<0>;
L_0x55f29b932560 .functor AND 1, L_0x55f29b932330, L_0x55f29b932b20, C4<1>, C4<1>;
v0x55f29b7f95f0_0 .net "a", 0 0, L_0x55f29b932330;  alias, 1 drivers
v0x55f29b7f96c0_0 .net "b", 0 0, L_0x55f29b932b20;  alias, 1 drivers
v0x55f29b7fd860_0 .net "c_out", 0 0, L_0x55f29b932560;  alias, 1 drivers
v0x55f29b7fd900_0 .net "sum", 0 0, L_0x55f29b932410;  alias, 1 drivers
S_0x55f29b84efa0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b81f0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b932f90 .functor OR 1, L_0x55f29b932ed0, L_0x55f29b932cc0, C4<0>, C4<0>;
v0x55f29b8597a0_0 .net "a", 0 0, L_0x55f29b9330f0;  1 drivers
v0x55f29b859860_0 .net "b", 0 0, L_0x55f29b9332b0;  1 drivers
v0x55f29b857ba0_0 .net "c_in", 0 0, L_0x55f29b9334e0;  1 drivers
v0x55f29b857ca0_0 .net "c_out", 0 0, L_0x55f29b932f90;  alias, 1 drivers
v0x55f29b855fa0_0 .net "hCarry", 0 0, L_0x55f29b932cc0;  1 drivers
v0x55f29b856090_0 .net "hSum", 0 0, L_0x55f29b932c50;  1 drivers
v0x55f29b8543a0_0 .net "sum", 0 0, L_0x55f29b932d30;  1 drivers
v0x55f29b854440_0 .net "tCarry", 0 0, L_0x55f29b932ed0;  1 drivers
S_0x55f29b84d3a0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b84efa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b932c50 .functor XOR 1, L_0x55f29b9330f0, L_0x55f29b9332b0, C4<0>, C4<0>;
L_0x55f29b932cc0 .functor AND 1, L_0x55f29b9330f0, L_0x55f29b9332b0, C4<1>, C4<1>;
v0x55f29b84b890_0 .net "a", 0 0, L_0x55f29b9330f0;  alias, 1 drivers
v0x55f29b849ba0_0 .net "b", 0 0, L_0x55f29b9332b0;  alias, 1 drivers
v0x55f29b849c60_0 .net "c_out", 0 0, L_0x55f29b932cc0;  alias, 1 drivers
v0x55f29b847fa0_0 .net "sum", 0 0, L_0x55f29b932c50;  alias, 1 drivers
S_0x55f29b8463a0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b84efa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b932d30 .functor XOR 1, L_0x55f29b932c50, L_0x55f29b9334e0, C4<0>, C4<0>;
L_0x55f29b932ed0 .functor AND 1, L_0x55f29b932c50, L_0x55f29b9334e0, C4<1>, C4<1>;
v0x55f29b83fb90_0 .net "a", 0 0, L_0x55f29b932c50;  alias, 1 drivers
v0x55f29b8447a0_0 .net "b", 0 0, L_0x55f29b9334e0;  alias, 1 drivers
v0x55f29b844840_0 .net "c_out", 0 0, L_0x55f29b932ed0;  alias, 1 drivers
v0x55f29b842ba0_0 .net "sum", 0 0, L_0x55f29b932d30;  alias, 1 drivers
S_0x55f29b78c3a0 .scope module, "FA3" "FA_4bit" 17 32, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b7c4020_0 .net "a", 3 0, L_0x55f29b9357f0;  1 drivers
v0x55f29b7c2330_0 .net "b", 3 0, L_0x55f29b935890;  1 drivers
v0x55f29b7c2410_0 .net "c", 3 1, L_0x55f29b934830;  1 drivers
v0x55f29b7bc420_0 .net "c_in", 0 0, L_0x55f29b935930;  1 drivers
v0x55f29b7bc510_0 .net "c_out", 0 0, L_0x55f29b9350e0;  1 drivers
v0x55f29b7ba830_0 .net "sum", 3 0, L_0x55f29b9351a0;  1 drivers
L_0x55f29b933bd0 .part L_0x55f29b9357f0, 0, 1;
L_0x55f29b933d00 .part L_0x55f29b935890, 0, 1;
L_0x55f29b9340f0 .part L_0x55f29b9357f0, 1, 1;
L_0x55f29b934220 .part L_0x55f29b935890, 1, 1;
L_0x55f29b934350 .part L_0x55f29b934830, 0, 1;
L_0x55f29b934830 .concat8 [ 1 1 1 0], L_0x55f29b933b60, L_0x55f29b934080, L_0x55f29b9347c0;
L_0x55f29b934a10 .part L_0x55f29b9357f0, 2, 1;
L_0x55f29b934b40 .part L_0x55f29b935890, 2, 1;
L_0x55f29b934cc0 .part L_0x55f29b934830, 1, 1;
L_0x55f29b9351a0 .concat8 [ 1 1 1 1], L_0x55f29b933960, L_0x55f29b933f10, L_0x55f29b9345b0, L_0x55f29b934ed0;
L_0x55f29b935240 .part L_0x55f29b9357f0, 3, 1;
L_0x55f29b935400 .part L_0x55f29b935890, 3, 1;
L_0x55f29b935630 .part L_0x55f29b934830, 2, 1;
S_0x55f29b78d1c0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b78c3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b933b60 .functor OR 1, L_0x55f29b933a60, L_0x55f29b9338f0, C4<0>, C4<0>;
v0x55f29b77d530_0 .net "a", 0 0, L_0x55f29b933bd0;  1 drivers
v0x55f29b77d5f0_0 .net "b", 0 0, L_0x55f29b933d00;  1 drivers
v0x55f29b77b940_0 .net "c_in", 0 0, L_0x55f29b935930;  alias, 1 drivers
v0x55f29b77ba40_0 .net "c_out", 0 0, L_0x55f29b933b60;  1 drivers
v0x55f29b776d70_0 .net "hCarry", 0 0, L_0x55f29b9338f0;  1 drivers
v0x55f29b776e10_0 .net "hSum", 0 0, L_0x55f29b933880;  1 drivers
v0x55f29b775820_0 .net "sum", 0 0, L_0x55f29b933960;  1 drivers
v0x55f29b7758c0_0 .net "tCarry", 0 0, L_0x55f29b933a60;  1 drivers
S_0x55f29b77f360 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b78d1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b933880 .functor XOR 1, L_0x55f29b933bd0, L_0x55f29b933d00, C4<0>, C4<0>;
L_0x55f29b9338f0 .functor AND 1, L_0x55f29b933bd0, L_0x55f29b933d00, C4<1>, C4<1>;
v0x55f29b7ecf60_0 .net "a", 0 0, L_0x55f29b933bd0;  alias, 1 drivers
v0x55f29b834730_0 .net "b", 0 0, L_0x55f29b933d00;  alias, 1 drivers
v0x55f29b8347f0_0 .net "c_out", 0 0, L_0x55f29b9338f0;  alias, 1 drivers
v0x55f29b786790_0 .net "sum", 0 0, L_0x55f29b933880;  alias, 1 drivers
S_0x55f29b785240 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b78d1c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b933960 .functor XOR 1, L_0x55f29b933880, L_0x55f29b935930, C4<0>, C4<0>;
L_0x55f29b933a60 .functor AND 1, L_0x55f29b933880, L_0x55f29b935930, C4<1>, C4<1>;
v0x55f29b783650_0 .net "a", 0 0, L_0x55f29b933880;  alias, 1 drivers
v0x55f29b783720_0 .net "b", 0 0, L_0x55f29b935930;  alias, 1 drivers
v0x55f29b77ea80_0 .net "c_out", 0 0, L_0x55f29b933a60;  alias, 1 drivers
v0x55f29b77eb50_0 .net "sum", 0 0, L_0x55f29b933960;  alias, 1 drivers
S_0x55f29b773c30 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b78c3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b934080 .functor OR 1, L_0x55f29b934010, L_0x55f29b933ea0, C4<0>, C4<0>;
v0x55f29b75e0f0_0 .net "a", 0 0, L_0x55f29b9340f0;  1 drivers
v0x55f29b75e1c0_0 .net "b", 0 0, L_0x55f29b934220;  1 drivers
v0x55f29b75c500_0 .net "c_in", 0 0, L_0x55f29b934350;  1 drivers
v0x55f29b75c600_0 .net "c_out", 0 0, L_0x55f29b934080;  1 drivers
v0x55f29b757930_0 .net "hCarry", 0 0, L_0x55f29b933ea0;  1 drivers
v0x55f29b757a20_0 .net "hSum", 0 0, L_0x55f29b933e30;  1 drivers
v0x55f29b7563e0_0 .net "sum", 0 0, L_0x55f29b933f10;  1 drivers
v0x55f29b756480_0 .net "tCarry", 0 0, L_0x55f29b934010;  1 drivers
S_0x55f29b76db10 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b773c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b933e30 .functor XOR 1, L_0x55f29b9340f0, L_0x55f29b934220, C4<0>, C4<0>;
L_0x55f29b933ea0 .functor AND 1, L_0x55f29b9340f0, L_0x55f29b934220, C4<1>, C4<1>;
v0x55f29b76f0e0_0 .net "a", 0 0, L_0x55f29b9340f0;  alias, 1 drivers
v0x55f29b76bf20_0 .net "b", 0 0, L_0x55f29b934220;  alias, 1 drivers
v0x55f29b76bfe0_0 .net "c_out", 0 0, L_0x55f29b933ea0;  alias, 1 drivers
v0x55f29b767350_0 .net "sum", 0 0, L_0x55f29b933e30;  alias, 1 drivers
S_0x55f29b765e00 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b773c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b933f10 .functor XOR 1, L_0x55f29b933e30, L_0x55f29b934350, C4<0>, C4<0>;
L_0x55f29b934010 .functor AND 1, L_0x55f29b933e30, L_0x55f29b934350, C4<1>, C4<1>;
v0x55f29b764210_0 .net "a", 0 0, L_0x55f29b933e30;  alias, 1 drivers
v0x55f29b7642e0_0 .net "b", 0 0, L_0x55f29b934350;  alias, 1 drivers
v0x55f29b75f640_0 .net "c_out", 0 0, L_0x55f29b934010;  alias, 1 drivers
v0x55f29b75f710_0 .net "sum", 0 0, L_0x55f29b933f10;  alias, 1 drivers
S_0x55f29b7547f0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b78c3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9347c0 .functor OR 1, L_0x55f29b934700, L_0x55f29b9344f0, C4<0>, C4<0>;
v0x55f29b7eb070_0 .net "a", 0 0, L_0x55f29b934a10;  1 drivers
v0x55f29b7eb130_0 .net "b", 0 0, L_0x55f29b934b40;  1 drivers
v0x55f29b7e9480_0 .net "c_in", 0 0, L_0x55f29b934cc0;  1 drivers
v0x55f29b7e9580_0 .net "c_out", 0 0, L_0x55f29b9347c0;  1 drivers
v0x55f29b7e48b0_0 .net "hCarry", 0 0, L_0x55f29b9344f0;  1 drivers
v0x55f29b7e4950_0 .net "hSum", 0 0, L_0x55f29b934480;  1 drivers
v0x55f29b7e3360_0 .net "sum", 0 0, L_0x55f29b9345b0;  1 drivers
v0x55f29b7e3400_0 .net "tCarry", 0 0, L_0x55f29b934700;  1 drivers
S_0x55f29b74e9f0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7547f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b934480 .functor XOR 1, L_0x55f29b934a10, L_0x55f29b934b40, C4<0>, C4<0>;
L_0x55f29b9344f0 .functor AND 1, L_0x55f29b934a10, L_0x55f29b934b40, C4<1>, C4<1>;
v0x55f29b74ce00_0 .net "a", 0 0, L_0x55f29b934a10;  alias, 1 drivers
v0x55f29b74cec0_0 .net "b", 0 0, L_0x55f29b934b40;  alias, 1 drivers
v0x55f29b7899a0_0 .net "c_out", 0 0, L_0x55f29b9344f0;  alias, 1 drivers
v0x55f29b789a70_0 .net "sum", 0 0, L_0x55f29b934480;  alias, 1 drivers
S_0x55f29b7f42d0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7547f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9345b0 .functor XOR 1, L_0x55f29b934480, L_0x55f29b934cc0, C4<0>, C4<0>;
L_0x55f29b934700 .functor AND 1, L_0x55f29b934480, L_0x55f29b934cc0, C4<1>, C4<1>;
v0x55f29b7f2e20_0 .net "a", 0 0, L_0x55f29b934480;  alias, 1 drivers
v0x55f29b7f1190_0 .net "b", 0 0, L_0x55f29b934cc0;  alias, 1 drivers
v0x55f29b7f1230_0 .net "c_out", 0 0, L_0x55f29b934700;  alias, 1 drivers
v0x55f29b7ec5c0_0 .net "sum", 0 0, L_0x55f29b9345b0;  alias, 1 drivers
S_0x55f29b7e1770 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b78c3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9350e0 .functor OR 1, L_0x55f29b935020, L_0x55f29b934e60, C4<0>, C4<0>;
v0x55f29b7cbc30_0 .net "a", 0 0, L_0x55f29b935240;  1 drivers
v0x55f29b7cbcf0_0 .net "b", 0 0, L_0x55f29b935400;  1 drivers
v0x55f29b7ca040_0 .net "c_in", 0 0, L_0x55f29b935630;  1 drivers
v0x55f29b7ca140_0 .net "c_out", 0 0, L_0x55f29b9350e0;  alias, 1 drivers
v0x55f29b7c5470_0 .net "hCarry", 0 0, L_0x55f29b934e60;  1 drivers
v0x55f29b7c5510_0 .net "hSum", 0 0, L_0x55f29b934df0;  1 drivers
v0x55f29b7c55b0_0 .net "sum", 0 0, L_0x55f29b934ed0;  1 drivers
v0x55f29b7c3f20_0 .net "tCarry", 0 0, L_0x55f29b935020;  1 drivers
S_0x55f29b7db650 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7e1770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b934df0 .functor XOR 1, L_0x55f29b935240, L_0x55f29b935400, C4<0>, C4<0>;
L_0x55f29b934e60 .functor AND 1, L_0x55f29b935240, L_0x55f29b935400, C4<1>, C4<1>;
v0x55f29b7dcc20_0 .net "a", 0 0, L_0x55f29b935240;  alias, 1 drivers
v0x55f29b7d9a60_0 .net "b", 0 0, L_0x55f29b935400;  alias, 1 drivers
v0x55f29b7d9b20_0 .net "c_out", 0 0, L_0x55f29b934e60;  alias, 1 drivers
v0x55f29b7d4e90_0 .net "sum", 0 0, L_0x55f29b934df0;  alias, 1 drivers
S_0x55f29b7d3940 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7e1770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b934ed0 .functor XOR 1, L_0x55f29b934df0, L_0x55f29b935630, C4<0>, C4<0>;
L_0x55f29b935020 .functor AND 1, L_0x55f29b934df0, L_0x55f29b935630, C4<1>, C4<1>;
v0x55f29b7d1d50_0 .net "a", 0 0, L_0x55f29b934df0;  alias, 1 drivers
v0x55f29b7d1e20_0 .net "b", 0 0, L_0x55f29b935630;  alias, 1 drivers
v0x55f29b7cd180_0 .net "c_out", 0 0, L_0x55f29b935020;  alias, 1 drivers
v0x55f29b7cd250_0 .net "sum", 0 0, L_0x55f29b934ed0;  alias, 1 drivers
S_0x55f29b83bb60 .scope module, "FA4" "FA_4bit" 17 33, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b752a00_0 .net "a", 3 0, L_0x55f29b937a30;  1 drivers
v0x55f29b752ae0_0 .net "b", 3 0, L_0x55f29b937ad0;  1 drivers
v0x55f29b74ff40_0 .net "c", 3 1, L_0x55f29b936a70;  1 drivers
v0x55f29b750000_0 .net "c_in", 0 0, L_0x55f29b937b70;  1 drivers
v0x55f29b7500a0_0 .net "c_out", 0 0, L_0x55f29b937320;  1 drivers
v0x55f29b74b010_0 .net "sum", 3 0, L_0x55f29b9373e0;  1 drivers
L_0x55f29b935d70 .part L_0x55f29b937a30, 0, 1;
L_0x55f29b935ea0 .part L_0x55f29b937ad0, 0, 1;
L_0x55f29b936290 .part L_0x55f29b937a30, 1, 1;
L_0x55f29b9363c0 .part L_0x55f29b937ad0, 1, 1;
L_0x55f29b9364f0 .part L_0x55f29b936a70, 0, 1;
L_0x55f29b936a70 .concat8 [ 1 1 1 0], L_0x55f29b935d00, L_0x55f29b936220, L_0x55f29b936a00;
L_0x55f29b936c50 .part L_0x55f29b937a30, 2, 1;
L_0x55f29b936d80 .part L_0x55f29b937ad0, 2, 1;
L_0x55f29b936f00 .part L_0x55f29b936a70, 1, 1;
L_0x55f29b9373e0 .concat8 [ 1 1 1 1], L_0x55f29b935b00, L_0x55f29b9360b0, L_0x55f29b9367a0, L_0x55f29b937110;
L_0x55f29b937480 .part L_0x55f29b937a30, 3, 1;
L_0x55f29b937640 .part L_0x55f29b937ad0, 3, 1;
L_0x55f29b937870 .part L_0x55f29b936a70, 2, 1;
S_0x55f29b83a610 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b83bb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b935d00 .functor OR 1, L_0x55f29b935c00, L_0x55f29b935a90, C4<0>, C4<0>;
v0x55f29b829020_0 .net "a", 0 0, L_0x55f29b935d70;  1 drivers
v0x55f29b8290e0_0 .net "b", 0 0, L_0x55f29b935ea0;  1 drivers
v0x55f29b824430_0 .net "c_in", 0 0, L_0x55f29b937b70;  alias, 1 drivers
v0x55f29b824500_0 .net "c_out", 0 0, L_0x55f29b935d00;  1 drivers
v0x55f29b822ee0_0 .net "hCarry", 0 0, L_0x55f29b935a90;  1 drivers
v0x55f29b822fd0_0 .net "hSum", 0 0, L_0x55f29b935a20;  1 drivers
v0x55f29b8212f0_0 .net "sum", 0 0, L_0x55f29b935b00;  1 drivers
v0x55f29b821390_0 .net "tCarry", 0 0, L_0x55f29b935c00;  1 drivers
S_0x55f29b838a20 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b83a610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b935a20 .functor XOR 1, L_0x55f29b935d70, L_0x55f29b935ea0, C4<0>, C4<0>;
L_0x55f29b935a90 .functor AND 1, L_0x55f29b935d70, L_0x55f29b935ea0, C4<1>, C4<1>;
v0x55f29b833e50_0 .net "a", 0 0, L_0x55f29b935d70;  alias, 1 drivers
v0x55f29b833f30_0 .net "b", 0 0, L_0x55f29b935ea0;  alias, 1 drivers
v0x55f29b832900_0 .net "c_out", 0 0, L_0x55f29b935a90;  alias, 1 drivers
v0x55f29b8329d0_0 .net "sum", 0 0, L_0x55f29b935a20;  alias, 1 drivers
S_0x55f29b830d10 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b83a610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b935b00 .functor XOR 1, L_0x55f29b935a20, L_0x55f29b937b70, C4<0>, C4<0>;
L_0x55f29b935c00 .functor AND 1, L_0x55f29b935a20, L_0x55f29b937b70, C4<1>, C4<1>;
v0x55f29b82c1b0_0 .net "a", 0 0, L_0x55f29b935a20;  alias, 1 drivers
v0x55f29b82c280_0 .net "b", 0 0, L_0x55f29b937b70;  alias, 1 drivers
v0x55f29b82abf0_0 .net "c_out", 0 0, L_0x55f29b935c00;  alias, 1 drivers
v0x55f29b82acc0_0 .net "sum", 0 0, L_0x55f29b935b00;  alias, 1 drivers
S_0x55f29b81c720 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b83bb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b936220 .functor OR 1, L_0x55f29b9361b0, L_0x55f29b936040, C4<0>, C4<0>;
v0x55f29b809bc0_0 .net "a", 0 0, L_0x55f29b936290;  1 drivers
v0x55f29b809c80_0 .net "b", 0 0, L_0x55f29b9363c0;  1 drivers
v0x55f29b803cb0_0 .net "c_in", 0 0, L_0x55f29b9364f0;  1 drivers
v0x55f29b803db0_0 .net "c_out", 0 0, L_0x55f29b936220;  1 drivers
v0x55f29b8020c0_0 .net "hCarry", 0 0, L_0x55f29b936040;  1 drivers
v0x55f29b8021b0_0 .net "hSum", 0 0, L_0x55f29b935fd0;  1 drivers
v0x55f29b777650_0 .net "sum", 0 0, L_0x55f29b9360b0;  1 drivers
v0x55f29b7776f0_0 .net "tCarry", 0 0, L_0x55f29b9361b0;  1 drivers
S_0x55f29b8195e0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b81c720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b935fd0 .functor XOR 1, L_0x55f29b936290, L_0x55f29b9363c0, C4<0>, C4<0>;
L_0x55f29b936040 .functor AND 1, L_0x55f29b936290, L_0x55f29b9363c0, C4<1>, C4<1>;
v0x55f29b81b2c0_0 .net "a", 0 0, L_0x55f29b936290;  alias, 1 drivers
v0x55f29b814a10_0 .net "b", 0 0, L_0x55f29b9363c0;  alias, 1 drivers
v0x55f29b814ad0_0 .net "c_out", 0 0, L_0x55f29b936040;  alias, 1 drivers
v0x55f29b8134c0_0 .net "sum", 0 0, L_0x55f29b935fd0;  alias, 1 drivers
S_0x55f29b8118d0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b81c720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9360b0 .functor XOR 1, L_0x55f29b935fd0, L_0x55f29b9364f0, C4<0>, C4<0>;
L_0x55f29b9361b0 .functor AND 1, L_0x55f29b935fd0, L_0x55f29b9364f0, C4<1>, C4<1>;
v0x55f29b80cd00_0 .net "a", 0 0, L_0x55f29b935fd0;  alias, 1 drivers
v0x55f29b80cdd0_0 .net "b", 0 0, L_0x55f29b9364f0;  alias, 1 drivers
v0x55f29b80b7b0_0 .net "c_out", 0 0, L_0x55f29b9361b0;  alias, 1 drivers
v0x55f29b80b880_0 .net "sum", 0 0, L_0x55f29b9360b0;  alias, 1 drivers
S_0x55f29b7e5190 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b83bb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b936a00 .functor OR 1, L_0x55f29b936940, L_0x55f29b9366e0, C4<0>, C4<0>;
v0x55f29b7586e0_0 .net "a", 0 0, L_0x55f29b936c50;  1 drivers
v0x55f29b7587a0_0 .net "b", 0 0, L_0x55f29b936d80;  1 drivers
v0x55f29b7ed370_0 .net "c_in", 0 0, L_0x55f29b936f00;  1 drivers
v0x55f29b7ed470_0 .net "c_out", 0 0, L_0x55f29b936a00;  1 drivers
v0x55f29b7e5660_0 .net "hCarry", 0 0, L_0x55f29b9366e0;  1 drivers
v0x55f29b7e5750_0 .net "hSum", 0 0, L_0x55f29b936620;  1 drivers
v0x55f29b7dd950_0 .net "sum", 0 0, L_0x55f29b9367a0;  1 drivers
v0x55f29b7dd9f0_0 .net "tCarry", 0 0, L_0x55f29b936940;  1 drivers
S_0x55f29b82caa0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7e5190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b936620 .functor XOR 1, L_0x55f29b936c50, L_0x55f29b936d80, C4<0>, C4<0>;
L_0x55f29b9366e0 .functor AND 1, L_0x55f29b936c50, L_0x55f29b936d80, C4<1>, C4<1>;
v0x55f29b77f830_0 .net "a", 0 0, L_0x55f29b936c50;  alias, 1 drivers
v0x55f29b77f8f0_0 .net "b", 0 0, L_0x55f29b936d80;  alias, 1 drivers
v0x55f29b777b20_0 .net "c_out", 0 0, L_0x55f29b9366e0;  alias, 1 drivers
v0x55f29b777bc0_0 .net "sum", 0 0, L_0x55f29b936620;  alias, 1 drivers
S_0x55f29b76fe10 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7e5190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9367a0 .functor XOR 1, L_0x55f29b936620, L_0x55f29b936f00, C4<0>, C4<0>;
L_0x55f29b936940 .functor AND 1, L_0x55f29b936620, L_0x55f29b936f00, C4<1>, C4<1>;
v0x55f29b768170_0 .net "a", 0 0, L_0x55f29b936620;  alias, 1 drivers
v0x55f29b768240_0 .net "b", 0 0, L_0x55f29b936f00;  alias, 1 drivers
v0x55f29b7603f0_0 .net "c_out", 0 0, L_0x55f29b936940;  alias, 1 drivers
v0x55f29b7604c0_0 .net "sum", 0 0, L_0x55f29b9367a0;  alias, 1 drivers
S_0x55f29b7d5c40 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b83bb60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b937320 .functor OR 1, L_0x55f29b937260, L_0x55f29b9370a0, C4<0>, C4<0>;
v0x55f29b8157c0_0 .net "a", 0 0, L_0x55f29b937480;  1 drivers
v0x55f29b815880_0 .net "b", 0 0, L_0x55f29b937640;  1 drivers
v0x55f29b80dab0_0 .net "c_in", 0 0, L_0x55f29b937870;  1 drivers
v0x55f29b80dbb0_0 .net "c_out", 0 0, L_0x55f29b937320;  alias, 1 drivers
v0x55f29b84c480_0 .net "hCarry", 0 0, L_0x55f29b9370a0;  1 drivers
v0x55f29b84c520_0 .net "hSum", 0 0, L_0x55f29b937030;  1 drivers
v0x55f29b75a710_0 .net "sum", 0 0, L_0x55f29b937110;  1 drivers
v0x55f29b75a7b0_0 .net "tCarry", 0 0, L_0x55f29b937260;  1 drivers
S_0x55f29b7cdfb0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7d5c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b937030 .functor XOR 1, L_0x55f29b937480, L_0x55f29b937640, C4<0>, C4<0>;
L_0x55f29b9370a0 .functor AND 1, L_0x55f29b937480, L_0x55f29b937640, C4<1>, C4<1>;
v0x55f29b7c6220_0 .net "a", 0 0, L_0x55f29b937480;  alias, 1 drivers
v0x55f29b7c6300_0 .net "b", 0 0, L_0x55f29b937640;  alias, 1 drivers
v0x55f29b834c00_0 .net "c_out", 0 0, L_0x55f29b9370a0;  alias, 1 drivers
v0x55f29b834cd0_0 .net "sum", 0 0, L_0x55f29b937030;  alias, 1 drivers
S_0x55f29b82cef0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7d5c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b937110 .functor XOR 1, L_0x55f29b937030, L_0x55f29b937870, C4<0>, C4<0>;
L_0x55f29b937260 .functor AND 1, L_0x55f29b937030, L_0x55f29b937870, C4<1>, C4<1>;
v0x55f29b8251e0_0 .net "a", 0 0, L_0x55f29b937030;  alias, 1 drivers
v0x55f29b8252b0_0 .net "b", 0 0, L_0x55f29b937870;  alias, 1 drivers
v0x55f29b81d4d0_0 .net "c_out", 0 0, L_0x55f29b937260;  alias, 1 drivers
v0x55f29b81d5a0_0 .net "sum", 0 0, L_0x55f29b937110;  alias, 1 drivers
S_0x55f29b7ef3a0 .scope module, "FA5" "FA_4bit" 17 34, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b853040_0 .net "a", 3 0, L_0x55f29b939b30;  1 drivers
v0x55f29b852b80_0 .net "b", 3 0, L_0x55f29b939d50;  1 drivers
v0x55f29b852c60_0 .net "c", 3 1, L_0x55f29b938b70;  1 drivers
v0x55f29b841380_0 .net "c_in", 0 0, L_0x55f29b939f00;  1 drivers
v0x55f29b841470_0 .net "c_out", 0 0, L_0x55f29b939420;  1 drivers
v0x55f29b83c7d0_0 .net "sum", 3 0, L_0x55f29b9394e0;  1 drivers
L_0x55f29b937f60 .part L_0x55f29b939b30, 0, 1;
L_0x55f29b938090 .part L_0x55f29b939d50, 0, 1;
L_0x55f29b938480 .part L_0x55f29b939b30, 1, 1;
L_0x55f29b9385b0 .part L_0x55f29b939d50, 1, 1;
L_0x55f29b9386e0 .part L_0x55f29b938b70, 0, 1;
L_0x55f29b938b70 .concat8 [ 1 1 1 0], L_0x55f29b937ef0, L_0x55f29b938410, L_0x55f29b938b00;
L_0x55f29b938d50 .part L_0x55f29b939b30, 2, 1;
L_0x55f29b938e80 .part L_0x55f29b939d50, 2, 1;
L_0x55f29b939000 .part L_0x55f29b938b70, 1, 1;
L_0x55f29b9394e0 .concat8 [ 1 1 1 1], L_0x55f29b937cf0, L_0x55f29b9382a0, L_0x55f29b9388f0, L_0x55f29b939210;
L_0x55f29b939580 .part L_0x55f29b939b30, 3, 1;
L_0x55f29b939740 .part L_0x55f29b939d50, 3, 1;
L_0x55f29b939970 .part L_0x55f29b938b70, 2, 1;
S_0x55f29b7e7690 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b7ef3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b937ef0 .functor OR 1, L_0x55f29b937df0, L_0x55f29b937c80, C4<0>, C4<0>;
v0x55f29b7bdac0_0 .net "a", 0 0, L_0x55f29b937f60;  1 drivers
v0x55f29b7b8a40_0 .net "b", 0 0, L_0x55f29b938090;  1 drivers
v0x55f29b7b8b10_0 .net "c_in", 0 0, L_0x55f29b939f00;  alias, 1 drivers
v0x55f29b836c30_0 .net "c_out", 0 0, L_0x55f29b937ef0;  1 drivers
v0x55f29b836cd0_0 .net "hCarry", 0 0, L_0x55f29b937c80;  1 drivers
v0x55f29b82ef20_0 .net "hSum", 0 0, L_0x55f29b937c10;  1 drivers
v0x55f29b82f010_0 .net "sum", 0 0, L_0x55f29b937cf0;  1 drivers
v0x55f29b827210_0 .net "tCarry", 0 0, L_0x55f29b937df0;  1 drivers
S_0x55f29b7dfa00 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b7e7690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b937c10 .functor XOR 1, L_0x55f29b937f60, L_0x55f29b938090, C4<0>, C4<0>;
L_0x55f29b937c80 .functor AND 1, L_0x55f29b937f60, L_0x55f29b938090, C4<1>, C4<1>;
v0x55f29b7d7c70_0 .net "a", 0 0, L_0x55f29b937f60;  alias, 1 drivers
v0x55f29b7d7d50_0 .net "b", 0 0, L_0x55f29b938090;  alias, 1 drivers
v0x55f29b7cff60_0 .net "c_out", 0 0, L_0x55f29b937c80;  alias, 1 drivers
v0x55f29b7d0030_0 .net "sum", 0 0, L_0x55f29b937c10;  alias, 1 drivers
S_0x55f29b7c8250 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b7e7690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b937cf0 .functor XOR 1, L_0x55f29b937c10, L_0x55f29b939f00, C4<0>, C4<0>;
L_0x55f29b937df0 .functor AND 1, L_0x55f29b937c10, L_0x55f29b939f00, C4<1>, C4<1>;
v0x55f29b7c0540_0 .net "a", 0 0, L_0x55f29b937c10;  alias, 1 drivers
v0x55f29b7c0610_0 .net "b", 0 0, L_0x55f29b939f00;  alias, 1 drivers
v0x55f29b7c06b0_0 .net "c_out", 0 0, L_0x55f29b937df0;  alias, 1 drivers
v0x55f29b7bd970_0 .net "sum", 0 0, L_0x55f29b937cf0;  alias, 1 drivers
S_0x55f29b81f500 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b7ef3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b938410 .functor OR 1, L_0x55f29b9383a0, L_0x55f29b938230, C4<0>, C4<0>;
v0x55f29b84f890_0 .net "a", 0 0, L_0x55f29b938480;  1 drivers
v0x55f29b84f380_0 .net "b", 0 0, L_0x55f29b9385b0;  1 drivers
v0x55f29b84f450_0 .net "c_in", 0 0, L_0x55f29b9386e0;  1 drivers
v0x55f29b84db40_0 .net "c_out", 0 0, L_0x55f29b938410;  1 drivers
v0x55f29b84dbe0_0 .net "hCarry", 0 0, L_0x55f29b938230;  1 drivers
v0x55f29b84d780_0 .net "hSum", 0 0, L_0x55f29b9381c0;  1 drivers
v0x55f29b84d870_0 .net "sum", 0 0, L_0x55f29b9382a0;  1 drivers
v0x55f29b84bf40_0 .net "tCarry", 0 0, L_0x55f29b9383a0;  1 drivers
S_0x55f29b8177f0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b81f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9381c0 .functor XOR 1, L_0x55f29b938480, L_0x55f29b9385b0, C4<0>, C4<0>;
L_0x55f29b938230 .functor AND 1, L_0x55f29b938480, L_0x55f29b9385b0, C4<1>, C4<1>;
v0x55f29b827380_0 .net "a", 0 0, L_0x55f29b938480;  alias, 1 drivers
v0x55f29b80fae0_0 .net "b", 0 0, L_0x55f29b9385b0;  alias, 1 drivers
v0x55f29b80fba0_0 .net "c_out", 0 0, L_0x55f29b938230;  alias, 1 drivers
v0x55f29b807dd0_0 .net "sum", 0 0, L_0x55f29b9381c0;  alias, 1 drivers
S_0x55f29b805200 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b81f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9382a0 .functor XOR 1, L_0x55f29b9381c0, L_0x55f29b9386e0, C4<0>, C4<0>;
L_0x55f29b9383a0 .functor AND 1, L_0x55f29b9381c0, L_0x55f29b9386e0, C4<1>, C4<1>;
v0x55f29b807f40_0 .net "a", 0 0, L_0x55f29b9381c0;  alias, 1 drivers
v0x55f29b800300_0 .net "b", 0 0, L_0x55f29b9386e0;  alias, 1 drivers
v0x55f29b8003a0_0 .net "c_out", 0 0, L_0x55f29b9383a0;  alias, 1 drivers
v0x55f29b84f740_0 .net "sum", 0 0, L_0x55f29b9382a0;  alias, 1 drivers
S_0x55f29b84bb80 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b7ef3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b938b00 .functor OR 1, L_0x55f29b938a40, L_0x55f29b938880, C4<0>, C4<0>;
v0x55f29b846780_0 .net "a", 0 0, L_0x55f29b938d50;  1 drivers
v0x55f29b846820_0 .net "b", 0 0, L_0x55f29b938e80;  1 drivers
v0x55f29b8468f0_0 .net "c_in", 0 0, L_0x55f29b939000;  1 drivers
v0x55f29b844fa0_0 .net "c_out", 0 0, L_0x55f29b938b00;  1 drivers
v0x55f29b845040_0 .net "hCarry", 0 0, L_0x55f29b938880;  1 drivers
v0x55f29b844b80_0 .net "hSum", 0 0, L_0x55f29b938810;  1 drivers
v0x55f29b844c70_0 .net "sum", 0 0, L_0x55f29b9388f0;  1 drivers
v0x55f29b843340_0 .net "tCarry", 0 0, L_0x55f29b938a40;  1 drivers
S_0x55f29b84a340 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b84bb80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b938810 .functor XOR 1, L_0x55f29b938d50, L_0x55f29b938e80, C4<0>, C4<0>;
L_0x55f29b938880 .functor AND 1, L_0x55f29b938d50, L_0x55f29b938e80, C4<1>, C4<1>;
v0x55f29b84c040_0 .net "a", 0 0, L_0x55f29b938d50;  alias, 1 drivers
v0x55f29b849f80_0 .net "b", 0 0, L_0x55f29b938e80;  alias, 1 drivers
v0x55f29b84a040_0 .net "c_out", 0 0, L_0x55f29b938880;  alias, 1 drivers
v0x55f29b848740_0 .net "sum", 0 0, L_0x55f29b938810;  alias, 1 drivers
S_0x55f29b848380 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b84bb80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9388f0 .functor XOR 1, L_0x55f29b938810, L_0x55f29b939000, C4<0>, C4<0>;
L_0x55f29b938a40 .functor AND 1, L_0x55f29b938810, L_0x55f29b939000, C4<1>, C4<1>;
v0x55f29b8488b0_0 .net "a", 0 0, L_0x55f29b938810;  alias, 1 drivers
v0x55f29b846b40_0 .net "b", 0 0, L_0x55f29b939000;  alias, 1 drivers
v0x55f29b846be0_0 .net "c_out", 0 0, L_0x55f29b938a40;  alias, 1 drivers
v0x55f29b846cb0_0 .net "sum", 0 0, L_0x55f29b9388f0;  alias, 1 drivers
S_0x55f29b842f80 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b7ef3a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b939420 .functor OR 1, L_0x55f29b939360, L_0x55f29b9391a0, C4<0>, C4<0>;
v0x55f29b8564d0_0 .net "a", 0 0, L_0x55f29b939580;  1 drivers
v0x55f29b841740_0 .net "b", 0 0, L_0x55f29b939740;  1 drivers
v0x55f29b841810_0 .net "c_in", 0 0, L_0x55f29b939970;  1 drivers
v0x55f29b854b40_0 .net "c_out", 0 0, L_0x55f29b939420;  alias, 1 drivers
v0x55f29b854be0_0 .net "hCarry", 0 0, L_0x55f29b9391a0;  1 drivers
v0x55f29b854780_0 .net "hSum", 0 0, L_0x55f29b939130;  1 drivers
v0x55f29b854870_0 .net "sum", 0 0, L_0x55f29b939210;  1 drivers
v0x55f29b852f40_0 .net "tCarry", 0 0, L_0x55f29b939360;  1 drivers
S_0x55f29b859f40 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b842f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b939130 .functor XOR 1, L_0x55f29b939580, L_0x55f29b939740, C4<0>, C4<0>;
L_0x55f29b9391a0 .functor AND 1, L_0x55f29b939580, L_0x55f29b939740, C4<1>, C4<1>;
v0x55f29b859b80_0 .net "a", 0 0, L_0x55f29b939580;  alias, 1 drivers
v0x55f29b859c20_0 .net "b", 0 0, L_0x55f29b939740;  alias, 1 drivers
v0x55f29b859ce0_0 .net "c_out", 0 0, L_0x55f29b9391a0;  alias, 1 drivers
v0x55f29b858340_0 .net "sum", 0 0, L_0x55f29b939130;  alias, 1 drivers
S_0x55f29b857f80 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b842f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b939210 .functor XOR 1, L_0x55f29b939130, L_0x55f29b939970, C4<0>, C4<0>;
L_0x55f29b939360 .functor AND 1, L_0x55f29b939130, L_0x55f29b939970, C4<1>, C4<1>;
v0x55f29b856740_0 .net "a", 0 0, L_0x55f29b939130;  alias, 1 drivers
v0x55f29b8567e0_0 .net "b", 0 0, L_0x55f29b939970;  alias, 1 drivers
v0x55f29b856880_0 .net "c_out", 0 0, L_0x55f29b939360;  alias, 1 drivers
v0x55f29b856380_0 .net "sum", 0 0, L_0x55f29b939210;  alias, 1 drivers
S_0x55f29b7f4f40 .scope module, "FA6" "FA_4bit" 17 35, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b5c23a0_0 .net "a", 3 0, L_0x55f29b93be40;  1 drivers
v0x55f29b5cd690_0 .net "b", 3 0, L_0x55f29b93bee0;  1 drivers
v0x55f29b5cd770_0 .net "c", 3 1, L_0x55f29b93ae80;  1 drivers
v0x55f29b5cd830_0 .net "c_in", 0 0, L_0x55f29b93c010;  1 drivers
v0x55f29b5cd920_0 .net "c_out", 0 0, L_0x55f29b93b730;  1 drivers
v0x55f29b5b96c0_0 .net "sum", 3 0, L_0x55f29b93b7f0;  1 drivers
L_0x55f29b93a270 .part L_0x55f29b93be40, 0, 1;
L_0x55f29b93a3a0 .part L_0x55f29b93bee0, 0, 1;
L_0x55f29b93a790 .part L_0x55f29b93be40, 1, 1;
L_0x55f29b93a8c0 .part L_0x55f29b93bee0, 1, 1;
L_0x55f29b93a9f0 .part L_0x55f29b93ae80, 0, 1;
L_0x55f29b93ae80 .concat8 [ 1 1 1 0], L_0x55f29b93a200, L_0x55f29b93a720, L_0x55f29b93ae10;
L_0x55f29b93b060 .part L_0x55f29b93be40, 2, 1;
L_0x55f29b93b190 .part L_0x55f29b93bee0, 2, 1;
L_0x55f29b93b310 .part L_0x55f29b93ae80, 1, 1;
L_0x55f29b93b7f0 .concat8 [ 1 1 1 1], L_0x55f29b93a090, L_0x55f29b93a5b0, L_0x55f29b93ac00, L_0x55f29b93b520;
L_0x55f29b93b890 .part L_0x55f29b93be40, 3, 1;
L_0x55f29b93ba50 .part L_0x55f29b93bee0, 3, 1;
L_0x55f29b93bc80 .part L_0x55f29b93ae80, 2, 1;
S_0x55f29b787400 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b7f4f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93a200 .functor OR 1, L_0x55f29b93a100, L_0x55f29b93a020, C4<0>, C4<0>;
v0x55f29b593ae0_0 .net "a", 0 0, L_0x55f29b93a270;  1 drivers
v0x55f29b593b80_0 .net "b", 0 0, L_0x55f29b93a3a0;  1 drivers
v0x55f29b593c50_0 .net "c_in", 0 0, L_0x55f29b93c010;  alias, 1 drivers
v0x55f29b593d50_0 .net "c_out", 0 0, L_0x55f29b93a200;  1 drivers
v0x55f29b593df0_0 .net "hCarry", 0 0, L_0x55f29b93a020;  1 drivers
v0x55f29b5a1110_0 .net "hSum", 0 0, L_0x55f29b939ce0;  1 drivers
v0x55f29b5a1200_0 .net "sum", 0 0, L_0x55f29b93a090;  1 drivers
v0x55f29b5a12a0_0 .net "tCarry", 0 0, L_0x55f29b93a100;  1 drivers
S_0x55f29b85a1e0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b787400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b939ce0 .functor XOR 1, L_0x55f29b93a270, L_0x55f29b93a3a0, C4<0>, C4<0>;
L_0x55f29b93a020 .functor AND 1, L_0x55f29b93a270, L_0x55f29b93a3a0, C4<1>, C4<1>;
v0x55f29b85a380_0 .net "a", 0 0, L_0x55f29b93a270;  alias, 1 drivers
v0x55f29b83c930_0 .net "b", 0 0, L_0x55f29b93a3a0;  alias, 1 drivers
v0x55f29b5988b0_0 .net "c_out", 0 0, L_0x55f29b93a020;  alias, 1 drivers
v0x55f29b598980_0 .net "sum", 0 0, L_0x55f29b939ce0;  alias, 1 drivers
S_0x55f29b598af0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b787400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93a090 .functor XOR 1, L_0x55f29b939ce0, L_0x55f29b93c010, C4<0>, C4<0>;
L_0x55f29b93a100 .functor AND 1, L_0x55f29b939ce0, L_0x55f29b93c010, C4<1>, C4<1>;
v0x55f29b5615a0_0 .net "a", 0 0, L_0x55f29b939ce0;  alias, 1 drivers
v0x55f29b561670_0 .net "b", 0 0, L_0x55f29b93c010;  alias, 1 drivers
v0x55f29b561710_0 .net "c_out", 0 0, L_0x55f29b93a100;  alias, 1 drivers
v0x55f29b5617e0_0 .net "sum", 0 0, L_0x55f29b93a090;  alias, 1 drivers
S_0x55f29b59f7e0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b7f4f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93a720 .functor OR 1, L_0x55f29b93a6b0, L_0x55f29b93a540, C4<0>, C4<0>;
v0x55f29b560270_0 .net "a", 0 0, L_0x55f29b93a790;  1 drivers
v0x55f29b560330_0 .net "b", 0 0, L_0x55f29b93a8c0;  1 drivers
v0x55f29b560400_0 .net "c_in", 0 0, L_0x55f29b93a9f0;  1 drivers
v0x55f29b5bdb60_0 .net "c_out", 0 0, L_0x55f29b93a720;  1 drivers
v0x55f29b5bdc00_0 .net "hCarry", 0 0, L_0x55f29b93a540;  1 drivers
v0x55f29b5bdcf0_0 .net "hSum", 0 0, L_0x55f29b93a4d0;  1 drivers
v0x55f29b5bdde0_0 .net "sum", 0 0, L_0x55f29b93a5b0;  1 drivers
v0x55f29b5bde80_0 .net "tCarry", 0 0, L_0x55f29b93a6b0;  1 drivers
S_0x55f29b59fa30 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b59f7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93a4d0 .functor XOR 1, L_0x55f29b93a790, L_0x55f29b93a8c0, C4<0>, C4<0>;
L_0x55f29b93a540 .functor AND 1, L_0x55f29b93a790, L_0x55f29b93a8c0, C4<1>, C4<1>;
v0x55f29b5a1460_0 .net "a", 0 0, L_0x55f29b93a790;  alias, 1 drivers
v0x55f29b5c1070_0 .net "b", 0 0, L_0x55f29b93a8c0;  alias, 1 drivers
v0x55f29b5c1130_0 .net "c_out", 0 0, L_0x55f29b93a540;  alias, 1 drivers
v0x55f29b5c1200_0 .net "sum", 0 0, L_0x55f29b93a4d0;  alias, 1 drivers
S_0x55f29b594d90 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b59f7e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93a5b0 .functor XOR 1, L_0x55f29b93a4d0, L_0x55f29b93a9f0, C4<0>, C4<0>;
L_0x55f29b93a6b0 .functor AND 1, L_0x55f29b93a4d0, L_0x55f29b93a9f0, C4<1>, C4<1>;
v0x55f29b594ff0_0 .net "a", 0 0, L_0x55f29b93a4d0;  alias, 1 drivers
v0x55f29b5950c0_0 .net "b", 0 0, L_0x55f29b93a9f0;  alias, 1 drivers
v0x55f29b5c1370_0 .net "c_out", 0 0, L_0x55f29b93a6b0;  alias, 1 drivers
v0x55f29b560100_0 .net "sum", 0 0, L_0x55f29b93a5b0;  alias, 1 drivers
S_0x55f29b5bc900 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b7f4f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93ae10 .functor OR 1, L_0x55f29b93ad50, L_0x55f29b93ab90, C4<0>, C4<0>;
v0x55f29b534ae0_0 .net "a", 0 0, L_0x55f29b93b060;  1 drivers
v0x55f29b514e40_0 .net "b", 0 0, L_0x55f29b93b190;  1 drivers
v0x55f29b514f10_0 .net "c_in", 0 0, L_0x55f29b93b310;  1 drivers
v0x55f29b515010_0 .net "c_out", 0 0, L_0x55f29b93ae10;  1 drivers
v0x55f29b5150b0_0 .net "hCarry", 0 0, L_0x55f29b93ab90;  1 drivers
v0x55f29b515150_0 .net "hSum", 0 0, L_0x55f29b93ab20;  1 drivers
v0x55f29b4d62c0_0 .net "sum", 0 0, L_0x55f29b93ac00;  1 drivers
v0x55f29b4d6360_0 .net "tCarry", 0 0, L_0x55f29b93ad50;  1 drivers
S_0x55f29b5bcb50 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b5bc900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93ab20 .functor XOR 1, L_0x55f29b93b060, L_0x55f29b93b190, C4<0>, C4<0>;
L_0x55f29b93ab90 .functor AND 1, L_0x55f29b93b060, L_0x55f29b93b190, C4<1>, C4<1>;
v0x55f29b5a24e0_0 .net "a", 0 0, L_0x55f29b93b060;  alias, 1 drivers
v0x55f29b5a25a0_0 .net "b", 0 0, L_0x55f29b93b190;  alias, 1 drivers
v0x55f29b5a2660_0 .net "c_out", 0 0, L_0x55f29b93ab90;  alias, 1 drivers
v0x55f29b5a2730_0 .net "sum", 0 0, L_0x55f29b93ab20;  alias, 1 drivers
S_0x55f29b5c4c10 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b5bc900;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93ac00 .functor XOR 1, L_0x55f29b93ab20, L_0x55f29b93b310, C4<0>, C4<0>;
L_0x55f29b93ad50 .functor AND 1, L_0x55f29b93ab20, L_0x55f29b93b310, C4<1>, C4<1>;
v0x55f29b5c4e70_0 .net "a", 0 0, L_0x55f29b93ab20;  alias, 1 drivers
v0x55f29b534800_0 .net "b", 0 0, L_0x55f29b93b310;  alias, 1 drivers
v0x55f29b5348a0_0 .net "c_out", 0 0, L_0x55f29b93ad50;  alias, 1 drivers
v0x55f29b534970_0 .net "sum", 0 0, L_0x55f29b93ac00;  alias, 1 drivers
S_0x55f29b4d6460 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b7f4f40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93b730 .functor OR 1, L_0x55f29b93b670, L_0x55f29b93b4b0, C4<0>, C4<0>;
v0x55f29b5996d0_0 .net "a", 0 0, L_0x55f29b93b890;  1 drivers
v0x55f29b599790_0 .net "b", 0 0, L_0x55f29b93ba50;  1 drivers
v0x55f29b599860_0 .net "c_in", 0 0, L_0x55f29b93bc80;  1 drivers
v0x55f29b599960_0 .net "c_out", 0 0, L_0x55f29b93b730;  alias, 1 drivers
v0x55f29b599a00_0 .net "hCarry", 0 0, L_0x55f29b93b4b0;  1 drivers
v0x55f29b5c2110_0 .net "hSum", 0 0, L_0x55f29b93b440;  1 drivers
v0x55f29b5c2200_0 .net "sum", 0 0, L_0x55f29b93b520;  1 drivers
v0x55f29b5c22a0_0 .net "tCarry", 0 0, L_0x55f29b93b670;  1 drivers
S_0x55f29b557940 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b4d6460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93b440 .functor XOR 1, L_0x55f29b93b890, L_0x55f29b93ba50, C4<0>, C4<0>;
L_0x55f29b93b4b0 .functor AND 1, L_0x55f29b93b890, L_0x55f29b93ba50, C4<1>, C4<1>;
v0x55f29b557bb0_0 .net "a", 0 0, L_0x55f29b93b890;  alias, 1 drivers
v0x55f29b557c90_0 .net "b", 0 0, L_0x55f29b93ba50;  alias, 1 drivers
v0x55f29b532ec0_0 .net "c_out", 0 0, L_0x55f29b93b4b0;  alias, 1 drivers
v0x55f29b532f90_0 .net "sum", 0 0, L_0x55f29b93b440;  alias, 1 drivers
S_0x55f29b533100 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b4d6460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93b520 .functor XOR 1, L_0x55f29b93b440, L_0x55f29b93bc80, C4<0>, C4<0>;
L_0x55f29b93b670 .functor AND 1, L_0x55f29b93b440, L_0x55f29b93bc80, C4<1>, C4<1>;
v0x55f29b54ab50_0 .net "a", 0 0, L_0x55f29b93b440;  alias, 1 drivers
v0x55f29b54ac20_0 .net "b", 0 0, L_0x55f29b93bc80;  alias, 1 drivers
v0x55f29b54acc0_0 .net "c_out", 0 0, L_0x55f29b93b670;  alias, 1 drivers
v0x55f29b54ad90_0 .net "sum", 0 0, L_0x55f29b93b520;  alias, 1 drivers
S_0x55f29b5b9820 .scope module, "FA7" "FA_4bit" 17 36, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b877f90_0 .net "a", 3 0, L_0x55f29b93e020;  1 drivers
v0x55f29b878070_0 .net "b", 3 0, L_0x55f29b93e160;  1 drivers
v0x55f29b878150_0 .net "c", 3 1, L_0x55f29b93d060;  1 drivers
v0x55f29b878210_0 .net "c_in", 0 0, L_0x55f29b93e200;  1 drivers
v0x55f29b878300_0 .net "c_out", 0 0, L_0x55f29b93d910;  1 drivers
v0x55f29b8783f0_0 .net "sum", 3 0, L_0x55f29b93d9d0;  1 drivers
L_0x55f29b93c400 .part L_0x55f29b93e020, 0, 1;
L_0x55f29b93c530 .part L_0x55f29b93e160, 0, 1;
L_0x55f29b93c920 .part L_0x55f29b93e020, 1, 1;
L_0x55f29b93ca50 .part L_0x55f29b93e160, 1, 1;
L_0x55f29b93cb80 .part L_0x55f29b93d060, 0, 1;
L_0x55f29b93d060 .concat8 [ 1 1 1 0], L_0x55f29b93c390, L_0x55f29b93c8b0, L_0x55f29b93cff0;
L_0x55f29b93d240 .part L_0x55f29b93e020, 2, 1;
L_0x55f29b93d370 .part L_0x55f29b93e160, 2, 1;
L_0x55f29b93d4f0 .part L_0x55f29b93d060, 1, 1;
L_0x55f29b93d9d0 .concat8 [ 1 1 1 1], L_0x55f29b93c190, L_0x55f29b93c740, L_0x55f29b93cde0, L_0x55f29b93d700;
L_0x55f29b93da70 .part L_0x55f29b93e020, 3, 1;
L_0x55f29b93dc30 .part L_0x55f29b93e160, 3, 1;
L_0x55f29b93de60 .part L_0x55f29b93d060, 2, 1;
S_0x55f29b872a60 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b5b9820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93c390 .functor OR 1, L_0x55f29b93c290, L_0x55f29b93c120, C4<0>, C4<0>;
v0x55f29b8738b0_0 .net "a", 0 0, L_0x55f29b93c400;  1 drivers
v0x55f29b873970_0 .net "b", 0 0, L_0x55f29b93c530;  1 drivers
v0x55f29b873a40_0 .net "c_in", 0 0, L_0x55f29b93e200;  alias, 1 drivers
v0x55f29b873b40_0 .net "c_out", 0 0, L_0x55f29b93c390;  1 drivers
v0x55f29b873be0_0 .net "hCarry", 0 0, L_0x55f29b93c120;  1 drivers
v0x55f29b873cd0_0 .net "hSum", 0 0, L_0x55f29b93c0b0;  1 drivers
v0x55f29b873dc0_0 .net "sum", 0 0, L_0x55f29b93c190;  1 drivers
v0x55f29b873e60_0 .net "tCarry", 0 0, L_0x55f29b93c290;  1 drivers
S_0x55f29b872c60 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b872a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93c0b0 .functor XOR 1, L_0x55f29b93c400, L_0x55f29b93c530, C4<0>, C4<0>;
L_0x55f29b93c120 .functor AND 1, L_0x55f29b93c400, L_0x55f29b93c530, C4<1>, C4<1>;
v0x55f29b872ea0_0 .net "a", 0 0, L_0x55f29b93c400;  alias, 1 drivers
v0x55f29b872f80_0 .net "b", 0 0, L_0x55f29b93c530;  alias, 1 drivers
v0x55f29b873040_0 .net "c_out", 0 0, L_0x55f29b93c120;  alias, 1 drivers
v0x55f29b873110_0 .net "sum", 0 0, L_0x55f29b93c0b0;  alias, 1 drivers
S_0x55f29b873280 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b872a60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93c190 .functor XOR 1, L_0x55f29b93c0b0, L_0x55f29b93e200, C4<0>, C4<0>;
L_0x55f29b93c290 .functor AND 1, L_0x55f29b93c0b0, L_0x55f29b93e200, C4<1>, C4<1>;
v0x55f29b8734e0_0 .net "a", 0 0, L_0x55f29b93c0b0;  alias, 1 drivers
v0x55f29b8735d0_0 .net "b", 0 0, L_0x55f29b93e200;  alias, 1 drivers
v0x55f29b873670_0 .net "c_out", 0 0, L_0x55f29b93c290;  alias, 1 drivers
v0x55f29b873740_0 .net "sum", 0 0, L_0x55f29b93c190;  alias, 1 drivers
S_0x55f29b873f60 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b5b9820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93c8b0 .functor OR 1, L_0x55f29b93c840, L_0x55f29b93c6d0, C4<0>, C4<0>;
v0x55f29b874e10_0 .net "a", 0 0, L_0x55f29b93c920;  1 drivers
v0x55f29b874ed0_0 .net "b", 0 0, L_0x55f29b93ca50;  1 drivers
v0x55f29b874fa0_0 .net "c_in", 0 0, L_0x55f29b93cb80;  1 drivers
v0x55f29b8750a0_0 .net "c_out", 0 0, L_0x55f29b93c8b0;  1 drivers
v0x55f29b875140_0 .net "hCarry", 0 0, L_0x55f29b93c6d0;  1 drivers
v0x55f29b875230_0 .net "hSum", 0 0, L_0x55f29b93c660;  1 drivers
v0x55f29b875320_0 .net "sum", 0 0, L_0x55f29b93c740;  1 drivers
v0x55f29b8753c0_0 .net "tCarry", 0 0, L_0x55f29b93c840;  1 drivers
S_0x55f29b8741b0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b873f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93c660 .functor XOR 1, L_0x55f29b93c920, L_0x55f29b93ca50, C4<0>, C4<0>;
L_0x55f29b93c6d0 .functor AND 1, L_0x55f29b93c920, L_0x55f29b93ca50, C4<1>, C4<1>;
v0x55f29b874420_0 .net "a", 0 0, L_0x55f29b93c920;  alias, 1 drivers
v0x55f29b874500_0 .net "b", 0 0, L_0x55f29b93ca50;  alias, 1 drivers
v0x55f29b8745c0_0 .net "c_out", 0 0, L_0x55f29b93c6d0;  alias, 1 drivers
v0x55f29b874690_0 .net "sum", 0 0, L_0x55f29b93c660;  alias, 1 drivers
S_0x55f29b874800 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b873f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93c740 .functor XOR 1, L_0x55f29b93c660, L_0x55f29b93cb80, C4<0>, C4<0>;
L_0x55f29b93c840 .functor AND 1, L_0x55f29b93c660, L_0x55f29b93cb80, C4<1>, C4<1>;
v0x55f29b874a60_0 .net "a", 0 0, L_0x55f29b93c660;  alias, 1 drivers
v0x55f29b874b30_0 .net "b", 0 0, L_0x55f29b93cb80;  alias, 1 drivers
v0x55f29b874bd0_0 .net "c_out", 0 0, L_0x55f29b93c840;  alias, 1 drivers
v0x55f29b874ca0_0 .net "sum", 0 0, L_0x55f29b93c740;  alias, 1 drivers
S_0x55f29b8754c0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b5b9820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93cff0 .functor OR 1, L_0x55f29b93cf30, L_0x55f29b93cd20, C4<0>, C4<0>;
v0x55f29b876380_0 .net "a", 0 0, L_0x55f29b93d240;  1 drivers
v0x55f29b876440_0 .net "b", 0 0, L_0x55f29b93d370;  1 drivers
v0x55f29b876510_0 .net "c_in", 0 0, L_0x55f29b93d4f0;  1 drivers
v0x55f29b876610_0 .net "c_out", 0 0, L_0x55f29b93cff0;  1 drivers
v0x55f29b8766b0_0 .net "hCarry", 0 0, L_0x55f29b93cd20;  1 drivers
v0x55f29b8767a0_0 .net "hSum", 0 0, L_0x55f29b93ccb0;  1 drivers
v0x55f29b876890_0 .net "sum", 0 0, L_0x55f29b93cde0;  1 drivers
v0x55f29b876930_0 .net "tCarry", 0 0, L_0x55f29b93cf30;  1 drivers
S_0x55f29b875740 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8754c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93ccb0 .functor XOR 1, L_0x55f29b93d240, L_0x55f29b93d370, C4<0>, C4<0>;
L_0x55f29b93cd20 .functor AND 1, L_0x55f29b93d240, L_0x55f29b93d370, C4<1>, C4<1>;
v0x55f29b8759b0_0 .net "a", 0 0, L_0x55f29b93d240;  alias, 1 drivers
v0x55f29b875a70_0 .net "b", 0 0, L_0x55f29b93d370;  alias, 1 drivers
v0x55f29b875b30_0 .net "c_out", 0 0, L_0x55f29b93cd20;  alias, 1 drivers
v0x55f29b875c00_0 .net "sum", 0 0, L_0x55f29b93ccb0;  alias, 1 drivers
S_0x55f29b875d70 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8754c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93cde0 .functor XOR 1, L_0x55f29b93ccb0, L_0x55f29b93d4f0, C4<0>, C4<0>;
L_0x55f29b93cf30 .functor AND 1, L_0x55f29b93ccb0, L_0x55f29b93d4f0, C4<1>, C4<1>;
v0x55f29b875fd0_0 .net "a", 0 0, L_0x55f29b93ccb0;  alias, 1 drivers
v0x55f29b8760a0_0 .net "b", 0 0, L_0x55f29b93d4f0;  alias, 1 drivers
v0x55f29b876140_0 .net "c_out", 0 0, L_0x55f29b93cf30;  alias, 1 drivers
v0x55f29b876210_0 .net "sum", 0 0, L_0x55f29b93cde0;  alias, 1 drivers
S_0x55f29b876a30 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b5b9820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93d910 .functor OR 1, L_0x55f29b93d850, L_0x55f29b93d690, C4<0>, C4<0>;
v0x55f29b8778e0_0 .net "a", 0 0, L_0x55f29b93da70;  1 drivers
v0x55f29b8779a0_0 .net "b", 0 0, L_0x55f29b93dc30;  1 drivers
v0x55f29b877a70_0 .net "c_in", 0 0, L_0x55f29b93de60;  1 drivers
v0x55f29b877b70_0 .net "c_out", 0 0, L_0x55f29b93d910;  alias, 1 drivers
v0x55f29b877c10_0 .net "hCarry", 0 0, L_0x55f29b93d690;  1 drivers
v0x55f29b877d00_0 .net "hSum", 0 0, L_0x55f29b93d620;  1 drivers
v0x55f29b877df0_0 .net "sum", 0 0, L_0x55f29b93d700;  1 drivers
v0x55f29b877e90_0 .net "tCarry", 0 0, L_0x55f29b93d850;  1 drivers
S_0x55f29b876c80 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b876a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93d620 .functor XOR 1, L_0x55f29b93da70, L_0x55f29b93dc30, C4<0>, C4<0>;
L_0x55f29b93d690 .functor AND 1, L_0x55f29b93da70, L_0x55f29b93dc30, C4<1>, C4<1>;
v0x55f29b876ef0_0 .net "a", 0 0, L_0x55f29b93da70;  alias, 1 drivers
v0x55f29b876fd0_0 .net "b", 0 0, L_0x55f29b93dc30;  alias, 1 drivers
v0x55f29b877090_0 .net "c_out", 0 0, L_0x55f29b93d690;  alias, 1 drivers
v0x55f29b877160_0 .net "sum", 0 0, L_0x55f29b93d620;  alias, 1 drivers
S_0x55f29b8772d0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b876a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93d700 .functor XOR 1, L_0x55f29b93d620, L_0x55f29b93de60, C4<0>, C4<0>;
L_0x55f29b93d850 .functor AND 1, L_0x55f29b93d620, L_0x55f29b93de60, C4<1>, C4<1>;
v0x55f29b877530_0 .net "a", 0 0, L_0x55f29b93d620;  alias, 1 drivers
v0x55f29b877600_0 .net "b", 0 0, L_0x55f29b93de60;  alias, 1 drivers
v0x55f29b8776a0_0 .net "c_out", 0 0, L_0x55f29b93d850;  alias, 1 drivers
v0x55f29b877770_0 .net "sum", 0 0, L_0x55f29b93d700;  alias, 1 drivers
S_0x55f29b878550 .scope module, "FA8" "FA_4bit" 17 37, 18 21 0, S_0x55f29b7d9280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b87dda0_0 .net "a", 3 0, L_0x55f29b940640;  1 drivers
v0x55f29b87de80_0 .net "b", 3 0, L_0x55f29b9406e0;  1 drivers
v0x55f29b87df60_0 .net "c", 3 1, L_0x55f29b93f290;  1 drivers
v0x55f29b87e020_0 .net "c_in", 0 0, L_0x55f29b940850;  1 drivers
v0x55f29b87e110_0 .net "c_out", 0 0, L_0x55f29b93fc00;  1 drivers
v0x55f29b87e200_0 .net "sum", 3 0, L_0x55f29b93fd00;  1 drivers
L_0x55f29b93e0c0 .part L_0x55f29b940640, 0, 1;
L_0x55f29b93e6a0 .part L_0x55f29b9406e0, 0, 1;
L_0x55f29b93eab0 .part L_0x55f29b940640, 1, 1;
L_0x55f29b93ebe0 .part L_0x55f29b9406e0, 1, 1;
L_0x55f29b93ed10 .part L_0x55f29b93f290, 0, 1;
L_0x55f29b93f290 .concat8 [ 1 1 1 0], L_0x55f29b93e5a0, L_0x55f29b93ea20, L_0x55f29b93f200;
L_0x55f29b93f470 .part L_0x55f29b940640, 2, 1;
L_0x55f29b93f5a0 .part L_0x55f29b9406e0, 2, 1;
L_0x55f29b93f720 .part L_0x55f29b93f290, 1, 1;
L_0x55f29b93fd00 .concat8 [ 1 1 1 1], L_0x55f29b93e430, L_0x55f29b93e8b0, L_0x55f29b93ef90, L_0x55f29b93f990;
L_0x55f29b93fda0 .part L_0x55f29b940640, 3, 1;
L_0x55f29b93ff60 .part L_0x55f29b9406e0, 3, 1;
L_0x55f29b940190 .part L_0x55f29b93f290, 2, 1;
S_0x55f29b8787a0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b878550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93e5a0 .functor OR 1, L_0x55f29b93e4a0, L_0x55f29b93e3c0, C4<0>, C4<0>;
v0x55f29b8796c0_0 .net "a", 0 0, L_0x55f29b93e0c0;  1 drivers
v0x55f29b879780_0 .net "b", 0 0, L_0x55f29b93e6a0;  1 drivers
v0x55f29b879850_0 .net "c_in", 0 0, L_0x55f29b940850;  alias, 1 drivers
v0x55f29b879950_0 .net "c_out", 0 0, L_0x55f29b93e5a0;  1 drivers
v0x55f29b8799f0_0 .net "hCarry", 0 0, L_0x55f29b93e3c0;  1 drivers
v0x55f29b879ae0_0 .net "hSum", 0 0, L_0x55f29b93e350;  1 drivers
v0x55f29b879bd0_0 .net "sum", 0 0, L_0x55f29b93e430;  1 drivers
v0x55f29b879c70_0 .net "tCarry", 0 0, L_0x55f29b93e4a0;  1 drivers
S_0x55f29b878a40 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8787a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93e350 .functor XOR 1, L_0x55f29b93e0c0, L_0x55f29b93e6a0, C4<0>, C4<0>;
L_0x55f29b93e3c0 .functor AND 1, L_0x55f29b93e0c0, L_0x55f29b93e6a0, C4<1>, C4<1>;
v0x55f29b878cd0_0 .net "a", 0 0, L_0x55f29b93e0c0;  alias, 1 drivers
v0x55f29b878db0_0 .net "b", 0 0, L_0x55f29b93e6a0;  alias, 1 drivers
v0x55f29b878e70_0 .net "c_out", 0 0, L_0x55f29b93e3c0;  alias, 1 drivers
v0x55f29b878f40_0 .net "sum", 0 0, L_0x55f29b93e350;  alias, 1 drivers
S_0x55f29b8790b0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8787a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93e430 .functor XOR 1, L_0x55f29b93e350, L_0x55f29b940850, C4<0>, C4<0>;
L_0x55f29b93e4a0 .functor AND 1, L_0x55f29b93e350, L_0x55f29b940850, C4<1>, C4<1>;
v0x55f29b879310_0 .net "a", 0 0, L_0x55f29b93e350;  alias, 1 drivers
v0x55f29b8793e0_0 .net "b", 0 0, L_0x55f29b940850;  alias, 1 drivers
v0x55f29b879480_0 .net "c_out", 0 0, L_0x55f29b93e4a0;  alias, 1 drivers
v0x55f29b879550_0 .net "sum", 0 0, L_0x55f29b93e430;  alias, 1 drivers
S_0x55f29b879d70 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b878550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93ea20 .functor OR 1, L_0x55f29b93e9b0, L_0x55f29b93e840, C4<0>, C4<0>;
v0x55f29b87ac20_0 .net "a", 0 0, L_0x55f29b93eab0;  1 drivers
v0x55f29b87ace0_0 .net "b", 0 0, L_0x55f29b93ebe0;  1 drivers
v0x55f29b87adb0_0 .net "c_in", 0 0, L_0x55f29b93ed10;  1 drivers
v0x55f29b87aeb0_0 .net "c_out", 0 0, L_0x55f29b93ea20;  1 drivers
v0x55f29b87af50_0 .net "hCarry", 0 0, L_0x55f29b93e840;  1 drivers
v0x55f29b87b040_0 .net "hSum", 0 0, L_0x55f29b93e7d0;  1 drivers
v0x55f29b87b130_0 .net "sum", 0 0, L_0x55f29b93e8b0;  1 drivers
v0x55f29b87b1d0_0 .net "tCarry", 0 0, L_0x55f29b93e9b0;  1 drivers
S_0x55f29b879fc0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b879d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93e7d0 .functor XOR 1, L_0x55f29b93eab0, L_0x55f29b93ebe0, C4<0>, C4<0>;
L_0x55f29b93e840 .functor AND 1, L_0x55f29b93eab0, L_0x55f29b93ebe0, C4<1>, C4<1>;
v0x55f29b87a230_0 .net "a", 0 0, L_0x55f29b93eab0;  alias, 1 drivers
v0x55f29b87a310_0 .net "b", 0 0, L_0x55f29b93ebe0;  alias, 1 drivers
v0x55f29b87a3d0_0 .net "c_out", 0 0, L_0x55f29b93e840;  alias, 1 drivers
v0x55f29b87a4a0_0 .net "sum", 0 0, L_0x55f29b93e7d0;  alias, 1 drivers
S_0x55f29b87a610 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b879d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93e8b0 .functor XOR 1, L_0x55f29b93e7d0, L_0x55f29b93ed10, C4<0>, C4<0>;
L_0x55f29b93e9b0 .functor AND 1, L_0x55f29b93e7d0, L_0x55f29b93ed10, C4<1>, C4<1>;
v0x55f29b87a870_0 .net "a", 0 0, L_0x55f29b93e7d0;  alias, 1 drivers
v0x55f29b87a940_0 .net "b", 0 0, L_0x55f29b93ed10;  alias, 1 drivers
v0x55f29b87a9e0_0 .net "c_out", 0 0, L_0x55f29b93e9b0;  alias, 1 drivers
v0x55f29b87aab0_0 .net "sum", 0 0, L_0x55f29b93e8b0;  alias, 1 drivers
S_0x55f29b87b2d0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b878550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93f200 .functor OR 1, L_0x55f29b93f120, L_0x55f29b93eeb0, C4<0>, C4<0>;
v0x55f29b87c190_0 .net "a", 0 0, L_0x55f29b93f470;  1 drivers
v0x55f29b87c250_0 .net "b", 0 0, L_0x55f29b93f5a0;  1 drivers
v0x55f29b87c320_0 .net "c_in", 0 0, L_0x55f29b93f720;  1 drivers
v0x55f29b87c420_0 .net "c_out", 0 0, L_0x55f29b93f200;  1 drivers
v0x55f29b87c4c0_0 .net "hCarry", 0 0, L_0x55f29b93eeb0;  1 drivers
v0x55f29b87c5b0_0 .net "hSum", 0 0, L_0x55f29b93ee40;  1 drivers
v0x55f29b87c6a0_0 .net "sum", 0 0, L_0x55f29b93ef90;  1 drivers
v0x55f29b87c740_0 .net "tCarry", 0 0, L_0x55f29b93f120;  1 drivers
S_0x55f29b87b550 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b87b2d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93ee40 .functor XOR 1, L_0x55f29b93f470, L_0x55f29b93f5a0, C4<0>, C4<0>;
L_0x55f29b93eeb0 .functor AND 1, L_0x55f29b93f470, L_0x55f29b93f5a0, C4<1>, C4<1>;
v0x55f29b87b7c0_0 .net "a", 0 0, L_0x55f29b93f470;  alias, 1 drivers
v0x55f29b87b880_0 .net "b", 0 0, L_0x55f29b93f5a0;  alias, 1 drivers
v0x55f29b87b940_0 .net "c_out", 0 0, L_0x55f29b93eeb0;  alias, 1 drivers
v0x55f29b87ba10_0 .net "sum", 0 0, L_0x55f29b93ee40;  alias, 1 drivers
S_0x55f29b87bb80 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b87b2d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93ef90 .functor XOR 1, L_0x55f29b93ee40, L_0x55f29b93f720, C4<0>, C4<0>;
L_0x55f29b93f120 .functor AND 1, L_0x55f29b93ee40, L_0x55f29b93f720, C4<1>, C4<1>;
v0x55f29b87bde0_0 .net "a", 0 0, L_0x55f29b93ee40;  alias, 1 drivers
v0x55f29b87beb0_0 .net "b", 0 0, L_0x55f29b93f720;  alias, 1 drivers
v0x55f29b87bf50_0 .net "c_out", 0 0, L_0x55f29b93f120;  alias, 1 drivers
v0x55f29b87c020_0 .net "sum", 0 0, L_0x55f29b93ef90;  alias, 1 drivers
S_0x55f29b87c840 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b878550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b93fc00 .functor OR 1, L_0x55f29b93fb20, L_0x55f29b93f900, C4<0>, C4<0>;
v0x55f29b87d6f0_0 .net "a", 0 0, L_0x55f29b93fda0;  1 drivers
v0x55f29b87d7b0_0 .net "b", 0 0, L_0x55f29b93ff60;  1 drivers
v0x55f29b87d880_0 .net "c_in", 0 0, L_0x55f29b940190;  1 drivers
v0x55f29b87d980_0 .net "c_out", 0 0, L_0x55f29b93fc00;  alias, 1 drivers
v0x55f29b87da20_0 .net "hCarry", 0 0, L_0x55f29b93f900;  1 drivers
v0x55f29b87db10_0 .net "hSum", 0 0, L_0x55f29b93f850;  1 drivers
v0x55f29b87dc00_0 .net "sum", 0 0, L_0x55f29b93f990;  1 drivers
v0x55f29b87dca0_0 .net "tCarry", 0 0, L_0x55f29b93fb20;  1 drivers
S_0x55f29b87ca90 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b87c840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93f850 .functor XOR 1, L_0x55f29b93fda0, L_0x55f29b93ff60, C4<0>, C4<0>;
L_0x55f29b93f900 .functor AND 1, L_0x55f29b93fda0, L_0x55f29b93ff60, C4<1>, C4<1>;
v0x55f29b87cd00_0 .net "a", 0 0, L_0x55f29b93fda0;  alias, 1 drivers
v0x55f29b87cde0_0 .net "b", 0 0, L_0x55f29b93ff60;  alias, 1 drivers
v0x55f29b87cea0_0 .net "c_out", 0 0, L_0x55f29b93f900;  alias, 1 drivers
v0x55f29b87cf70_0 .net "sum", 0 0, L_0x55f29b93f850;  alias, 1 drivers
S_0x55f29b87d0e0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b87c840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b93f990 .functor XOR 1, L_0x55f29b93f850, L_0x55f29b940190, C4<0>, C4<0>;
L_0x55f29b93fb20 .functor AND 1, L_0x55f29b93f850, L_0x55f29b940190, C4<1>, C4<1>;
v0x55f29b87d340_0 .net "a", 0 0, L_0x55f29b93f850;  alias, 1 drivers
v0x55f29b87d410_0 .net "b", 0 0, L_0x55f29b940190;  alias, 1 drivers
v0x55f29b87d4b0_0 .net "c_out", 0 0, L_0x55f29b93fb20;  alias, 1 drivers
v0x55f29b87d580_0 .net "sum", 0 0, L_0x55f29b93f990;  alias, 1 drivers
S_0x55f29b87ff60 .scope module, "ID" "stage2" 3 138, 21 21 0, S_0x55f29b835fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rf_read_data1"
    .port_info 1 /OUTPUT 32 "rf_read_data2"
    .port_info 2 /OUTPUT 32 "sext_out"
    .port_info 3 /OUTPUT 5 "src1_out"
    .port_info 4 /OUTPUT 5 "src2_out"
    .port_info 5 /OUTPUT 5 "dest_out"
    .port_info 6 /OUTPUT 1 "rw_control"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 4 "alu_op"
    .port_info 9 /OUTPUT 1 "reg_dst"
    .port_info 10 /OUTPUT 5 "bra"
    .port_info 11 /OUTPUT 1 "jmp_wire"
    .port_info 12 /OUTPUT 1 "mem_w"
    .port_info 13 /OUTPUT 1 "mem_r"
    .port_info 14 /OUTPUT 1 "mem2reg"
    .port_info 15 /OUTPUT 32 "pc_next"
    .port_info 16 /OUTPUT 1 "pc_source"
    .port_info 17 /OUTPUT 32 "offset_addr_32b"
    .port_info 18 /OUTPUT 32 "j_addr"
    .port_info 19 /OUTPUT 1 "clock_off"
    .port_info 20 /INPUT 32 "rf_write_data"
    .port_info 21 /INPUT 5 "rf_write_addr"
    .port_info 22 /INPUT 32 "inst_code"
    .port_info 23 /INPUT 32 "next_pc"
    .port_info 24 /INPUT 1 "reg_rw_control"
L_0x55f29b918b50 .functor BUFZ 32, v0x55f29b8f1520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f29b919440 .functor BUFZ 5, L_0x55f29b918cf0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f29b919500 .functor BUFZ 5, L_0x55f29b918de0, C4<00000>, C4<00000>, C4<00000>;
L_0x55f29b9195c0 .functor BUFZ 5, L_0x55f29b918e80, C4<00000>, C4<00000>, C4<00000>;
v0x55f29b8b7300_0 .net *"_s25", 3 0, L_0x55f29b919810;  1 drivers
v0x55f29b8b73e0_0 .net "addr_error_wire", 0 0, L_0x55f29b92ddb0;  1 drivers
v0x55f29b8b74a0_0 .net "alu_op", 3 0, v0x55f29b885320_0;  alias, 1 drivers
v0x55f29b8b75a0_0 .net "alu_src", 0 0, v0x55f29b885400_0;  alias, 1 drivers
v0x55f29b8b7690_0 .net "b_eq", 0 0, v0x55f29b8854d0_0;  1 drivers
v0x55f29b8b7780_0 .net "b_gt", 0 0, v0x55f29b885570_0;  1 drivers
v0x55f29b8b7820_0 .net "b_gt_eq_z", 0 0, v0x55f29b885660_0;  1 drivers
v0x55f29b8b78f0_0 .net "b_lt", 0 0, v0x55f29b885720_0;  1 drivers
v0x55f29b8b79c0_0 .net "b_ne", 0 0, v0x55f29b8857e0_0;  1 drivers
v0x55f29b8b7b20_0 .net "bra", 4 0, L_0x55f29b9191c0;  alias, 1 drivers
v0x55f29b8b7bc0_0 .net "bra_mux_wire", 31 0, L_0x55f29b91a520;  1 drivers
v0x55f29b8b7c60_0 .net "clock_off", 0 0, v0x55f29b8858a0_0;  alias, 1 drivers
v0x55f29b8b7d00_0 .net "cmp_wire", 4 0, L_0x55f29b91b160;  1 drivers
v0x55f29b8b7dd0_0 .net "dest_out", 4 0, L_0x55f29b9195c0;  alias, 1 drivers
v0x55f29b8b7e70_0 .net "funct", 5 0, L_0x55f29b918fc0;  1 drivers
v0x55f29b8b7f40_0 .net "immed26", 25 0, L_0x55f29b9196d0;  1 drivers
v0x55f29b8b8010_0 .net "immed28", 27 0, L_0x55f29b91bc00;  1 drivers
v0x55f29b8b81f0_0 .net "inst_code", 31 0, v0x55f29b8f0320_0;  alias, 1 drivers
v0x55f29b8b8290_0 .net "j_addr", 31 0, L_0x55f29b9198b0;  alias, 1 drivers
v0x55f29b8b8330_0 .net "jmp_wire", 0 0, v0x55f29b885ad0_0;  alias, 1 drivers
v0x55f29b8b8400_0 .net "mem2reg", 0 0, v0x55f29b885b90_0;  alias, 1 drivers
v0x55f29b8b84d0_0 .net "mem_r", 0 0, v0x55f29b885c50_0;  alias, 1 drivers
v0x55f29b8b85a0_0 .net "mem_w", 0 0, v0x55f29b885d10_0;  alias, 1 drivers
v0x55f29b8b8670_0 .net "next_pc", 31 0, v0x55f29b8f1520_0;  alias, 1 drivers
v0x55f29b8b8740_0 .net "off_shft_out", 31 0, L_0x55f29b91b930;  1 drivers
v0x55f29b8b8830_0 .net "offset_addr", 31 0, L_0x55f29b92d7f0;  1 drivers
v0x55f29b8b88d0_0 .net "offset_addr_32b", 31 0, L_0x55f29b92e110;  alias, 1 drivers
v0x55f29b8b89a0_0 .net "op_code", 5 0, L_0x55f29b918c30;  1 drivers
v0x55f29b8b8a70_0 .net "pc_next", 31 0, L_0x55f29b918b50;  alias, 1 drivers
v0x55f29b8b8b10_0 .var "pc_source", 0 0;
v0x55f29b8b8bb0_0 .net "reg_dest", 4 0, L_0x55f29b918e80;  1 drivers
v0x55f29b8b8c90_0 .net "reg_dst", 0 0, v0x55f29b885dd0_0;  alias, 1 drivers
v0x55f29b8b8d60_0 .net "reg_rw_control", 0 0, v0x55f29b8f2980_0;  alias, 1 drivers
v0x55f29b8b8e30_0 .net "reg_src1", 4 0, L_0x55f29b918cf0;  1 drivers
v0x55f29b8b8f00_0 .net "reg_src2", 4 0, L_0x55f29b918de0;  1 drivers
v0x55f29b8b8fd0_0 .net "rf_read_data1", 31 0, L_0x55f29b919bc0;  alias, 1 drivers
v0x55f29b8b90c0_0 .net "rf_read_data2", 31 0, L_0x55f29b919e90;  alias, 1 drivers
v0x55f29b8b91b0_0 .net "rf_write_addr", 4 0, L_0x55f29b94bf30;  alias, 1 drivers
v0x55f29b8b9270_0 .net "rf_write_data", 31 0, L_0x55f29b94c0c0;  alias, 1 drivers
v0x55f29b8b9310_0 .net "rw_control", 0 0, v0x55f29b885e90_0;  alias, 1 drivers
v0x55f29b8b93b0_0 .net "sext_out", 31 0, L_0x55f29b91a260;  alias, 1 drivers
v0x55f29b8b9450_0 .net "shft_amt", 4 0, L_0x55f29b918f20;  1 drivers
v0x55f29b8b9530_0 .net "src1_out", 4 0, L_0x55f29b919440;  alias, 1 drivers
v0x55f29b8b9610_0 .net "src2_out", 4 0, L_0x55f29b919500;  alias, 1 drivers
E_0x55f29b75e290/0 .event edge, v0x55f29b885720_0, v0x55f29b885660_0, v0x55f29b885570_0, v0x55f29b8857e0_0;
E_0x55f29b75e290/1 .event edge, v0x55f29b8854d0_0, v0x55f29b883330_0;
E_0x55f29b75e290 .event/or E_0x55f29b75e290/0, E_0x55f29b75e290/1;
L_0x55f29b918c30 .part v0x55f29b8f0320_0, 26, 6;
L_0x55f29b918cf0 .part v0x55f29b8f0320_0, 21, 5;
L_0x55f29b918de0 .part v0x55f29b8f0320_0, 16, 5;
L_0x55f29b918e80 .part v0x55f29b8f0320_0, 11, 5;
L_0x55f29b918f20 .part v0x55f29b8f0320_0, 6, 5;
L_0x55f29b918fc0 .part v0x55f29b8f0320_0, 0, 6;
LS_0x55f29b9191c0_0_0 .concat [ 1 1 1 1], v0x55f29b885720_0, v0x55f29b885660_0, v0x55f29b885570_0, v0x55f29b8857e0_0;
LS_0x55f29b9191c0_0_4 .concat [ 1 0 0 0], v0x55f29b8854d0_0;
L_0x55f29b9191c0 .concat [ 4 1 0 0], LS_0x55f29b9191c0_0_0, LS_0x55f29b9191c0_0_4;
L_0x55f29b9196d0 .part v0x55f29b8f0320_0, 0, 26;
L_0x55f29b919810 .part L_0x55f29b918b50, 28, 4;
L_0x55f29b9198b0 .concat [ 28 4 0 0], L_0x55f29b91bc00, L_0x55f29b919810;
L_0x55f29b91a3f0 .part v0x55f29b8f0320_0, 0, 16;
L_0x55f29b92e1b0 .part L_0x55f29b92d7f0, 0, 16;
S_0x55f29b8803b0 .scope module, "extend" "SEXT" 21 82, 22 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out_long"
    .port_info 1 /INPUT 16 "in_short"
P_0x55f29b87f090 .param/l "ONES" 0 22 26, C4<1111111111111111>;
P_0x55f29b87f0d0 .param/l "ZEROS" 0 22 26, C4<0000000000000000>;
v0x55f29b86e570_0 .net *"_s1", 0 0, L_0x55f29b919f90;  1 drivers
L_0x7f452b3fc2e8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f29b880750_0 .net/2u *"_s2", 15 0, L_0x7f452b3fc2e8;  1 drivers
v0x55f29b880830_0 .net *"_s4", 31 0, L_0x55f29b91a030;  1 drivers
L_0x7f452b3fc330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f29b8808f0_0 .net/2u *"_s6", 15 0, L_0x7f452b3fc330;  1 drivers
v0x55f29b8809d0_0 .net *"_s8", 31 0, L_0x55f29b91a170;  1 drivers
v0x55f29b880ab0_0 .net "in_short", 15 0, L_0x55f29b91a3f0;  1 drivers
v0x55f29b880b90_0 .net "out_long", 31 0, L_0x55f29b91a260;  alias, 1 drivers
L_0x55f29b919f90 .part L_0x55f29b91a3f0, 15, 1;
L_0x55f29b91a030 .concat [ 16 16 0 0], L_0x55f29b91a3f0, L_0x7f452b3fc2e8;
L_0x55f29b91a170 .concat [ 16 16 0 0], L_0x55f29b91a3f0, L_0x7f452b3fc330;
L_0x55f29b91a260 .functor MUXZ 32, L_0x55f29b91a170, L_0x55f29b91a030, L_0x55f29b919f90, C4<>;
S_0x55f29b880cd0 .scope module, "fill_bits" "SEXT" 21 106, 22 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out_long"
    .port_info 1 /INPUT 16 "in_short"
P_0x55f29b880ea0 .param/l "ONES" 0 22 26, C4<1111111111111111>;
P_0x55f29b880ee0 .param/l "ZEROS" 0 22 26, C4<0000000000000000>;
v0x55f29b881060_0 .net *"_s1", 0 0, L_0x55f29b92df30;  1 drivers
L_0x7f452b3fc7f8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f29b881160_0 .net/2u *"_s2", 15 0, L_0x7f452b3fc7f8;  1 drivers
v0x55f29b881240_0 .net *"_s4", 31 0, L_0x55f29b92dfd0;  1 drivers
L_0x7f452b3fc840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f29b881300_0 .net/2u *"_s6", 15 0, L_0x7f452b3fc840;  1 drivers
v0x55f29b8813e0_0 .net *"_s8", 31 0, L_0x55f29b92e070;  1 drivers
v0x55f29b8814c0_0 .net "in_short", 15 0, L_0x55f29b92e1b0;  1 drivers
v0x55f29b8815a0_0 .net "out_long", 31 0, L_0x55f29b92e110;  alias, 1 drivers
L_0x55f29b92df30 .part L_0x55f29b92e1b0, 15, 1;
L_0x55f29b92dfd0 .concat [ 16 16 0 0], L_0x55f29b92e1b0, L_0x7f452b3fc7f8;
L_0x55f29b92e070 .concat [ 16 16 0 0], L_0x55f29b92e1b0, L_0x7f452b3fc840;
L_0x55f29b92e110 .functor MUXZ 32, L_0x55f29b92e070, L_0x55f29b92dfd0, L_0x55f29b92df30, C4<>;
S_0x55f29b8816e0 .scope module, "id_bra_mux" "MUX2x1" 21 92, 14 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55f29b881950_0 .net "choice", 31 0, L_0x55f29b91a520;  alias, 1 drivers
v0x55f29b881a10_0 .net "mux_ctrl", 0 0, v0x55f29b885400_0;  alias, 1 drivers
v0x55f29b881ad0_0 .net "mux_in1", 31 0, L_0x55f29b91a260;  alias, 1 drivers
v0x55f29b881bd0_0 .net "mux_in2", 31 0, L_0x55f29b919e90;  alias, 1 drivers
L_0x55f29b91a520 .functor MUXZ 32, L_0x55f29b91a260, L_0x55f29b919e90, v0x55f29b885400_0, C4<>;
S_0x55f29b881d40 .scope module, "id_reg_cmp" "REG_compare" 21 95, 23 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "compare_out"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
v0x55f29b881f80_0 .net *"_s12", 0 0, L_0x55f29b91a820;  1 drivers
L_0x7f452b3fc408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b882060_0 .net/2u *"_s14", 0 0, L_0x7f452b3fc408;  1 drivers
L_0x7f452b3fc450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b882140_0 .net/2u *"_s16", 0 0, L_0x7f452b3fc450;  1 drivers
v0x55f29b882200_0 .net *"_s18", 0 0, L_0x55f29b91a8c0;  1 drivers
v0x55f29b8822e0_0 .net *"_s2", 0 0, L_0x55f29b91a650;  1 drivers
v0x55f29b8823f0_0 .net *"_s22", 0 0, L_0x55f29b91aa50;  1 drivers
L_0x7f452b3fc498 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b8824b0_0 .net/2u *"_s24", 0 0, L_0x7f452b3fc498;  1 drivers
L_0x7f452b3fc4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b882590_0 .net/2u *"_s26", 0 0, L_0x7f452b3fc4e0;  1 drivers
v0x55f29b882670_0 .net *"_s28", 0 0, L_0x55f29b91ac00;  1 drivers
v0x55f29b8827e0_0 .net *"_s32", 0 0, L_0x55f29b91add0;  1 drivers
L_0x7f452b3fc528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b8828a0_0 .net/2u *"_s34", 0 0, L_0x7f452b3fc528;  1 drivers
L_0x7f452b3fc570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b882980_0 .net/2u *"_s36", 0 0, L_0x7f452b3fc570;  1 drivers
v0x55f29b882a60_0 .net *"_s38", 0 0, L_0x55f29b91af80;  1 drivers
L_0x7f452b3fc378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b882b40_0 .net/2u *"_s4", 0 0, L_0x7f452b3fc378;  1 drivers
L_0x7f452b3fc5b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f29b882c20_0 .net/2u *"_s43", 31 0, L_0x7f452b3fc5b8;  1 drivers
v0x55f29b882d00_0 .net *"_s45", 0 0, L_0x55f29b91b390;  1 drivers
L_0x7f452b3fc600 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f29b882dc0_0 .net/2u *"_s47", 0 0, L_0x7f452b3fc600;  1 drivers
L_0x7f452b3fc648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b882fb0_0 .net/2u *"_s49", 0 0, L_0x7f452b3fc648;  1 drivers
v0x55f29b883090_0 .net *"_s51", 0 0, L_0x55f29b91b480;  1 drivers
L_0x7f452b3fc3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b883170_0 .net/2u *"_s6", 0 0, L_0x7f452b3fc3c0;  1 drivers
v0x55f29b883250_0 .net *"_s8", 0 0, L_0x55f29b91a780;  1 drivers
v0x55f29b883330_0 .net "compare_out", 4 0, L_0x55f29b91b160;  alias, 1 drivers
v0x55f29b883410_0 .net "in1", 31 0, L_0x55f29b919bc0;  alias, 1 drivers
v0x55f29b8834f0_0 .net "in2", 31 0, L_0x55f29b91a520;  alias, 1 drivers
L_0x55f29b91a650 .cmp/eq 32, L_0x55f29b919bc0, L_0x55f29b91a520;
L_0x55f29b91a780 .functor MUXZ 1, L_0x7f452b3fc3c0, L_0x7f452b3fc378, L_0x55f29b91a650, C4<>;
L_0x55f29b91a820 .cmp/ne 32, L_0x55f29b919bc0, L_0x55f29b91a520;
L_0x55f29b91a8c0 .functor MUXZ 1, L_0x7f452b3fc450, L_0x7f452b3fc408, L_0x55f29b91a820, C4<>;
L_0x55f29b91aa50 .cmp/gt 32, L_0x55f29b91a520, L_0x55f29b919bc0;
L_0x55f29b91ac00 .functor MUXZ 1, L_0x7f452b3fc4e0, L_0x7f452b3fc498, L_0x55f29b91aa50, C4<>;
L_0x55f29b91add0 .cmp/gt 32, L_0x55f29b919bc0, L_0x55f29b91a520;
L_0x55f29b91af80 .functor MUXZ 1, L_0x7f452b3fc570, L_0x7f452b3fc528, L_0x55f29b91add0, C4<>;
LS_0x55f29b91b160_0_0 .concat8 [ 1 1 1 1], L_0x55f29b91b480, L_0x55f29b91af80, L_0x55f29b91ac00, L_0x55f29b91a8c0;
LS_0x55f29b91b160_0_4 .concat8 [ 1 0 0 0], L_0x55f29b91a780;
L_0x55f29b91b160 .concat8 [ 4 1 0 0], LS_0x55f29b91b160_0_0, LS_0x55f29b91b160_0_4;
L_0x55f29b91b390 .cmp/eq 32, L_0x55f29b919bc0, L_0x7f452b3fc5b8;
L_0x55f29b91b480 .functor MUXZ 1, L_0x7f452b3fc648, L_0x7f452b3fc600, L_0x55f29b91b390, C4<>;
S_0x55f29b883610 .scope module, "j_imm_pc" "LSHF_26" 21 101, 24 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 28 "shift28_out"
    .port_info 1 /INPUT 26 "shift26_in"
v0x55f29b8837e0_0 .net *"_s0", 27 0, L_0x55f29b91ba20;  1 drivers
L_0x7f452b3fc720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b8838e0_0 .net *"_s3", 1 0, L_0x7f452b3fc720;  1 drivers
v0x55f29b8839c0_0 .net *"_s6", 25 0, L_0x55f29b91bb10;  1 drivers
L_0x7f452b3fc768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b883a80_0 .net *"_s8", 1 0, L_0x7f452b3fc768;  1 drivers
v0x55f29b883b60_0 .net "shift26_in", 25 0, L_0x55f29b9196d0;  alias, 1 drivers
v0x55f29b883c90_0 .net "shift28_out", 27 0, L_0x55f29b91bc00;  alias, 1 drivers
L_0x55f29b91ba20 .concat [ 26 2 0 0], L_0x55f29b9196d0, L_0x7f452b3fc720;
L_0x55f29b91bb10 .part L_0x55f29b91ba20, 0, 26;
L_0x55f29b91bc00 .concat [ 2 26 0 0], L_0x7f452b3fc768, L_0x55f29b91bb10;
S_0x55f29b883dd0 .scope module, "mips_c" "MIPS_Control" 21 85, 25 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "rw_ctrl"
    .port_info 1 /OUTPUT 1 "alu_source"
    .port_info 2 /OUTPUT 4 "alu_opcode"
    .port_info 3 /OUTPUT 1 "register_dst"
    .port_info 4 /OUTPUT 1 "br_eq"
    .port_info 5 /OUTPUT 1 "br_ne"
    .port_info 6 /OUTPUT 1 "br_gt"
    .port_info 7 /OUTPUT 1 "br_gt_eq_z"
    .port_info 8 /OUTPUT 1 "br_lt"
    .port_info 9 /OUTPUT 1 "j"
    .port_info 10 /OUTPUT 1 "mem_write"
    .port_info 11 /OUTPUT 1 "mem_read"
    .port_info 12 /OUTPUT 1 "mem_2_reg"
    .port_info 13 /OUTPUT 1 "clk_off"
    .port_info 14 /INPUT 6 "instr_code"
    .port_info 15 /INPUT 6 "alu_funct"
P_0x55f29b883fa0 .param/l "ADD" 0 25 45, C4<100000>;
P_0x55f29b883fe0 .param/l "ADDI" 0 25 40, C4<001000>;
P_0x55f29b884020 .param/l "ADDIU" 0 25 40, C4<001001>;
P_0x55f29b884060 .param/l "ADDU" 0 25 45, C4<100001>;
P_0x55f29b8840a0 .param/l "ALU_BASE" 0 25 40, C4<000000>;
P_0x55f29b8840e0 .param/l "AND" 0 25 45, C4<100100>;
P_0x55f29b884120 .param/l "ANDI" 0 25 40, C4<001100>;
P_0x55f29b884160 .param/l "BEQ" 0 25 41, C4<000100>;
P_0x55f29b8841a0 .param/l "BGEZ" 0 25 42, C4<000001>;
P_0x55f29b8841e0 .param/l "BGTZ" 0 25 42, C4<000111>;
P_0x55f29b884220 .param/l "BLTZ" 0 25 42, C4<000011>;
P_0x55f29b884260 .param/l "BNE" 0 25 42, C4<000101>;
P_0x55f29b8842a0 .param/l "JAL" 0 25 43, C4<000011>;
P_0x55f29b8842e0 .param/l "JUMP" 0 25 43, C4<000010>;
P_0x55f29b884320 .param/l "LOADW" 0 25 41, C4<100011>;
P_0x55f29b884360 .param/l "LUI" 0 25 41, C4<001111>;
P_0x55f29b8843a0 .param/l "OR" 0 25 46, C4<100101>;
P_0x55f29b8843e0 .param/l "ORI" 0 25 41, C4<001101>;
P_0x55f29b884420 .param/l "SLL" 0 25 46, C4<000000>;
P_0x55f29b884460 .param/l "SLT" 0 25 46, C4<101010>;
P_0x55f29b8844a0 .param/l "SLTI" 0 25 42, C4<001010>;
P_0x55f29b8844e0 .param/l "SLTIU" 0 25 43, C4<001011>;
P_0x55f29b884520 .param/l "SLTU" 0 25 46, C4<101011>;
P_0x55f29b884560 .param/l "SRL" 0 25 46, C4<000010>;
P_0x55f29b8845a0 .param/l "STW" 0 25 41, C4<101011>;
P_0x55f29b8845e0 .param/l "SUB" 0 25 45, C4<100010>;
P_0x55f29b884620 .param/l "SUBU" 0 25 45, C4<100011>;
P_0x55f29b884660 .param/l "SYSCALL" 0 25 47, C4<001100>;
v0x55f29b885220_0 .net "alu_funct", 5 0, L_0x55f29b918fc0;  alias, 1 drivers
v0x55f29b885320_0 .var "alu_opcode", 3 0;
v0x55f29b885400_0 .var "alu_source", 0 0;
v0x55f29b8854d0_0 .var "br_eq", 0 0;
v0x55f29b885570_0 .var "br_gt", 0 0;
v0x55f29b885660_0 .var "br_gt_eq_z", 0 0;
v0x55f29b885720_0 .var "br_lt", 0 0;
v0x55f29b8857e0_0 .var "br_ne", 0 0;
v0x55f29b8858a0_0 .var "clk_off", 0 0;
v0x55f29b8859f0_0 .net "instr_code", 5 0, L_0x55f29b918c30;  alias, 1 drivers
v0x55f29b885ad0_0 .var "j", 0 0;
v0x55f29b885b90_0 .var "mem_2_reg", 0 0;
v0x55f29b885c50_0 .var "mem_read", 0 0;
v0x55f29b885d10_0 .var "mem_write", 0 0;
v0x55f29b885dd0_0 .var "register_dst", 0 0;
v0x55f29b885e90_0 .var "rw_ctrl", 0 0;
E_0x55f29b77bae0 .event edge, v0x55f29b885220_0, v0x55f29b8859f0_0;
S_0x55f29b8861e0 .scope module, "offset_add" "Adder_32b" 21 104, 17 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Sum"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 32 "x"
    .port_info 3 /INPUT 32 "y"
    .port_info 4 /INPUT 1 "Cin"
L_0x7f452b3fc7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b8b54e0_0 .net "Cin", 0 0, L_0x7f452b3fc7b0;  1 drivers
v0x55f29b8b55a0_0 .net "Cout", 0 0, L_0x55f29b92ddb0;  alias, 1 drivers
v0x55f29b8b5660_0 .net "Sum", 31 0, L_0x55f29b92d7f0;  alias, 1 drivers
v0x55f29b8b5720_0 .net "cout_add", 7 0, L_0x55f29b92d890;  1 drivers
v0x55f29b8b5800_0 .net "x", 31 0, v0x55f29b8f1520_0;  alias, 1 drivers
v0x55f29b8b5930_0 .net "y", 31 0, L_0x55f29b91b930;  alias, 1 drivers
L_0x55f29b91de80 .part v0x55f29b8f1520_0, 0, 4;
L_0x55f29b91df20 .part L_0x55f29b91b930, 0, 4;
L_0x55f29b9202f0 .part v0x55f29b8f1520_0, 4, 4;
L_0x55f29b920390 .part L_0x55f29b91b930, 4, 4;
L_0x55f29b920430 .part L_0x55f29b92d890, 0, 1;
L_0x55f29b922720 .part v0x55f29b8f1520_0, 8, 4;
L_0x55f29b9227c0 .part L_0x55f29b91b930, 8, 4;
L_0x55f29b922860 .part L_0x55f29b92d890, 1, 1;
L_0x55f29b924c30 .part v0x55f29b8f1520_0, 12, 4;
L_0x55f29b924de0 .part L_0x55f29b91b930, 12, 4;
L_0x55f29b924e80 .part L_0x55f29b92d890, 2, 1;
L_0x55f29b927130 .part v0x55f29b8f1520_0, 16, 4;
L_0x55f29b927240 .part L_0x55f29b91b930, 16, 4;
L_0x55f29b9273f0 .part L_0x55f29b92d890, 3, 1;
L_0x55f29b9296e0 .part v0x55f29b8f1520_0, 20, 4;
L_0x55f29b929780 .part L_0x55f29b91b930, 20, 4;
L_0x55f29b9298b0 .part L_0x55f29b92d890, 4, 1;
L_0x55f29b92b9f0 .part v0x55f29b8f1520_0, 24, 4;
L_0x55f29b92bb30 .part L_0x55f29b91b930, 24, 4;
L_0x55f29b92bbd0 .part L_0x55f29b92d890, 5, 1;
LS_0x55f29b92d7f0_0_0 .concat8 [ 4 4 4 4], L_0x55f29b91d7d0, L_0x55f29b91fca0, L_0x55f29b9220d0, L_0x55f29b9245e0;
LS_0x55f29b92d7f0_0_4 .concat8 [ 4 4 4 4], L_0x55f29b926a80, L_0x55f29b929090, L_0x55f29b92b3a0, L_0x55f29b92d1a0;
L_0x55f29b92d7f0 .concat8 [ 16 16 0 0], LS_0x55f29b92d7f0_0_0, LS_0x55f29b92d7f0_0_4;
LS_0x55f29b92d890_0_0 .concat8 [ 1 1 1 1], L_0x55f29b91d6d0, L_0x55f29b91fba0, L_0x55f29b921fd0, L_0x55f29b9244e0;
LS_0x55f29b92d890_0_4 .concat8 [ 1 1 1 1], L_0x55f29b926980, L_0x55f29b928f90, L_0x55f29b92b330, L_0x55f29b92d130;
L_0x55f29b92d890 .concat8 [ 4 4 0 0], LS_0x55f29b92d890_0_0, LS_0x55f29b92d890_0_4;
L_0x55f29b92d9f0 .part v0x55f29b8f1520_0, 28, 4;
L_0x55f29b92da90 .part L_0x55f29b91b930, 28, 4;
L_0x55f29b92dc00 .part L_0x55f29b92d890, 6, 1;
L_0x55f29b92ddb0 .part L_0x55f29b92d890, 7, 1;
S_0x55f29b8863e0 .scope module, "FA1" "FA_4bit" 17 30, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b88bc80_0 .net "a", 3 0, L_0x55f29b91de80;  1 drivers
v0x55f29b88bd60_0 .net "b", 3 0, L_0x55f29b91df20;  1 drivers
v0x55f29b88be40_0 .net "c", 3 1, L_0x55f29b91ce00;  1 drivers
v0x55f29b88bf00_0 .net "c_in", 0 0, L_0x7f452b3fc7b0;  alias, 1 drivers
v0x55f29b88bff0_0 .net "c_out", 0 0, L_0x55f29b91d6d0;  1 drivers
v0x55f29b88c0e0_0 .net "sum", 3 0, L_0x55f29b91d7d0;  1 drivers
L_0x55f29b91c0b0 .part L_0x55f29b91de80, 0, 1;
L_0x55f29b91c1e0 .part L_0x55f29b91df20, 0, 1;
L_0x55f29b91c670 .part L_0x55f29b91de80, 1, 1;
L_0x55f29b91c7a0 .part L_0x55f29b91df20, 1, 1;
L_0x55f29b91c8d0 .part L_0x55f29b91ce00, 0, 1;
L_0x55f29b91ce00 .concat8 [ 1 1 1 0], L_0x55f29b91c040, L_0x55f29b91c600, L_0x55f29b91cd90;
L_0x55f29b91cfe0 .part L_0x55f29b91de80, 2, 1;
L_0x55f29b91d110 .part L_0x55f29b91df20, 2, 1;
L_0x55f29b91d290 .part L_0x55f29b91ce00, 1, 1;
L_0x55f29b91d7d0 .concat8 [ 1 1 1 1], L_0x55f29b91bf10, L_0x55f29b91c3f0, L_0x55f29b91cb80, L_0x55f29b91d4a0;
L_0x55f29b91d8d0 .part L_0x55f29b91de80, 3, 1;
L_0x55f29b91da90 .part L_0x55f29b91df20, 3, 1;
L_0x55f29b91dcc0 .part L_0x55f29b91ce00, 2, 1;
S_0x55f29b886680 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8863e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91c040 .functor OR 1, L_0x55f29b91bfd0, L_0x55f29b91be50, C4<0>, C4<0>;
v0x55f29b8875a0_0 .net "a", 0 0, L_0x55f29b91c0b0;  1 drivers
v0x55f29b887660_0 .net "b", 0 0, L_0x55f29b91c1e0;  1 drivers
v0x55f29b887730_0 .net "c_in", 0 0, L_0x7f452b3fc7b0;  alias, 1 drivers
v0x55f29b887830_0 .net "c_out", 0 0, L_0x55f29b91c040;  1 drivers
v0x55f29b8878d0_0 .net "hCarry", 0 0, L_0x55f29b91be50;  1 drivers
v0x55f29b8879c0_0 .net "hSum", 0 0, L_0x55f29b91bd40;  1 drivers
v0x55f29b887ab0_0 .net "sum", 0 0, L_0x55f29b91bf10;  1 drivers
v0x55f29b887b50_0 .net "tCarry", 0 0, L_0x55f29b91bfd0;  1 drivers
S_0x55f29b886920 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b886680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91bd40 .functor XOR 1, L_0x55f29b91c0b0, L_0x55f29b91c1e0, C4<0>, C4<0>;
L_0x55f29b91be50 .functor AND 1, L_0x55f29b91c0b0, L_0x55f29b91c1e0, C4<1>, C4<1>;
v0x55f29b886bb0_0 .net "a", 0 0, L_0x55f29b91c0b0;  alias, 1 drivers
v0x55f29b886c90_0 .net "b", 0 0, L_0x55f29b91c1e0;  alias, 1 drivers
v0x55f29b886d50_0 .net "c_out", 0 0, L_0x55f29b91be50;  alias, 1 drivers
v0x55f29b886e20_0 .net "sum", 0 0, L_0x55f29b91bd40;  alias, 1 drivers
S_0x55f29b886f90 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b886680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91bf10 .functor XOR 1, L_0x55f29b91bd40, L_0x7f452b3fc7b0, C4<0>, C4<0>;
L_0x55f29b91bfd0 .functor AND 1, L_0x55f29b91bd40, L_0x7f452b3fc7b0, C4<1>, C4<1>;
v0x55f29b8871f0_0 .net "a", 0 0, L_0x55f29b91bd40;  alias, 1 drivers
v0x55f29b8872c0_0 .net "b", 0 0, L_0x7f452b3fc7b0;  alias, 1 drivers
v0x55f29b887360_0 .net "c_out", 0 0, L_0x55f29b91bfd0;  alias, 1 drivers
v0x55f29b887430_0 .net "sum", 0 0, L_0x55f29b91bf10;  alias, 1 drivers
S_0x55f29b887c50 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8863e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91c600 .functor OR 1, L_0x55f29b91c540, L_0x55f29b91c380, C4<0>, C4<0>;
v0x55f29b888b00_0 .net "a", 0 0, L_0x55f29b91c670;  1 drivers
v0x55f29b888bc0_0 .net "b", 0 0, L_0x55f29b91c7a0;  1 drivers
v0x55f29b888c90_0 .net "c_in", 0 0, L_0x55f29b91c8d0;  1 drivers
v0x55f29b888d90_0 .net "c_out", 0 0, L_0x55f29b91c600;  1 drivers
v0x55f29b888e30_0 .net "hCarry", 0 0, L_0x55f29b91c380;  1 drivers
v0x55f29b888f20_0 .net "hSum", 0 0, L_0x55f29b91c310;  1 drivers
v0x55f29b889010_0 .net "sum", 0 0, L_0x55f29b91c3f0;  1 drivers
v0x55f29b8890b0_0 .net "tCarry", 0 0, L_0x55f29b91c540;  1 drivers
S_0x55f29b887ea0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b887c50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91c310 .functor XOR 1, L_0x55f29b91c670, L_0x55f29b91c7a0, C4<0>, C4<0>;
L_0x55f29b91c380 .functor AND 1, L_0x55f29b91c670, L_0x55f29b91c7a0, C4<1>, C4<1>;
v0x55f29b888110_0 .net "a", 0 0, L_0x55f29b91c670;  alias, 1 drivers
v0x55f29b8881f0_0 .net "b", 0 0, L_0x55f29b91c7a0;  alias, 1 drivers
v0x55f29b8882b0_0 .net "c_out", 0 0, L_0x55f29b91c380;  alias, 1 drivers
v0x55f29b888380_0 .net "sum", 0 0, L_0x55f29b91c310;  alias, 1 drivers
S_0x55f29b8884f0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b887c50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91c3f0 .functor XOR 1, L_0x55f29b91c310, L_0x55f29b91c8d0, C4<0>, C4<0>;
L_0x55f29b91c540 .functor AND 1, L_0x55f29b91c310, L_0x55f29b91c8d0, C4<1>, C4<1>;
v0x55f29b888750_0 .net "a", 0 0, L_0x55f29b91c310;  alias, 1 drivers
v0x55f29b888820_0 .net "b", 0 0, L_0x55f29b91c8d0;  alias, 1 drivers
v0x55f29b8888c0_0 .net "c_out", 0 0, L_0x55f29b91c540;  alias, 1 drivers
v0x55f29b888990_0 .net "sum", 0 0, L_0x55f29b91c3f0;  alias, 1 drivers
S_0x55f29b8891b0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8863e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91cd90 .functor OR 1, L_0x55f29b91ccd0, L_0x55f29b91cac0, C4<0>, C4<0>;
v0x55f29b88a070_0 .net "a", 0 0, L_0x55f29b91cfe0;  1 drivers
v0x55f29b88a130_0 .net "b", 0 0, L_0x55f29b91d110;  1 drivers
v0x55f29b88a200_0 .net "c_in", 0 0, L_0x55f29b91d290;  1 drivers
v0x55f29b88a300_0 .net "c_out", 0 0, L_0x55f29b91cd90;  1 drivers
v0x55f29b88a3a0_0 .net "hCarry", 0 0, L_0x55f29b91cac0;  1 drivers
v0x55f29b88a490_0 .net "hSum", 0 0, L_0x55f29b91ca00;  1 drivers
v0x55f29b88a580_0 .net "sum", 0 0, L_0x55f29b91cb80;  1 drivers
v0x55f29b88a620_0 .net "tCarry", 0 0, L_0x55f29b91ccd0;  1 drivers
S_0x55f29b889430 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8891b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91ca00 .functor XOR 1, L_0x55f29b91cfe0, L_0x55f29b91d110, C4<0>, C4<0>;
L_0x55f29b91cac0 .functor AND 1, L_0x55f29b91cfe0, L_0x55f29b91d110, C4<1>, C4<1>;
v0x55f29b8896a0_0 .net "a", 0 0, L_0x55f29b91cfe0;  alias, 1 drivers
v0x55f29b889760_0 .net "b", 0 0, L_0x55f29b91d110;  alias, 1 drivers
v0x55f29b889820_0 .net "c_out", 0 0, L_0x55f29b91cac0;  alias, 1 drivers
v0x55f29b8898f0_0 .net "sum", 0 0, L_0x55f29b91ca00;  alias, 1 drivers
S_0x55f29b889a60 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8891b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91cb80 .functor XOR 1, L_0x55f29b91ca00, L_0x55f29b91d290, C4<0>, C4<0>;
L_0x55f29b91ccd0 .functor AND 1, L_0x55f29b91ca00, L_0x55f29b91d290, C4<1>, C4<1>;
v0x55f29b889cc0_0 .net "a", 0 0, L_0x55f29b91ca00;  alias, 1 drivers
v0x55f29b889d90_0 .net "b", 0 0, L_0x55f29b91d290;  alias, 1 drivers
v0x55f29b889e30_0 .net "c_out", 0 0, L_0x55f29b91ccd0;  alias, 1 drivers
v0x55f29b889f00_0 .net "sum", 0 0, L_0x55f29b91cb80;  alias, 1 drivers
S_0x55f29b88a720 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8863e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91d6d0 .functor OR 1, L_0x55f29b91d5f0, L_0x55f29b91d430, C4<0>, C4<0>;
v0x55f29b88b5d0_0 .net "a", 0 0, L_0x55f29b91d8d0;  1 drivers
v0x55f29b88b690_0 .net "b", 0 0, L_0x55f29b91da90;  1 drivers
v0x55f29b88b760_0 .net "c_in", 0 0, L_0x55f29b91dcc0;  1 drivers
v0x55f29b88b860_0 .net "c_out", 0 0, L_0x55f29b91d6d0;  alias, 1 drivers
v0x55f29b88b900_0 .net "hCarry", 0 0, L_0x55f29b91d430;  1 drivers
v0x55f29b88b9f0_0 .net "hSum", 0 0, L_0x55f29b91d3c0;  1 drivers
v0x55f29b88bae0_0 .net "sum", 0 0, L_0x55f29b91d4a0;  1 drivers
v0x55f29b88bb80_0 .net "tCarry", 0 0, L_0x55f29b91d5f0;  1 drivers
S_0x55f29b88a970 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b88a720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91d3c0 .functor XOR 1, L_0x55f29b91d8d0, L_0x55f29b91da90, C4<0>, C4<0>;
L_0x55f29b91d430 .functor AND 1, L_0x55f29b91d8d0, L_0x55f29b91da90, C4<1>, C4<1>;
v0x55f29b88abe0_0 .net "a", 0 0, L_0x55f29b91d8d0;  alias, 1 drivers
v0x55f29b88acc0_0 .net "b", 0 0, L_0x55f29b91da90;  alias, 1 drivers
v0x55f29b88ad80_0 .net "c_out", 0 0, L_0x55f29b91d430;  alias, 1 drivers
v0x55f29b88ae50_0 .net "sum", 0 0, L_0x55f29b91d3c0;  alias, 1 drivers
S_0x55f29b88afc0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b88a720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91d4a0 .functor XOR 1, L_0x55f29b91d3c0, L_0x55f29b91dcc0, C4<0>, C4<0>;
L_0x55f29b91d5f0 .functor AND 1, L_0x55f29b91d3c0, L_0x55f29b91dcc0, C4<1>, C4<1>;
v0x55f29b88b220_0 .net "a", 0 0, L_0x55f29b91d3c0;  alias, 1 drivers
v0x55f29b88b2f0_0 .net "b", 0 0, L_0x55f29b91dcc0;  alias, 1 drivers
v0x55f29b88b390_0 .net "c_out", 0 0, L_0x55f29b91d5f0;  alias, 1 drivers
v0x55f29b88b460_0 .net "sum", 0 0, L_0x55f29b91d4a0;  alias, 1 drivers
S_0x55f29b88c240 .scope module, "FA2" "FA_4bit" 17 31, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b891a90_0 .net "a", 3 0, L_0x55f29b9202f0;  1 drivers
v0x55f29b891b70_0 .net "b", 3 0, L_0x55f29b920390;  1 drivers
v0x55f29b891c50_0 .net "c", 3 1, L_0x55f29b91f1f0;  1 drivers
v0x55f29b891d10_0 .net "c_in", 0 0, L_0x55f29b920430;  1 drivers
v0x55f29b891e00_0 .net "c_out", 0 0, L_0x55f29b91fba0;  1 drivers
v0x55f29b891ef0_0 .net "sum", 3 0, L_0x55f29b91fca0;  1 drivers
L_0x55f29b91e480 .part L_0x55f29b9202f0, 0, 1;
L_0x55f29b91e5b0 .part L_0x55f29b920390, 0, 1;
L_0x55f29b91ea60 .part L_0x55f29b9202f0, 1, 1;
L_0x55f29b91eb90 .part L_0x55f29b920390, 1, 1;
L_0x55f29b91ecc0 .part L_0x55f29b91f1f0, 0, 1;
L_0x55f29b91f1f0 .concat8 [ 1 1 1 0], L_0x55f29b91e3f0, L_0x55f29b91e9d0, L_0x55f29b91f160;
L_0x55f29b91f410 .part L_0x55f29b9202f0, 2, 1;
L_0x55f29b91f540 .part L_0x55f29b920390, 2, 1;
L_0x55f29b91f6c0 .part L_0x55f29b91f1f0, 1, 1;
L_0x55f29b91fca0 .concat8 [ 1 1 1 1], L_0x55f29b91e190, L_0x55f29b91e800, L_0x55f29b91eef0, L_0x55f29b91f930;
L_0x55f29b91fd40 .part L_0x55f29b9202f0, 3, 1;
L_0x55f29b91ff00 .part L_0x55f29b920390, 3, 1;
L_0x55f29b920130 .part L_0x55f29b91f1f0, 2, 1;
S_0x55f29b88c4b0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b88c240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91e3f0 .functor OR 1, L_0x55f29b91e2d0, L_0x55f29b91e100, C4<0>, C4<0>;
v0x55f29b88d3b0_0 .net "a", 0 0, L_0x55f29b91e480;  1 drivers
v0x55f29b88d470_0 .net "b", 0 0, L_0x55f29b91e5b0;  1 drivers
v0x55f29b88d540_0 .net "c_in", 0 0, L_0x55f29b920430;  alias, 1 drivers
v0x55f29b88d640_0 .net "c_out", 0 0, L_0x55f29b91e3f0;  1 drivers
v0x55f29b88d6e0_0 .net "hCarry", 0 0, L_0x55f29b91e100;  1 drivers
v0x55f29b88d7d0_0 .net "hSum", 0 0, L_0x55f29b91e050;  1 drivers
v0x55f29b88d8c0_0 .net "sum", 0 0, L_0x55f29b91e190;  1 drivers
v0x55f29b88d960_0 .net "tCarry", 0 0, L_0x55f29b91e2d0;  1 drivers
S_0x55f29b88c730 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b88c4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91e050 .functor XOR 1, L_0x55f29b91e480, L_0x55f29b91e5b0, C4<0>, C4<0>;
L_0x55f29b91e100 .functor AND 1, L_0x55f29b91e480, L_0x55f29b91e5b0, C4<1>, C4<1>;
v0x55f29b88c9c0_0 .net "a", 0 0, L_0x55f29b91e480;  alias, 1 drivers
v0x55f29b88caa0_0 .net "b", 0 0, L_0x55f29b91e5b0;  alias, 1 drivers
v0x55f29b88cb60_0 .net "c_out", 0 0, L_0x55f29b91e100;  alias, 1 drivers
v0x55f29b88cc30_0 .net "sum", 0 0, L_0x55f29b91e050;  alias, 1 drivers
S_0x55f29b88cda0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b88c4b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91e190 .functor XOR 1, L_0x55f29b91e050, L_0x55f29b920430, C4<0>, C4<0>;
L_0x55f29b91e2d0 .functor AND 1, L_0x55f29b91e050, L_0x55f29b920430, C4<1>, C4<1>;
v0x55f29b88d000_0 .net "a", 0 0, L_0x55f29b91e050;  alias, 1 drivers
v0x55f29b88d0d0_0 .net "b", 0 0, L_0x55f29b920430;  alias, 1 drivers
v0x55f29b88d170_0 .net "c_out", 0 0, L_0x55f29b91e2d0;  alias, 1 drivers
v0x55f29b88d240_0 .net "sum", 0 0, L_0x55f29b91e190;  alias, 1 drivers
S_0x55f29b88da60 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b88c240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91e9d0 .functor OR 1, L_0x55f29b91e940, L_0x55f29b91e770, C4<0>, C4<0>;
v0x55f29b88e910_0 .net "a", 0 0, L_0x55f29b91ea60;  1 drivers
v0x55f29b88e9d0_0 .net "b", 0 0, L_0x55f29b91eb90;  1 drivers
v0x55f29b88eaa0_0 .net "c_in", 0 0, L_0x55f29b91ecc0;  1 drivers
v0x55f29b88eba0_0 .net "c_out", 0 0, L_0x55f29b91e9d0;  1 drivers
v0x55f29b88ec40_0 .net "hCarry", 0 0, L_0x55f29b91e770;  1 drivers
v0x55f29b88ed30_0 .net "hSum", 0 0, L_0x55f29b91e6e0;  1 drivers
v0x55f29b88ee20_0 .net "sum", 0 0, L_0x55f29b91e800;  1 drivers
v0x55f29b88eec0_0 .net "tCarry", 0 0, L_0x55f29b91e940;  1 drivers
S_0x55f29b88dcb0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b88da60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91e6e0 .functor XOR 1, L_0x55f29b91ea60, L_0x55f29b91eb90, C4<0>, C4<0>;
L_0x55f29b91e770 .functor AND 1, L_0x55f29b91ea60, L_0x55f29b91eb90, C4<1>, C4<1>;
v0x55f29b88df20_0 .net "a", 0 0, L_0x55f29b91ea60;  alias, 1 drivers
v0x55f29b88e000_0 .net "b", 0 0, L_0x55f29b91eb90;  alias, 1 drivers
v0x55f29b88e0c0_0 .net "c_out", 0 0, L_0x55f29b91e770;  alias, 1 drivers
v0x55f29b88e190_0 .net "sum", 0 0, L_0x55f29b91e6e0;  alias, 1 drivers
S_0x55f29b88e300 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b88da60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91e800 .functor XOR 1, L_0x55f29b91e6e0, L_0x55f29b91ecc0, C4<0>, C4<0>;
L_0x55f29b91e940 .functor AND 1, L_0x55f29b91e6e0, L_0x55f29b91ecc0, C4<1>, C4<1>;
v0x55f29b88e560_0 .net "a", 0 0, L_0x55f29b91e6e0;  alias, 1 drivers
v0x55f29b88e630_0 .net "b", 0 0, L_0x55f29b91ecc0;  alias, 1 drivers
v0x55f29b88e6d0_0 .net "c_out", 0 0, L_0x55f29b91e940;  alias, 1 drivers
v0x55f29b88e7a0_0 .net "sum", 0 0, L_0x55f29b91e800;  alias, 1 drivers
S_0x55f29b88efc0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b88c240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91f160 .functor OR 1, L_0x55f29b91f080, L_0x55f29b91ee60, C4<0>, C4<0>;
v0x55f29b88fe80_0 .net "a", 0 0, L_0x55f29b91f410;  1 drivers
v0x55f29b88ff40_0 .net "b", 0 0, L_0x55f29b91f540;  1 drivers
v0x55f29b890010_0 .net "c_in", 0 0, L_0x55f29b91f6c0;  1 drivers
v0x55f29b890110_0 .net "c_out", 0 0, L_0x55f29b91f160;  1 drivers
v0x55f29b8901b0_0 .net "hCarry", 0 0, L_0x55f29b91ee60;  1 drivers
v0x55f29b8902a0_0 .net "hSum", 0 0, L_0x55f29b91edf0;  1 drivers
v0x55f29b890390_0 .net "sum", 0 0, L_0x55f29b91eef0;  1 drivers
v0x55f29b890430_0 .net "tCarry", 0 0, L_0x55f29b91f080;  1 drivers
S_0x55f29b88f240 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b88efc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91edf0 .functor XOR 1, L_0x55f29b91f410, L_0x55f29b91f540, C4<0>, C4<0>;
L_0x55f29b91ee60 .functor AND 1, L_0x55f29b91f410, L_0x55f29b91f540, C4<1>, C4<1>;
v0x55f29b88f4b0_0 .net "a", 0 0, L_0x55f29b91f410;  alias, 1 drivers
v0x55f29b88f570_0 .net "b", 0 0, L_0x55f29b91f540;  alias, 1 drivers
v0x55f29b88f630_0 .net "c_out", 0 0, L_0x55f29b91ee60;  alias, 1 drivers
v0x55f29b88f700_0 .net "sum", 0 0, L_0x55f29b91edf0;  alias, 1 drivers
S_0x55f29b88f870 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b88efc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91eef0 .functor XOR 1, L_0x55f29b91edf0, L_0x55f29b91f6c0, C4<0>, C4<0>;
L_0x55f29b91f080 .functor AND 1, L_0x55f29b91edf0, L_0x55f29b91f6c0, C4<1>, C4<1>;
v0x55f29b88fad0_0 .net "a", 0 0, L_0x55f29b91edf0;  alias, 1 drivers
v0x55f29b88fba0_0 .net "b", 0 0, L_0x55f29b91f6c0;  alias, 1 drivers
v0x55f29b88fc40_0 .net "c_out", 0 0, L_0x55f29b91f080;  alias, 1 drivers
v0x55f29b88fd10_0 .net "sum", 0 0, L_0x55f29b91eef0;  alias, 1 drivers
S_0x55f29b890530 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b88c240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b91fba0 .functor OR 1, L_0x55f29b91fac0, L_0x55f29b91f8a0, C4<0>, C4<0>;
v0x55f29b8913e0_0 .net "a", 0 0, L_0x55f29b91fd40;  1 drivers
v0x55f29b8914a0_0 .net "b", 0 0, L_0x55f29b91ff00;  1 drivers
v0x55f29b891570_0 .net "c_in", 0 0, L_0x55f29b920130;  1 drivers
v0x55f29b891670_0 .net "c_out", 0 0, L_0x55f29b91fba0;  alias, 1 drivers
v0x55f29b891710_0 .net "hCarry", 0 0, L_0x55f29b91f8a0;  1 drivers
v0x55f29b891800_0 .net "hSum", 0 0, L_0x55f29b91f7f0;  1 drivers
v0x55f29b8918f0_0 .net "sum", 0 0, L_0x55f29b91f930;  1 drivers
v0x55f29b891990_0 .net "tCarry", 0 0, L_0x55f29b91fac0;  1 drivers
S_0x55f29b890780 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b890530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91f7f0 .functor XOR 1, L_0x55f29b91fd40, L_0x55f29b91ff00, C4<0>, C4<0>;
L_0x55f29b91f8a0 .functor AND 1, L_0x55f29b91fd40, L_0x55f29b91ff00, C4<1>, C4<1>;
v0x55f29b8909f0_0 .net "a", 0 0, L_0x55f29b91fd40;  alias, 1 drivers
v0x55f29b890ad0_0 .net "b", 0 0, L_0x55f29b91ff00;  alias, 1 drivers
v0x55f29b890b90_0 .net "c_out", 0 0, L_0x55f29b91f8a0;  alias, 1 drivers
v0x55f29b890c60_0 .net "sum", 0 0, L_0x55f29b91f7f0;  alias, 1 drivers
S_0x55f29b890dd0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b890530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b91f930 .functor XOR 1, L_0x55f29b91f7f0, L_0x55f29b920130, C4<0>, C4<0>;
L_0x55f29b91fac0 .functor AND 1, L_0x55f29b91f7f0, L_0x55f29b920130, C4<1>, C4<1>;
v0x55f29b891030_0 .net "a", 0 0, L_0x55f29b91f7f0;  alias, 1 drivers
v0x55f29b891100_0 .net "b", 0 0, L_0x55f29b920130;  alias, 1 drivers
v0x55f29b8911a0_0 .net "c_out", 0 0, L_0x55f29b91fac0;  alias, 1 drivers
v0x55f29b891270_0 .net "sum", 0 0, L_0x55f29b91f930;  alias, 1 drivers
S_0x55f29b892050 .scope module, "FA3" "FA_4bit" 17 32, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8978b0_0 .net "a", 3 0, L_0x55f29b922720;  1 drivers
v0x55f29b897990_0 .net "b", 3 0, L_0x55f29b9227c0;  1 drivers
v0x55f29b897a70_0 .net "c", 3 1, L_0x55f29b921660;  1 drivers
v0x55f29b897b30_0 .net "c_in", 0 0, L_0x55f29b922860;  1 drivers
v0x55f29b897c20_0 .net "c_out", 0 0, L_0x55f29b921fd0;  1 drivers
v0x55f29b897d10_0 .net "sum", 3 0, L_0x55f29b9220d0;  1 drivers
L_0x55f29b9208a0 .part L_0x55f29b922720, 0, 1;
L_0x55f29b9209d0 .part L_0x55f29b9227c0, 0, 1;
L_0x55f29b920e80 .part L_0x55f29b922720, 1, 1;
L_0x55f29b920fb0 .part L_0x55f29b9227c0, 1, 1;
L_0x55f29b9210e0 .part L_0x55f29b921660, 0, 1;
L_0x55f29b921660 .concat8 [ 1 1 1 0], L_0x55f29b920810, L_0x55f29b920df0, L_0x55f29b9215d0;
L_0x55f29b921840 .part L_0x55f29b922720, 2, 1;
L_0x55f29b921970 .part L_0x55f29b9227c0, 2, 1;
L_0x55f29b921af0 .part L_0x55f29b921660, 1, 1;
L_0x55f29b9220d0 .concat8 [ 1 1 1 1], L_0x55f29b9205b0, L_0x55f29b920c20, L_0x55f29b921360, L_0x55f29b921d60;
L_0x55f29b922170 .part L_0x55f29b922720, 3, 1;
L_0x55f29b922330 .part L_0x55f29b9227c0, 3, 1;
L_0x55f29b922560 .part L_0x55f29b921660, 2, 1;
S_0x55f29b8922d0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b892050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b920810 .functor OR 1, L_0x55f29b9206f0, L_0x55f29b920540, C4<0>, C4<0>;
v0x55f29b8931d0_0 .net "a", 0 0, L_0x55f29b9208a0;  1 drivers
v0x55f29b893290_0 .net "b", 0 0, L_0x55f29b9209d0;  1 drivers
v0x55f29b893360_0 .net "c_in", 0 0, L_0x55f29b922860;  alias, 1 drivers
v0x55f29b893460_0 .net "c_out", 0 0, L_0x55f29b920810;  1 drivers
v0x55f29b893500_0 .net "hCarry", 0 0, L_0x55f29b920540;  1 drivers
v0x55f29b8935f0_0 .net "hSum", 0 0, L_0x55f29b9204d0;  1 drivers
v0x55f29b8936e0_0 .net "sum", 0 0, L_0x55f29b9205b0;  1 drivers
v0x55f29b893780_0 .net "tCarry", 0 0, L_0x55f29b9206f0;  1 drivers
S_0x55f29b892550 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8922d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9204d0 .functor XOR 1, L_0x55f29b9208a0, L_0x55f29b9209d0, C4<0>, C4<0>;
L_0x55f29b920540 .functor AND 1, L_0x55f29b9208a0, L_0x55f29b9209d0, C4<1>, C4<1>;
v0x55f29b8927e0_0 .net "a", 0 0, L_0x55f29b9208a0;  alias, 1 drivers
v0x55f29b8928c0_0 .net "b", 0 0, L_0x55f29b9209d0;  alias, 1 drivers
v0x55f29b892980_0 .net "c_out", 0 0, L_0x55f29b920540;  alias, 1 drivers
v0x55f29b892a50_0 .net "sum", 0 0, L_0x55f29b9204d0;  alias, 1 drivers
S_0x55f29b892bc0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8922d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9205b0 .functor XOR 1, L_0x55f29b9204d0, L_0x55f29b922860, C4<0>, C4<0>;
L_0x55f29b9206f0 .functor AND 1, L_0x55f29b9204d0, L_0x55f29b922860, C4<1>, C4<1>;
v0x55f29b892e20_0 .net "a", 0 0, L_0x55f29b9204d0;  alias, 1 drivers
v0x55f29b892ef0_0 .net "b", 0 0, L_0x55f29b922860;  alias, 1 drivers
v0x55f29b892f90_0 .net "c_out", 0 0, L_0x55f29b9206f0;  alias, 1 drivers
v0x55f29b893060_0 .net "sum", 0 0, L_0x55f29b9205b0;  alias, 1 drivers
S_0x55f29b893880 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b892050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b920df0 .functor OR 1, L_0x55f29b920d60, L_0x55f29b920b90, C4<0>, C4<0>;
v0x55f29b894730_0 .net "a", 0 0, L_0x55f29b920e80;  1 drivers
v0x55f29b8947f0_0 .net "b", 0 0, L_0x55f29b920fb0;  1 drivers
v0x55f29b8948c0_0 .net "c_in", 0 0, L_0x55f29b9210e0;  1 drivers
v0x55f29b8949c0_0 .net "c_out", 0 0, L_0x55f29b920df0;  1 drivers
v0x55f29b894a60_0 .net "hCarry", 0 0, L_0x55f29b920b90;  1 drivers
v0x55f29b894b50_0 .net "hSum", 0 0, L_0x55f29b920b00;  1 drivers
v0x55f29b894c40_0 .net "sum", 0 0, L_0x55f29b920c20;  1 drivers
v0x55f29b894ce0_0 .net "tCarry", 0 0, L_0x55f29b920d60;  1 drivers
S_0x55f29b893ad0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b893880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b920b00 .functor XOR 1, L_0x55f29b920e80, L_0x55f29b920fb0, C4<0>, C4<0>;
L_0x55f29b920b90 .functor AND 1, L_0x55f29b920e80, L_0x55f29b920fb0, C4<1>, C4<1>;
v0x55f29b893d40_0 .net "a", 0 0, L_0x55f29b920e80;  alias, 1 drivers
v0x55f29b893e20_0 .net "b", 0 0, L_0x55f29b920fb0;  alias, 1 drivers
v0x55f29b893ee0_0 .net "c_out", 0 0, L_0x55f29b920b90;  alias, 1 drivers
v0x55f29b893fb0_0 .net "sum", 0 0, L_0x55f29b920b00;  alias, 1 drivers
S_0x55f29b894120 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b893880;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b920c20 .functor XOR 1, L_0x55f29b920b00, L_0x55f29b9210e0, C4<0>, C4<0>;
L_0x55f29b920d60 .functor AND 1, L_0x55f29b920b00, L_0x55f29b9210e0, C4<1>, C4<1>;
v0x55f29b894380_0 .net "a", 0 0, L_0x55f29b920b00;  alias, 1 drivers
v0x55f29b894450_0 .net "b", 0 0, L_0x55f29b9210e0;  alias, 1 drivers
v0x55f29b8944f0_0 .net "c_out", 0 0, L_0x55f29b920d60;  alias, 1 drivers
v0x55f29b8945c0_0 .net "sum", 0 0, L_0x55f29b920c20;  alias, 1 drivers
S_0x55f29b894de0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b892050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9215d0 .functor OR 1, L_0x55f29b9214f0, L_0x55f29b921280, C4<0>, C4<0>;
v0x55f29b895ca0_0 .net "a", 0 0, L_0x55f29b921840;  1 drivers
v0x55f29b895d60_0 .net "b", 0 0, L_0x55f29b921970;  1 drivers
v0x55f29b895e30_0 .net "c_in", 0 0, L_0x55f29b921af0;  1 drivers
v0x55f29b895f30_0 .net "c_out", 0 0, L_0x55f29b9215d0;  1 drivers
v0x55f29b895fd0_0 .net "hCarry", 0 0, L_0x55f29b921280;  1 drivers
v0x55f29b8960c0_0 .net "hSum", 0 0, L_0x55f29b921210;  1 drivers
v0x55f29b8961b0_0 .net "sum", 0 0, L_0x55f29b921360;  1 drivers
v0x55f29b896250_0 .net "tCarry", 0 0, L_0x55f29b9214f0;  1 drivers
S_0x55f29b895060 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b894de0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b921210 .functor XOR 1, L_0x55f29b921840, L_0x55f29b921970, C4<0>, C4<0>;
L_0x55f29b921280 .functor AND 1, L_0x55f29b921840, L_0x55f29b921970, C4<1>, C4<1>;
v0x55f29b8952d0_0 .net "a", 0 0, L_0x55f29b921840;  alias, 1 drivers
v0x55f29b895390_0 .net "b", 0 0, L_0x55f29b921970;  alias, 1 drivers
v0x55f29b895450_0 .net "c_out", 0 0, L_0x55f29b921280;  alias, 1 drivers
v0x55f29b895520_0 .net "sum", 0 0, L_0x55f29b921210;  alias, 1 drivers
S_0x55f29b895690 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b894de0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b921360 .functor XOR 1, L_0x55f29b921210, L_0x55f29b921af0, C4<0>, C4<0>;
L_0x55f29b9214f0 .functor AND 1, L_0x55f29b921210, L_0x55f29b921af0, C4<1>, C4<1>;
v0x55f29b8958f0_0 .net "a", 0 0, L_0x55f29b921210;  alias, 1 drivers
v0x55f29b8959c0_0 .net "b", 0 0, L_0x55f29b921af0;  alias, 1 drivers
v0x55f29b895a60_0 .net "c_out", 0 0, L_0x55f29b9214f0;  alias, 1 drivers
v0x55f29b895b30_0 .net "sum", 0 0, L_0x55f29b921360;  alias, 1 drivers
S_0x55f29b896350 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b892050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b921fd0 .functor OR 1, L_0x55f29b921ef0, L_0x55f29b921cd0, C4<0>, C4<0>;
v0x55f29b897200_0 .net "a", 0 0, L_0x55f29b922170;  1 drivers
v0x55f29b8972c0_0 .net "b", 0 0, L_0x55f29b922330;  1 drivers
v0x55f29b897390_0 .net "c_in", 0 0, L_0x55f29b922560;  1 drivers
v0x55f29b897490_0 .net "c_out", 0 0, L_0x55f29b921fd0;  alias, 1 drivers
v0x55f29b897530_0 .net "hCarry", 0 0, L_0x55f29b921cd0;  1 drivers
v0x55f29b897620_0 .net "hSum", 0 0, L_0x55f29b921c20;  1 drivers
v0x55f29b897710_0 .net "sum", 0 0, L_0x55f29b921d60;  1 drivers
v0x55f29b8977b0_0 .net "tCarry", 0 0, L_0x55f29b921ef0;  1 drivers
S_0x55f29b8965a0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b896350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b921c20 .functor XOR 1, L_0x55f29b922170, L_0x55f29b922330, C4<0>, C4<0>;
L_0x55f29b921cd0 .functor AND 1, L_0x55f29b922170, L_0x55f29b922330, C4<1>, C4<1>;
v0x55f29b896810_0 .net "a", 0 0, L_0x55f29b922170;  alias, 1 drivers
v0x55f29b8968f0_0 .net "b", 0 0, L_0x55f29b922330;  alias, 1 drivers
v0x55f29b8969b0_0 .net "c_out", 0 0, L_0x55f29b921cd0;  alias, 1 drivers
v0x55f29b896a80_0 .net "sum", 0 0, L_0x55f29b921c20;  alias, 1 drivers
S_0x55f29b896bf0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b896350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b921d60 .functor XOR 1, L_0x55f29b921c20, L_0x55f29b922560, C4<0>, C4<0>;
L_0x55f29b921ef0 .functor AND 1, L_0x55f29b921c20, L_0x55f29b922560, C4<1>, C4<1>;
v0x55f29b896e50_0 .net "a", 0 0, L_0x55f29b921c20;  alias, 1 drivers
v0x55f29b896f20_0 .net "b", 0 0, L_0x55f29b922560;  alias, 1 drivers
v0x55f29b896fc0_0 .net "c_out", 0 0, L_0x55f29b921ef0;  alias, 1 drivers
v0x55f29b897090_0 .net "sum", 0 0, L_0x55f29b921d60;  alias, 1 drivers
S_0x55f29b897e70 .scope module, "FA4" "FA_4bit" 17 33, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b89d6c0_0 .net "a", 3 0, L_0x55f29b924c30;  1 drivers
v0x55f29b89d7a0_0 .net "b", 3 0, L_0x55f29b924de0;  1 drivers
v0x55f29b89d880_0 .net "c", 3 1, L_0x55f29b923b70;  1 drivers
v0x55f29b89d940_0 .net "c_in", 0 0, L_0x55f29b924e80;  1 drivers
v0x55f29b89da30_0 .net "c_out", 0 0, L_0x55f29b9244e0;  1 drivers
v0x55f29b89db20_0 .net "sum", 3 0, L_0x55f29b9245e0;  1 drivers
L_0x55f29b922d60 .part L_0x55f29b924c30, 0, 1;
L_0x55f29b922e90 .part L_0x55f29b924de0, 0, 1;
L_0x55f29b923340 .part L_0x55f29b924c30, 1, 1;
L_0x55f29b923470 .part L_0x55f29b924de0, 1, 1;
L_0x55f29b9235a0 .part L_0x55f29b923b70, 0, 1;
L_0x55f29b923b70 .concat8 [ 1 1 1 0], L_0x55f29b922cd0, L_0x55f29b9232b0, L_0x55f29b923ae0;
L_0x55f29b923d50 .part L_0x55f29b924c30, 2, 1;
L_0x55f29b923e80 .part L_0x55f29b924de0, 2, 1;
L_0x55f29b924000 .part L_0x55f29b923b70, 1, 1;
L_0x55f29b9245e0 .concat8 [ 1 1 1 1], L_0x55f29b922a70, L_0x55f29b9230e0, L_0x55f29b923870, L_0x55f29b924270;
L_0x55f29b924680 .part L_0x55f29b924c30, 3, 1;
L_0x55f29b924840 .part L_0x55f29b924de0, 3, 1;
L_0x55f29b924a70 .part L_0x55f29b923b70, 2, 1;
S_0x55f29b8980c0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b897e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b922cd0 .functor OR 1, L_0x55f29b922bb0, L_0x55f29b9229e0, C4<0>, C4<0>;
v0x55f29b898fe0_0 .net "a", 0 0, L_0x55f29b922d60;  1 drivers
v0x55f29b8990a0_0 .net "b", 0 0, L_0x55f29b922e90;  1 drivers
v0x55f29b899170_0 .net "c_in", 0 0, L_0x55f29b924e80;  alias, 1 drivers
v0x55f29b899270_0 .net "c_out", 0 0, L_0x55f29b922cd0;  1 drivers
v0x55f29b899310_0 .net "hCarry", 0 0, L_0x55f29b9229e0;  1 drivers
v0x55f29b899400_0 .net "hSum", 0 0, L_0x55f29b922950;  1 drivers
v0x55f29b8994f0_0 .net "sum", 0 0, L_0x55f29b922a70;  1 drivers
v0x55f29b899590_0 .net "tCarry", 0 0, L_0x55f29b922bb0;  1 drivers
S_0x55f29b898360 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8980c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b922950 .functor XOR 1, L_0x55f29b922d60, L_0x55f29b922e90, C4<0>, C4<0>;
L_0x55f29b9229e0 .functor AND 1, L_0x55f29b922d60, L_0x55f29b922e90, C4<1>, C4<1>;
v0x55f29b8985f0_0 .net "a", 0 0, L_0x55f29b922d60;  alias, 1 drivers
v0x55f29b8986d0_0 .net "b", 0 0, L_0x55f29b922e90;  alias, 1 drivers
v0x55f29b898790_0 .net "c_out", 0 0, L_0x55f29b9229e0;  alias, 1 drivers
v0x55f29b898860_0 .net "sum", 0 0, L_0x55f29b922950;  alias, 1 drivers
S_0x55f29b8989d0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8980c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b922a70 .functor XOR 1, L_0x55f29b922950, L_0x55f29b924e80, C4<0>, C4<0>;
L_0x55f29b922bb0 .functor AND 1, L_0x55f29b922950, L_0x55f29b924e80, C4<1>, C4<1>;
v0x55f29b898c30_0 .net "a", 0 0, L_0x55f29b922950;  alias, 1 drivers
v0x55f29b898d00_0 .net "b", 0 0, L_0x55f29b924e80;  alias, 1 drivers
v0x55f29b898da0_0 .net "c_out", 0 0, L_0x55f29b922bb0;  alias, 1 drivers
v0x55f29b898e70_0 .net "sum", 0 0, L_0x55f29b922a70;  alias, 1 drivers
S_0x55f29b899690 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b897e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9232b0 .functor OR 1, L_0x55f29b923220, L_0x55f29b923050, C4<0>, C4<0>;
v0x55f29b89a540_0 .net "a", 0 0, L_0x55f29b923340;  1 drivers
v0x55f29b89a600_0 .net "b", 0 0, L_0x55f29b923470;  1 drivers
v0x55f29b89a6d0_0 .net "c_in", 0 0, L_0x55f29b9235a0;  1 drivers
v0x55f29b89a7d0_0 .net "c_out", 0 0, L_0x55f29b9232b0;  1 drivers
v0x55f29b89a870_0 .net "hCarry", 0 0, L_0x55f29b923050;  1 drivers
v0x55f29b89a960_0 .net "hSum", 0 0, L_0x55f29b922fc0;  1 drivers
v0x55f29b89aa50_0 .net "sum", 0 0, L_0x55f29b9230e0;  1 drivers
v0x55f29b89aaf0_0 .net "tCarry", 0 0, L_0x55f29b923220;  1 drivers
S_0x55f29b8998e0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b899690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b922fc0 .functor XOR 1, L_0x55f29b923340, L_0x55f29b923470, C4<0>, C4<0>;
L_0x55f29b923050 .functor AND 1, L_0x55f29b923340, L_0x55f29b923470, C4<1>, C4<1>;
v0x55f29b899b50_0 .net "a", 0 0, L_0x55f29b923340;  alias, 1 drivers
v0x55f29b899c30_0 .net "b", 0 0, L_0x55f29b923470;  alias, 1 drivers
v0x55f29b899cf0_0 .net "c_out", 0 0, L_0x55f29b923050;  alias, 1 drivers
v0x55f29b899dc0_0 .net "sum", 0 0, L_0x55f29b922fc0;  alias, 1 drivers
S_0x55f29b899f30 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b899690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9230e0 .functor XOR 1, L_0x55f29b922fc0, L_0x55f29b9235a0, C4<0>, C4<0>;
L_0x55f29b923220 .functor AND 1, L_0x55f29b922fc0, L_0x55f29b9235a0, C4<1>, C4<1>;
v0x55f29b89a190_0 .net "a", 0 0, L_0x55f29b922fc0;  alias, 1 drivers
v0x55f29b89a260_0 .net "b", 0 0, L_0x55f29b9235a0;  alias, 1 drivers
v0x55f29b89a300_0 .net "c_out", 0 0, L_0x55f29b923220;  alias, 1 drivers
v0x55f29b89a3d0_0 .net "sum", 0 0, L_0x55f29b9230e0;  alias, 1 drivers
S_0x55f29b89abf0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b897e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b923ae0 .functor OR 1, L_0x55f29b923a00, L_0x55f29b923790, C4<0>, C4<0>;
v0x55f29b89bab0_0 .net "a", 0 0, L_0x55f29b923d50;  1 drivers
v0x55f29b89bb70_0 .net "b", 0 0, L_0x55f29b923e80;  1 drivers
v0x55f29b89bc40_0 .net "c_in", 0 0, L_0x55f29b924000;  1 drivers
v0x55f29b89bd40_0 .net "c_out", 0 0, L_0x55f29b923ae0;  1 drivers
v0x55f29b89bde0_0 .net "hCarry", 0 0, L_0x55f29b923790;  1 drivers
v0x55f29b89bed0_0 .net "hSum", 0 0, L_0x55f29b9236d0;  1 drivers
v0x55f29b89bfc0_0 .net "sum", 0 0, L_0x55f29b923870;  1 drivers
v0x55f29b89c060_0 .net "tCarry", 0 0, L_0x55f29b923a00;  1 drivers
S_0x55f29b89ae70 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b89abf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9236d0 .functor XOR 1, L_0x55f29b923d50, L_0x55f29b923e80, C4<0>, C4<0>;
L_0x55f29b923790 .functor AND 1, L_0x55f29b923d50, L_0x55f29b923e80, C4<1>, C4<1>;
v0x55f29b89b0e0_0 .net "a", 0 0, L_0x55f29b923d50;  alias, 1 drivers
v0x55f29b89b1a0_0 .net "b", 0 0, L_0x55f29b923e80;  alias, 1 drivers
v0x55f29b89b260_0 .net "c_out", 0 0, L_0x55f29b923790;  alias, 1 drivers
v0x55f29b89b330_0 .net "sum", 0 0, L_0x55f29b9236d0;  alias, 1 drivers
S_0x55f29b89b4a0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b89abf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b923870 .functor XOR 1, L_0x55f29b9236d0, L_0x55f29b924000, C4<0>, C4<0>;
L_0x55f29b923a00 .functor AND 1, L_0x55f29b9236d0, L_0x55f29b924000, C4<1>, C4<1>;
v0x55f29b89b700_0 .net "a", 0 0, L_0x55f29b9236d0;  alias, 1 drivers
v0x55f29b89b7d0_0 .net "b", 0 0, L_0x55f29b924000;  alias, 1 drivers
v0x55f29b89b870_0 .net "c_out", 0 0, L_0x55f29b923a00;  alias, 1 drivers
v0x55f29b89b940_0 .net "sum", 0 0, L_0x55f29b923870;  alias, 1 drivers
S_0x55f29b89c160 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b897e70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9244e0 .functor OR 1, L_0x55f29b924400, L_0x55f29b9241e0, C4<0>, C4<0>;
v0x55f29b89d010_0 .net "a", 0 0, L_0x55f29b924680;  1 drivers
v0x55f29b89d0d0_0 .net "b", 0 0, L_0x55f29b924840;  1 drivers
v0x55f29b89d1a0_0 .net "c_in", 0 0, L_0x55f29b924a70;  1 drivers
v0x55f29b89d2a0_0 .net "c_out", 0 0, L_0x55f29b9244e0;  alias, 1 drivers
v0x55f29b89d340_0 .net "hCarry", 0 0, L_0x55f29b9241e0;  1 drivers
v0x55f29b89d430_0 .net "hSum", 0 0, L_0x55f29b924130;  1 drivers
v0x55f29b89d520_0 .net "sum", 0 0, L_0x55f29b924270;  1 drivers
v0x55f29b89d5c0_0 .net "tCarry", 0 0, L_0x55f29b924400;  1 drivers
S_0x55f29b89c3b0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b89c160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b924130 .functor XOR 1, L_0x55f29b924680, L_0x55f29b924840, C4<0>, C4<0>;
L_0x55f29b9241e0 .functor AND 1, L_0x55f29b924680, L_0x55f29b924840, C4<1>, C4<1>;
v0x55f29b89c620_0 .net "a", 0 0, L_0x55f29b924680;  alias, 1 drivers
v0x55f29b89c700_0 .net "b", 0 0, L_0x55f29b924840;  alias, 1 drivers
v0x55f29b89c7c0_0 .net "c_out", 0 0, L_0x55f29b9241e0;  alias, 1 drivers
v0x55f29b89c890_0 .net "sum", 0 0, L_0x55f29b924130;  alias, 1 drivers
S_0x55f29b89ca00 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b89c160;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b924270 .functor XOR 1, L_0x55f29b924130, L_0x55f29b924a70, C4<0>, C4<0>;
L_0x55f29b924400 .functor AND 1, L_0x55f29b924130, L_0x55f29b924a70, C4<1>, C4<1>;
v0x55f29b89cc60_0 .net "a", 0 0, L_0x55f29b924130;  alias, 1 drivers
v0x55f29b89cd30_0 .net "b", 0 0, L_0x55f29b924a70;  alias, 1 drivers
v0x55f29b89cdd0_0 .net "c_out", 0 0, L_0x55f29b924400;  alias, 1 drivers
v0x55f29b89cea0_0 .net "sum", 0 0, L_0x55f29b924270;  alias, 1 drivers
S_0x55f29b89dc80 .scope module, "FA5" "FA_4bit" 17 34, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8a34f0_0 .net "a", 3 0, L_0x55f29b927130;  1 drivers
v0x55f29b8a35d0_0 .net "b", 3 0, L_0x55f29b927240;  1 drivers
v0x55f29b8a36b0_0 .net "c", 3 1, L_0x55f29b926010;  1 drivers
v0x55f29b8a3770_0 .net "c_in", 0 0, L_0x55f29b9273f0;  1 drivers
v0x55f29b8a3860_0 .net "c_out", 0 0, L_0x55f29b926980;  1 drivers
v0x55f29b8a3950_0 .net "sum", 3 0, L_0x55f29b926a80;  1 drivers
L_0x55f29b9252a0 .part L_0x55f29b927130, 0, 1;
L_0x55f29b9253d0 .part L_0x55f29b927240, 0, 1;
L_0x55f29b925880 .part L_0x55f29b927130, 1, 1;
L_0x55f29b9259b0 .part L_0x55f29b927240, 1, 1;
L_0x55f29b925ae0 .part L_0x55f29b926010, 0, 1;
L_0x55f29b926010 .concat8 [ 1 1 1 0], L_0x55f29b925210, L_0x55f29b9257f0, L_0x55f29b925f80;
L_0x55f29b9261f0 .part L_0x55f29b927130, 2, 1;
L_0x55f29b926320 .part L_0x55f29b927240, 2, 1;
L_0x55f29b9264a0 .part L_0x55f29b926010, 1, 1;
L_0x55f29b926a80 .concat8 [ 1 1 1 1], L_0x55f29b925040, L_0x55f29b925620, L_0x55f29b925d10, L_0x55f29b926710;
L_0x55f29b926b80 .part L_0x55f29b927130, 3, 1;
L_0x55f29b926d40 .part L_0x55f29b927240, 3, 1;
L_0x55f29b926f70 .part L_0x55f29b926010, 2, 1;
S_0x55f29b89df20 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b89dc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b925210 .functor OR 1, L_0x55f29b9250f0, L_0x55f29b924fb0, C4<0>, C4<0>;
v0x55f29b89ee10_0 .net "a", 0 0, L_0x55f29b9252a0;  1 drivers
v0x55f29b89eed0_0 .net "b", 0 0, L_0x55f29b9253d0;  1 drivers
v0x55f29b89efa0_0 .net "c_in", 0 0, L_0x55f29b9273f0;  alias, 1 drivers
v0x55f29b89f0a0_0 .net "c_out", 0 0, L_0x55f29b925210;  1 drivers
v0x55f29b89f140_0 .net "hCarry", 0 0, L_0x55f29b924fb0;  1 drivers
v0x55f29b89f230_0 .net "hSum", 0 0, L_0x55f29b924f20;  1 drivers
v0x55f29b89f320_0 .net "sum", 0 0, L_0x55f29b925040;  1 drivers
v0x55f29b89f3c0_0 .net "tCarry", 0 0, L_0x55f29b9250f0;  1 drivers
S_0x55f29b89e190 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b89df20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b924f20 .functor XOR 1, L_0x55f29b9252a0, L_0x55f29b9253d0, C4<0>, C4<0>;
L_0x55f29b924fb0 .functor AND 1, L_0x55f29b9252a0, L_0x55f29b9253d0, C4<1>, C4<1>;
v0x55f29b89e420_0 .net "a", 0 0, L_0x55f29b9252a0;  alias, 1 drivers
v0x55f29b89e500_0 .net "b", 0 0, L_0x55f29b9253d0;  alias, 1 drivers
v0x55f29b89e5c0_0 .net "c_out", 0 0, L_0x55f29b924fb0;  alias, 1 drivers
v0x55f29b89e690_0 .net "sum", 0 0, L_0x55f29b924f20;  alias, 1 drivers
S_0x55f29b89e800 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b89df20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b925040 .functor XOR 1, L_0x55f29b924f20, L_0x55f29b9273f0, C4<0>, C4<0>;
L_0x55f29b9250f0 .functor AND 1, L_0x55f29b924f20, L_0x55f29b9273f0, C4<1>, C4<1>;
v0x55f29b89ea60_0 .net "a", 0 0, L_0x55f29b924f20;  alias, 1 drivers
v0x55f29b89eb30_0 .net "b", 0 0, L_0x55f29b9273f0;  alias, 1 drivers
v0x55f29b89ebd0_0 .net "c_out", 0 0, L_0x55f29b9250f0;  alias, 1 drivers
v0x55f29b89eca0_0 .net "sum", 0 0, L_0x55f29b925040;  alias, 1 drivers
S_0x55f29b89f4c0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b89dc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9257f0 .functor OR 1, L_0x55f29b925760, L_0x55f29b925590, C4<0>, C4<0>;
v0x55f29b8a0370_0 .net "a", 0 0, L_0x55f29b925880;  1 drivers
v0x55f29b8a0430_0 .net "b", 0 0, L_0x55f29b9259b0;  1 drivers
v0x55f29b8a0500_0 .net "c_in", 0 0, L_0x55f29b925ae0;  1 drivers
v0x55f29b8a0600_0 .net "c_out", 0 0, L_0x55f29b9257f0;  1 drivers
v0x55f29b8a06a0_0 .net "hCarry", 0 0, L_0x55f29b925590;  1 drivers
v0x55f29b8a0790_0 .net "hSum", 0 0, L_0x55f29b925500;  1 drivers
v0x55f29b8a0880_0 .net "sum", 0 0, L_0x55f29b925620;  1 drivers
v0x55f29b8a0920_0 .net "tCarry", 0 0, L_0x55f29b925760;  1 drivers
S_0x55f29b89f710 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b89f4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b925500 .functor XOR 1, L_0x55f29b925880, L_0x55f29b9259b0, C4<0>, C4<0>;
L_0x55f29b925590 .functor AND 1, L_0x55f29b925880, L_0x55f29b9259b0, C4<1>, C4<1>;
v0x55f29b89f980_0 .net "a", 0 0, L_0x55f29b925880;  alias, 1 drivers
v0x55f29b89fa60_0 .net "b", 0 0, L_0x55f29b9259b0;  alias, 1 drivers
v0x55f29b89fb20_0 .net "c_out", 0 0, L_0x55f29b925590;  alias, 1 drivers
v0x55f29b89fbf0_0 .net "sum", 0 0, L_0x55f29b925500;  alias, 1 drivers
S_0x55f29b89fd60 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b89f4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b925620 .functor XOR 1, L_0x55f29b925500, L_0x55f29b925ae0, C4<0>, C4<0>;
L_0x55f29b925760 .functor AND 1, L_0x55f29b925500, L_0x55f29b925ae0, C4<1>, C4<1>;
v0x55f29b89ffc0_0 .net "a", 0 0, L_0x55f29b925500;  alias, 1 drivers
v0x55f29b8a0090_0 .net "b", 0 0, L_0x55f29b925ae0;  alias, 1 drivers
v0x55f29b8a0130_0 .net "c_out", 0 0, L_0x55f29b925760;  alias, 1 drivers
v0x55f29b8a0200_0 .net "sum", 0 0, L_0x55f29b925620;  alias, 1 drivers
S_0x55f29b8a0a20 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b89dc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b925f80 .functor OR 1, L_0x55f29b925ea0, L_0x55f29b925c80, C4<0>, C4<0>;
v0x55f29b8a18e0_0 .net "a", 0 0, L_0x55f29b9261f0;  1 drivers
v0x55f29b8a19a0_0 .net "b", 0 0, L_0x55f29b926320;  1 drivers
v0x55f29b8a1a70_0 .net "c_in", 0 0, L_0x55f29b9264a0;  1 drivers
v0x55f29b8a1b70_0 .net "c_out", 0 0, L_0x55f29b925f80;  1 drivers
v0x55f29b8a1c10_0 .net "hCarry", 0 0, L_0x55f29b925c80;  1 drivers
v0x55f29b8a1d00_0 .net "hSum", 0 0, L_0x55f29b925c10;  1 drivers
v0x55f29b8a1df0_0 .net "sum", 0 0, L_0x55f29b925d10;  1 drivers
v0x55f29b8a1e90_0 .net "tCarry", 0 0, L_0x55f29b925ea0;  1 drivers
S_0x55f29b8a0ca0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8a0a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b925c10 .functor XOR 1, L_0x55f29b9261f0, L_0x55f29b926320, C4<0>, C4<0>;
L_0x55f29b925c80 .functor AND 1, L_0x55f29b9261f0, L_0x55f29b926320, C4<1>, C4<1>;
v0x55f29b8a0f10_0 .net "a", 0 0, L_0x55f29b9261f0;  alias, 1 drivers
v0x55f29b8a0fd0_0 .net "b", 0 0, L_0x55f29b926320;  alias, 1 drivers
v0x55f29b8a1090_0 .net "c_out", 0 0, L_0x55f29b925c80;  alias, 1 drivers
v0x55f29b8a1160_0 .net "sum", 0 0, L_0x55f29b925c10;  alias, 1 drivers
S_0x55f29b8a12d0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8a0a20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b925d10 .functor XOR 1, L_0x55f29b925c10, L_0x55f29b9264a0, C4<0>, C4<0>;
L_0x55f29b925ea0 .functor AND 1, L_0x55f29b925c10, L_0x55f29b9264a0, C4<1>, C4<1>;
v0x55f29b8a1530_0 .net "a", 0 0, L_0x55f29b925c10;  alias, 1 drivers
v0x55f29b8a1600_0 .net "b", 0 0, L_0x55f29b9264a0;  alias, 1 drivers
v0x55f29b8a16a0_0 .net "c_out", 0 0, L_0x55f29b925ea0;  alias, 1 drivers
v0x55f29b8a1770_0 .net "sum", 0 0, L_0x55f29b925d10;  alias, 1 drivers
S_0x55f29b8a1f90 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b89dc80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b926980 .functor OR 1, L_0x55f29b9268a0, L_0x55f29b926680, C4<0>, C4<0>;
v0x55f29b8a2e40_0 .net "a", 0 0, L_0x55f29b926b80;  1 drivers
v0x55f29b8a2f00_0 .net "b", 0 0, L_0x55f29b926d40;  1 drivers
v0x55f29b8a2fd0_0 .net "c_in", 0 0, L_0x55f29b926f70;  1 drivers
v0x55f29b8a30d0_0 .net "c_out", 0 0, L_0x55f29b926980;  alias, 1 drivers
v0x55f29b8a3170_0 .net "hCarry", 0 0, L_0x55f29b926680;  1 drivers
v0x55f29b8a3260_0 .net "hSum", 0 0, L_0x55f29b9265d0;  1 drivers
v0x55f29b8a3350_0 .net "sum", 0 0, L_0x55f29b926710;  1 drivers
v0x55f29b8a33f0_0 .net "tCarry", 0 0, L_0x55f29b9268a0;  1 drivers
S_0x55f29b8a21e0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8a1f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9265d0 .functor XOR 1, L_0x55f29b926b80, L_0x55f29b926d40, C4<0>, C4<0>;
L_0x55f29b926680 .functor AND 1, L_0x55f29b926b80, L_0x55f29b926d40, C4<1>, C4<1>;
v0x55f29b8a2450_0 .net "a", 0 0, L_0x55f29b926b80;  alias, 1 drivers
v0x55f29b8a2530_0 .net "b", 0 0, L_0x55f29b926d40;  alias, 1 drivers
v0x55f29b8a25f0_0 .net "c_out", 0 0, L_0x55f29b926680;  alias, 1 drivers
v0x55f29b8a26c0_0 .net "sum", 0 0, L_0x55f29b9265d0;  alias, 1 drivers
S_0x55f29b8a2830 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8a1f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b926710 .functor XOR 1, L_0x55f29b9265d0, L_0x55f29b926f70, C4<0>, C4<0>;
L_0x55f29b9268a0 .functor AND 1, L_0x55f29b9265d0, L_0x55f29b926f70, C4<1>, C4<1>;
v0x55f29b8a2a90_0 .net "a", 0 0, L_0x55f29b9265d0;  alias, 1 drivers
v0x55f29b8a2b60_0 .net "b", 0 0, L_0x55f29b926f70;  alias, 1 drivers
v0x55f29b8a2c00_0 .net "c_out", 0 0, L_0x55f29b9268a0;  alias, 1 drivers
v0x55f29b8a2cd0_0 .net "sum", 0 0, L_0x55f29b926710;  alias, 1 drivers
S_0x55f29b8a3ab0 .scope module, "FA6" "FA_4bit" 17 35, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8a9300_0 .net "a", 3 0, L_0x55f29b9296e0;  1 drivers
v0x55f29b8a93e0_0 .net "b", 3 0, L_0x55f29b929780;  1 drivers
v0x55f29b8a94c0_0 .net "c", 3 1, L_0x55f29b928620;  1 drivers
v0x55f29b8a9580_0 .net "c_in", 0 0, L_0x55f29b9298b0;  1 drivers
v0x55f29b8a9670_0 .net "c_out", 0 0, L_0x55f29b928f90;  1 drivers
v0x55f29b8a9760_0 .net "sum", 3 0, L_0x55f29b929090;  1 drivers
L_0x55f29b9278b0 .part L_0x55f29b9296e0, 0, 1;
L_0x55f29b9279e0 .part L_0x55f29b929780, 0, 1;
L_0x55f29b927e90 .part L_0x55f29b9296e0, 1, 1;
L_0x55f29b927fc0 .part L_0x55f29b929780, 1, 1;
L_0x55f29b9280f0 .part L_0x55f29b928620, 0, 1;
L_0x55f29b928620 .concat8 [ 1 1 1 0], L_0x55f29b927820, L_0x55f29b927e00, L_0x55f29b928590;
L_0x55f29b928800 .part L_0x55f29b9296e0, 2, 1;
L_0x55f29b928930 .part L_0x55f29b929780, 2, 1;
L_0x55f29b928ab0 .part L_0x55f29b928620, 1, 1;
L_0x55f29b929090 .concat8 [ 1 1 1 1], L_0x55f29b9275c0, L_0x55f29b927c30, L_0x55f29b928320, L_0x55f29b928d20;
L_0x55f29b929130 .part L_0x55f29b9296e0, 3, 1;
L_0x55f29b9292f0 .part L_0x55f29b929780, 3, 1;
L_0x55f29b929520 .part L_0x55f29b928620, 2, 1;
S_0x55f29b8a3d00 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8a3ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b927820 .functor OR 1, L_0x55f29b927700, L_0x55f29b927530, C4<0>, C4<0>;
v0x55f29b8a4c20_0 .net "a", 0 0, L_0x55f29b9278b0;  1 drivers
v0x55f29b8a4ce0_0 .net "b", 0 0, L_0x55f29b9279e0;  1 drivers
v0x55f29b8a4db0_0 .net "c_in", 0 0, L_0x55f29b9298b0;  alias, 1 drivers
v0x55f29b8a4eb0_0 .net "c_out", 0 0, L_0x55f29b927820;  1 drivers
v0x55f29b8a4f50_0 .net "hCarry", 0 0, L_0x55f29b927530;  1 drivers
v0x55f29b8a5040_0 .net "hSum", 0 0, L_0x55f29b9271d0;  1 drivers
v0x55f29b8a5130_0 .net "sum", 0 0, L_0x55f29b9275c0;  1 drivers
v0x55f29b8a51d0_0 .net "tCarry", 0 0, L_0x55f29b927700;  1 drivers
S_0x55f29b8a3fa0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8a3d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9271d0 .functor XOR 1, L_0x55f29b9278b0, L_0x55f29b9279e0, C4<0>, C4<0>;
L_0x55f29b927530 .functor AND 1, L_0x55f29b9278b0, L_0x55f29b9279e0, C4<1>, C4<1>;
v0x55f29b8a4230_0 .net "a", 0 0, L_0x55f29b9278b0;  alias, 1 drivers
v0x55f29b8a4310_0 .net "b", 0 0, L_0x55f29b9279e0;  alias, 1 drivers
v0x55f29b8a43d0_0 .net "c_out", 0 0, L_0x55f29b927530;  alias, 1 drivers
v0x55f29b8a44a0_0 .net "sum", 0 0, L_0x55f29b9271d0;  alias, 1 drivers
S_0x55f29b8a4610 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8a3d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9275c0 .functor XOR 1, L_0x55f29b9271d0, L_0x55f29b9298b0, C4<0>, C4<0>;
L_0x55f29b927700 .functor AND 1, L_0x55f29b9271d0, L_0x55f29b9298b0, C4<1>, C4<1>;
v0x55f29b8a4870_0 .net "a", 0 0, L_0x55f29b9271d0;  alias, 1 drivers
v0x55f29b8a4940_0 .net "b", 0 0, L_0x55f29b9298b0;  alias, 1 drivers
v0x55f29b8a49e0_0 .net "c_out", 0 0, L_0x55f29b927700;  alias, 1 drivers
v0x55f29b8a4ab0_0 .net "sum", 0 0, L_0x55f29b9275c0;  alias, 1 drivers
S_0x55f29b8a52d0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8a3ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b927e00 .functor OR 1, L_0x55f29b927d70, L_0x55f29b927ba0, C4<0>, C4<0>;
v0x55f29b8a6180_0 .net "a", 0 0, L_0x55f29b927e90;  1 drivers
v0x55f29b8a6240_0 .net "b", 0 0, L_0x55f29b927fc0;  1 drivers
v0x55f29b8a6310_0 .net "c_in", 0 0, L_0x55f29b9280f0;  1 drivers
v0x55f29b8a6410_0 .net "c_out", 0 0, L_0x55f29b927e00;  1 drivers
v0x55f29b8a64b0_0 .net "hCarry", 0 0, L_0x55f29b927ba0;  1 drivers
v0x55f29b8a65a0_0 .net "hSum", 0 0, L_0x55f29b927b10;  1 drivers
v0x55f29b8a6690_0 .net "sum", 0 0, L_0x55f29b927c30;  1 drivers
v0x55f29b8a6730_0 .net "tCarry", 0 0, L_0x55f29b927d70;  1 drivers
S_0x55f29b8a5520 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8a52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b927b10 .functor XOR 1, L_0x55f29b927e90, L_0x55f29b927fc0, C4<0>, C4<0>;
L_0x55f29b927ba0 .functor AND 1, L_0x55f29b927e90, L_0x55f29b927fc0, C4<1>, C4<1>;
v0x55f29b8a5790_0 .net "a", 0 0, L_0x55f29b927e90;  alias, 1 drivers
v0x55f29b8a5870_0 .net "b", 0 0, L_0x55f29b927fc0;  alias, 1 drivers
v0x55f29b8a5930_0 .net "c_out", 0 0, L_0x55f29b927ba0;  alias, 1 drivers
v0x55f29b8a5a00_0 .net "sum", 0 0, L_0x55f29b927b10;  alias, 1 drivers
S_0x55f29b8a5b70 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8a52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b927c30 .functor XOR 1, L_0x55f29b927b10, L_0x55f29b9280f0, C4<0>, C4<0>;
L_0x55f29b927d70 .functor AND 1, L_0x55f29b927b10, L_0x55f29b9280f0, C4<1>, C4<1>;
v0x55f29b8a5dd0_0 .net "a", 0 0, L_0x55f29b927b10;  alias, 1 drivers
v0x55f29b8a5ea0_0 .net "b", 0 0, L_0x55f29b9280f0;  alias, 1 drivers
v0x55f29b8a5f40_0 .net "c_out", 0 0, L_0x55f29b927d70;  alias, 1 drivers
v0x55f29b8a6010_0 .net "sum", 0 0, L_0x55f29b927c30;  alias, 1 drivers
S_0x55f29b8a6830 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8a3ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b928590 .functor OR 1, L_0x55f29b9284b0, L_0x55f29b928290, C4<0>, C4<0>;
v0x55f29b8a76f0_0 .net "a", 0 0, L_0x55f29b928800;  1 drivers
v0x55f29b8a77b0_0 .net "b", 0 0, L_0x55f29b928930;  1 drivers
v0x55f29b8a7880_0 .net "c_in", 0 0, L_0x55f29b928ab0;  1 drivers
v0x55f29b8a7980_0 .net "c_out", 0 0, L_0x55f29b928590;  1 drivers
v0x55f29b8a7a20_0 .net "hCarry", 0 0, L_0x55f29b928290;  1 drivers
v0x55f29b8a7b10_0 .net "hSum", 0 0, L_0x55f29b928220;  1 drivers
v0x55f29b8a7c00_0 .net "sum", 0 0, L_0x55f29b928320;  1 drivers
v0x55f29b8a7ca0_0 .net "tCarry", 0 0, L_0x55f29b9284b0;  1 drivers
S_0x55f29b8a6ab0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8a6830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b928220 .functor XOR 1, L_0x55f29b928800, L_0x55f29b928930, C4<0>, C4<0>;
L_0x55f29b928290 .functor AND 1, L_0x55f29b928800, L_0x55f29b928930, C4<1>, C4<1>;
v0x55f29b8a6d20_0 .net "a", 0 0, L_0x55f29b928800;  alias, 1 drivers
v0x55f29b8a6de0_0 .net "b", 0 0, L_0x55f29b928930;  alias, 1 drivers
v0x55f29b8a6ea0_0 .net "c_out", 0 0, L_0x55f29b928290;  alias, 1 drivers
v0x55f29b8a6f70_0 .net "sum", 0 0, L_0x55f29b928220;  alias, 1 drivers
S_0x55f29b8a70e0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8a6830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b928320 .functor XOR 1, L_0x55f29b928220, L_0x55f29b928ab0, C4<0>, C4<0>;
L_0x55f29b9284b0 .functor AND 1, L_0x55f29b928220, L_0x55f29b928ab0, C4<1>, C4<1>;
v0x55f29b8a7340_0 .net "a", 0 0, L_0x55f29b928220;  alias, 1 drivers
v0x55f29b8a7410_0 .net "b", 0 0, L_0x55f29b928ab0;  alias, 1 drivers
v0x55f29b8a74b0_0 .net "c_out", 0 0, L_0x55f29b9284b0;  alias, 1 drivers
v0x55f29b8a7580_0 .net "sum", 0 0, L_0x55f29b928320;  alias, 1 drivers
S_0x55f29b8a7da0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8a3ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b928f90 .functor OR 1, L_0x55f29b928eb0, L_0x55f29b928c90, C4<0>, C4<0>;
v0x55f29b8a8c50_0 .net "a", 0 0, L_0x55f29b929130;  1 drivers
v0x55f29b8a8d10_0 .net "b", 0 0, L_0x55f29b9292f0;  1 drivers
v0x55f29b8a8de0_0 .net "c_in", 0 0, L_0x55f29b929520;  1 drivers
v0x55f29b8a8ee0_0 .net "c_out", 0 0, L_0x55f29b928f90;  alias, 1 drivers
v0x55f29b8a8f80_0 .net "hCarry", 0 0, L_0x55f29b928c90;  1 drivers
v0x55f29b8a9070_0 .net "hSum", 0 0, L_0x55f29b928be0;  1 drivers
v0x55f29b8a9160_0 .net "sum", 0 0, L_0x55f29b928d20;  1 drivers
v0x55f29b8a9200_0 .net "tCarry", 0 0, L_0x55f29b928eb0;  1 drivers
S_0x55f29b8a7ff0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8a7da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b928be0 .functor XOR 1, L_0x55f29b929130, L_0x55f29b9292f0, C4<0>, C4<0>;
L_0x55f29b928c90 .functor AND 1, L_0x55f29b929130, L_0x55f29b9292f0, C4<1>, C4<1>;
v0x55f29b8a8260_0 .net "a", 0 0, L_0x55f29b929130;  alias, 1 drivers
v0x55f29b8a8340_0 .net "b", 0 0, L_0x55f29b9292f0;  alias, 1 drivers
v0x55f29b8a8400_0 .net "c_out", 0 0, L_0x55f29b928c90;  alias, 1 drivers
v0x55f29b8a84d0_0 .net "sum", 0 0, L_0x55f29b928be0;  alias, 1 drivers
S_0x55f29b8a8640 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8a7da0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b928d20 .functor XOR 1, L_0x55f29b928be0, L_0x55f29b929520, C4<0>, C4<0>;
L_0x55f29b928eb0 .functor AND 1, L_0x55f29b928be0, L_0x55f29b929520, C4<1>, C4<1>;
v0x55f29b8a88a0_0 .net "a", 0 0, L_0x55f29b928be0;  alias, 1 drivers
v0x55f29b8a8970_0 .net "b", 0 0, L_0x55f29b929520;  alias, 1 drivers
v0x55f29b8a8a10_0 .net "c_out", 0 0, L_0x55f29b928eb0;  alias, 1 drivers
v0x55f29b8a8ae0_0 .net "sum", 0 0, L_0x55f29b928d20;  alias, 1 drivers
S_0x55f29b8a98c0 .scope module, "FA7" "FA_4bit" 17 36, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8af110_0 .net "a", 3 0, L_0x55f29b92b9f0;  1 drivers
v0x55f29b8af1f0_0 .net "b", 3 0, L_0x55f29b92bb30;  1 drivers
v0x55f29b8af2d0_0 .net "c", 3 1, L_0x55f29b92ab20;  1 drivers
v0x55f29b8af390_0 .net "c_in", 0 0, L_0x55f29b92bbd0;  1 drivers
v0x55f29b8af480_0 .net "c_out", 0 0, L_0x55f29b92b330;  1 drivers
v0x55f29b8af570_0 .net "sum", 3 0, L_0x55f29b92b3a0;  1 drivers
L_0x55f29b929d60 .part L_0x55f29b92b9f0, 0, 1;
L_0x55f29b929e90 .part L_0x55f29b92bb30, 0, 1;
L_0x55f29b92a340 .part L_0x55f29b92b9f0, 1, 1;
L_0x55f29b92a470 .part L_0x55f29b92bb30, 1, 1;
L_0x55f29b92a5a0 .part L_0x55f29b92ab20, 0, 1;
L_0x55f29b92ab20 .concat8 [ 1 1 1 0], L_0x55f29b929cd0, L_0x55f29b92a2b0, L_0x55f29b92aa90;
L_0x55f29b92ad00 .part L_0x55f29b92b9f0, 2, 1;
L_0x55f29b92ae30 .part L_0x55f29b92bb30, 2, 1;
L_0x55f29b92afb0 .part L_0x55f29b92ab20, 1, 1;
L_0x55f29b92b3a0 .concat8 [ 1 1 1 1], L_0x55f29b929a70, L_0x55f29b92a0e0, L_0x55f29b92a820, L_0x55f29b92b1c0;
L_0x55f29b92b440 .part L_0x55f29b92b9f0, 3, 1;
L_0x55f29b92b600 .part L_0x55f29b92bb30, 3, 1;
L_0x55f29b92b830 .part L_0x55f29b92ab20, 2, 1;
S_0x55f29b8a9b10 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8a98c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b929cd0 .functor OR 1, L_0x55f29b929bb0, L_0x55f29b9299e0, C4<0>, C4<0>;
v0x55f29b8aaa30_0 .net "a", 0 0, L_0x55f29b929d60;  1 drivers
v0x55f29b8aaaf0_0 .net "b", 0 0, L_0x55f29b929e90;  1 drivers
v0x55f29b8aabc0_0 .net "c_in", 0 0, L_0x55f29b92bbd0;  alias, 1 drivers
v0x55f29b8aacc0_0 .net "c_out", 0 0, L_0x55f29b929cd0;  1 drivers
v0x55f29b8aad60_0 .net "hCarry", 0 0, L_0x55f29b9299e0;  1 drivers
v0x55f29b8aae50_0 .net "hSum", 0 0, L_0x55f29b929950;  1 drivers
v0x55f29b8aaf40_0 .net "sum", 0 0, L_0x55f29b929a70;  1 drivers
v0x55f29b8aafe0_0 .net "tCarry", 0 0, L_0x55f29b929bb0;  1 drivers
S_0x55f29b8a9db0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8a9b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b929950 .functor XOR 1, L_0x55f29b929d60, L_0x55f29b929e90, C4<0>, C4<0>;
L_0x55f29b9299e0 .functor AND 1, L_0x55f29b929d60, L_0x55f29b929e90, C4<1>, C4<1>;
v0x55f29b8aa040_0 .net "a", 0 0, L_0x55f29b929d60;  alias, 1 drivers
v0x55f29b8aa120_0 .net "b", 0 0, L_0x55f29b929e90;  alias, 1 drivers
v0x55f29b8aa1e0_0 .net "c_out", 0 0, L_0x55f29b9299e0;  alias, 1 drivers
v0x55f29b8aa2b0_0 .net "sum", 0 0, L_0x55f29b929950;  alias, 1 drivers
S_0x55f29b8aa420 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8a9b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b929a70 .functor XOR 1, L_0x55f29b929950, L_0x55f29b92bbd0, C4<0>, C4<0>;
L_0x55f29b929bb0 .functor AND 1, L_0x55f29b929950, L_0x55f29b92bbd0, C4<1>, C4<1>;
v0x55f29b8aa680_0 .net "a", 0 0, L_0x55f29b929950;  alias, 1 drivers
v0x55f29b8aa750_0 .net "b", 0 0, L_0x55f29b92bbd0;  alias, 1 drivers
v0x55f29b8aa7f0_0 .net "c_out", 0 0, L_0x55f29b929bb0;  alias, 1 drivers
v0x55f29b8aa8c0_0 .net "sum", 0 0, L_0x55f29b929a70;  alias, 1 drivers
S_0x55f29b8ab0e0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8a98c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92a2b0 .functor OR 1, L_0x55f29b92a220, L_0x55f29b92a050, C4<0>, C4<0>;
v0x55f29b8abf90_0 .net "a", 0 0, L_0x55f29b92a340;  1 drivers
v0x55f29b8ac050_0 .net "b", 0 0, L_0x55f29b92a470;  1 drivers
v0x55f29b8ac120_0 .net "c_in", 0 0, L_0x55f29b92a5a0;  1 drivers
v0x55f29b8ac220_0 .net "c_out", 0 0, L_0x55f29b92a2b0;  1 drivers
v0x55f29b8ac2c0_0 .net "hCarry", 0 0, L_0x55f29b92a050;  1 drivers
v0x55f29b8ac3b0_0 .net "hSum", 0 0, L_0x55f29b929fc0;  1 drivers
v0x55f29b8ac4a0_0 .net "sum", 0 0, L_0x55f29b92a0e0;  1 drivers
v0x55f29b8ac540_0 .net "tCarry", 0 0, L_0x55f29b92a220;  1 drivers
S_0x55f29b8ab330 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8ab0e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b929fc0 .functor XOR 1, L_0x55f29b92a340, L_0x55f29b92a470, C4<0>, C4<0>;
L_0x55f29b92a050 .functor AND 1, L_0x55f29b92a340, L_0x55f29b92a470, C4<1>, C4<1>;
v0x55f29b8ab5a0_0 .net "a", 0 0, L_0x55f29b92a340;  alias, 1 drivers
v0x55f29b8ab680_0 .net "b", 0 0, L_0x55f29b92a470;  alias, 1 drivers
v0x55f29b8ab740_0 .net "c_out", 0 0, L_0x55f29b92a050;  alias, 1 drivers
v0x55f29b8ab810_0 .net "sum", 0 0, L_0x55f29b929fc0;  alias, 1 drivers
S_0x55f29b8ab980 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8ab0e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92a0e0 .functor XOR 1, L_0x55f29b929fc0, L_0x55f29b92a5a0, C4<0>, C4<0>;
L_0x55f29b92a220 .functor AND 1, L_0x55f29b929fc0, L_0x55f29b92a5a0, C4<1>, C4<1>;
v0x55f29b8abbe0_0 .net "a", 0 0, L_0x55f29b929fc0;  alias, 1 drivers
v0x55f29b8abcb0_0 .net "b", 0 0, L_0x55f29b92a5a0;  alias, 1 drivers
v0x55f29b8abd50_0 .net "c_out", 0 0, L_0x55f29b92a220;  alias, 1 drivers
v0x55f29b8abe20_0 .net "sum", 0 0, L_0x55f29b92a0e0;  alias, 1 drivers
S_0x55f29b8ac640 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8a98c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92aa90 .functor OR 1, L_0x55f29b92a9b0, L_0x55f29b92a740, C4<0>, C4<0>;
v0x55f29b8ad500_0 .net "a", 0 0, L_0x55f29b92ad00;  1 drivers
v0x55f29b8ad5c0_0 .net "b", 0 0, L_0x55f29b92ae30;  1 drivers
v0x55f29b8ad690_0 .net "c_in", 0 0, L_0x55f29b92afb0;  1 drivers
v0x55f29b8ad790_0 .net "c_out", 0 0, L_0x55f29b92aa90;  1 drivers
v0x55f29b8ad830_0 .net "hCarry", 0 0, L_0x55f29b92a740;  1 drivers
v0x55f29b8ad920_0 .net "hSum", 0 0, L_0x55f29b92a6d0;  1 drivers
v0x55f29b8ada10_0 .net "sum", 0 0, L_0x55f29b92a820;  1 drivers
v0x55f29b8adab0_0 .net "tCarry", 0 0, L_0x55f29b92a9b0;  1 drivers
S_0x55f29b8ac8c0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8ac640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92a6d0 .functor XOR 1, L_0x55f29b92ad00, L_0x55f29b92ae30, C4<0>, C4<0>;
L_0x55f29b92a740 .functor AND 1, L_0x55f29b92ad00, L_0x55f29b92ae30, C4<1>, C4<1>;
v0x55f29b8acb30_0 .net "a", 0 0, L_0x55f29b92ad00;  alias, 1 drivers
v0x55f29b8acbf0_0 .net "b", 0 0, L_0x55f29b92ae30;  alias, 1 drivers
v0x55f29b8accb0_0 .net "c_out", 0 0, L_0x55f29b92a740;  alias, 1 drivers
v0x55f29b8acd80_0 .net "sum", 0 0, L_0x55f29b92a6d0;  alias, 1 drivers
S_0x55f29b8acef0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8ac640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92a820 .functor XOR 1, L_0x55f29b92a6d0, L_0x55f29b92afb0, C4<0>, C4<0>;
L_0x55f29b92a9b0 .functor AND 1, L_0x55f29b92a6d0, L_0x55f29b92afb0, C4<1>, C4<1>;
v0x55f29b8ad150_0 .net "a", 0 0, L_0x55f29b92a6d0;  alias, 1 drivers
v0x55f29b8ad220_0 .net "b", 0 0, L_0x55f29b92afb0;  alias, 1 drivers
v0x55f29b8ad2c0_0 .net "c_out", 0 0, L_0x55f29b92a9b0;  alias, 1 drivers
v0x55f29b8ad390_0 .net "sum", 0 0, L_0x55f29b92a820;  alias, 1 drivers
S_0x55f29b8adbb0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8a98c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92b330 .functor OR 1, L_0x55f29b92b2c0, L_0x55f29b92b150, C4<0>, C4<0>;
v0x55f29b8aea60_0 .net "a", 0 0, L_0x55f29b92b440;  1 drivers
v0x55f29b8aeb20_0 .net "b", 0 0, L_0x55f29b92b600;  1 drivers
v0x55f29b8aebf0_0 .net "c_in", 0 0, L_0x55f29b92b830;  1 drivers
v0x55f29b8aecf0_0 .net "c_out", 0 0, L_0x55f29b92b330;  alias, 1 drivers
v0x55f29b8aed90_0 .net "hCarry", 0 0, L_0x55f29b92b150;  1 drivers
v0x55f29b8aee80_0 .net "hSum", 0 0, L_0x55f29b92b0e0;  1 drivers
v0x55f29b8aef70_0 .net "sum", 0 0, L_0x55f29b92b1c0;  1 drivers
v0x55f29b8af010_0 .net "tCarry", 0 0, L_0x55f29b92b2c0;  1 drivers
S_0x55f29b8ade00 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8adbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92b0e0 .functor XOR 1, L_0x55f29b92b440, L_0x55f29b92b600, C4<0>, C4<0>;
L_0x55f29b92b150 .functor AND 1, L_0x55f29b92b440, L_0x55f29b92b600, C4<1>, C4<1>;
v0x55f29b8ae070_0 .net "a", 0 0, L_0x55f29b92b440;  alias, 1 drivers
v0x55f29b8ae150_0 .net "b", 0 0, L_0x55f29b92b600;  alias, 1 drivers
v0x55f29b8ae210_0 .net "c_out", 0 0, L_0x55f29b92b150;  alias, 1 drivers
v0x55f29b8ae2e0_0 .net "sum", 0 0, L_0x55f29b92b0e0;  alias, 1 drivers
S_0x55f29b8ae450 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8adbb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92b1c0 .functor XOR 1, L_0x55f29b92b0e0, L_0x55f29b92b830, C4<0>, C4<0>;
L_0x55f29b92b2c0 .functor AND 1, L_0x55f29b92b0e0, L_0x55f29b92b830, C4<1>, C4<1>;
v0x55f29b8ae6b0_0 .net "a", 0 0, L_0x55f29b92b0e0;  alias, 1 drivers
v0x55f29b8ae780_0 .net "b", 0 0, L_0x55f29b92b830;  alias, 1 drivers
v0x55f29b8ae820_0 .net "c_out", 0 0, L_0x55f29b92b2c0;  alias, 1 drivers
v0x55f29b8ae8f0_0 .net "sum", 0 0, L_0x55f29b92b1c0;  alias, 1 drivers
S_0x55f29b8af6d0 .scope module, "FA8" "FA_4bit" 17 37, 18 21 0, S_0x55f29b8861e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8b4f20_0 .net "a", 3 0, L_0x55f29b92d9f0;  1 drivers
v0x55f29b8b5000_0 .net "b", 3 0, L_0x55f29b92da90;  1 drivers
v0x55f29b8b50e0_0 .net "c", 3 1, L_0x55f29b92cab0;  1 drivers
v0x55f29b8b51a0_0 .net "c_in", 0 0, L_0x55f29b92dc00;  1 drivers
v0x55f29b8b5290_0 .net "c_out", 0 0, L_0x55f29b92d130;  1 drivers
v0x55f29b8b5380_0 .net "sum", 3 0, L_0x55f29b92d1a0;  1 drivers
L_0x55f29b92ba90 .part L_0x55f29b92d9f0, 0, 1;
L_0x55f29b92c070 .part L_0x55f29b92da90, 0, 1;
L_0x55f29b92c460 .part L_0x55f29b92d9f0, 1, 1;
L_0x55f29b92c590 .part L_0x55f29b92da90, 1, 1;
L_0x55f29b92c6c0 .part L_0x55f29b92cab0, 0, 1;
L_0x55f29b92cab0 .concat8 [ 1 1 1 0], L_0x55f29b92bf70, L_0x55f29b92c3f0, L_0x55f29b92ca40;
L_0x55f29b92cb50 .part L_0x55f29b92d9f0, 2, 1;
L_0x55f29b92cc80 .part L_0x55f29b92da90, 2, 1;
L_0x55f29b92cdb0 .part L_0x55f29b92cab0, 1, 1;
L_0x55f29b92d1a0 .concat8 [ 1 1 1 1], L_0x55f29b92be00, L_0x55f29b92c280, L_0x55f29b92c8d0, L_0x55f29b92cfc0;
L_0x55f29b92d240 .part L_0x55f29b92d9f0, 3, 1;
L_0x55f29b92d400 .part L_0x55f29b92da90, 3, 1;
L_0x55f29b92d630 .part L_0x55f29b92cab0, 2, 1;
S_0x55f29b8af920 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8af6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92bf70 .functor OR 1, L_0x55f29b92be70, L_0x55f29b92bd90, C4<0>, C4<0>;
v0x55f29b8b0840_0 .net "a", 0 0, L_0x55f29b92ba90;  1 drivers
v0x55f29b8b0900_0 .net "b", 0 0, L_0x55f29b92c070;  1 drivers
v0x55f29b8b09d0_0 .net "c_in", 0 0, L_0x55f29b92dc00;  alias, 1 drivers
v0x55f29b8b0ad0_0 .net "c_out", 0 0, L_0x55f29b92bf70;  1 drivers
v0x55f29b8b0b70_0 .net "hCarry", 0 0, L_0x55f29b92bd90;  1 drivers
v0x55f29b8b0c60_0 .net "hSum", 0 0, L_0x55f29b92bd20;  1 drivers
v0x55f29b8b0d50_0 .net "sum", 0 0, L_0x55f29b92be00;  1 drivers
v0x55f29b8b0df0_0 .net "tCarry", 0 0, L_0x55f29b92be70;  1 drivers
S_0x55f29b8afbc0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8af920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92bd20 .functor XOR 1, L_0x55f29b92ba90, L_0x55f29b92c070, C4<0>, C4<0>;
L_0x55f29b92bd90 .functor AND 1, L_0x55f29b92ba90, L_0x55f29b92c070, C4<1>, C4<1>;
v0x55f29b8afe50_0 .net "a", 0 0, L_0x55f29b92ba90;  alias, 1 drivers
v0x55f29b8aff30_0 .net "b", 0 0, L_0x55f29b92c070;  alias, 1 drivers
v0x55f29b8afff0_0 .net "c_out", 0 0, L_0x55f29b92bd90;  alias, 1 drivers
v0x55f29b8b00c0_0 .net "sum", 0 0, L_0x55f29b92bd20;  alias, 1 drivers
S_0x55f29b8b0230 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8af920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92be00 .functor XOR 1, L_0x55f29b92bd20, L_0x55f29b92dc00, C4<0>, C4<0>;
L_0x55f29b92be70 .functor AND 1, L_0x55f29b92bd20, L_0x55f29b92dc00, C4<1>, C4<1>;
v0x55f29b8b0490_0 .net "a", 0 0, L_0x55f29b92bd20;  alias, 1 drivers
v0x55f29b8b0560_0 .net "b", 0 0, L_0x55f29b92dc00;  alias, 1 drivers
v0x55f29b8b0600_0 .net "c_out", 0 0, L_0x55f29b92be70;  alias, 1 drivers
v0x55f29b8b06d0_0 .net "sum", 0 0, L_0x55f29b92be00;  alias, 1 drivers
S_0x55f29b8b0ef0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8af6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92c3f0 .functor OR 1, L_0x55f29b92c380, L_0x55f29b92c210, C4<0>, C4<0>;
v0x55f29b8b1da0_0 .net "a", 0 0, L_0x55f29b92c460;  1 drivers
v0x55f29b8b1e60_0 .net "b", 0 0, L_0x55f29b92c590;  1 drivers
v0x55f29b8b1f30_0 .net "c_in", 0 0, L_0x55f29b92c6c0;  1 drivers
v0x55f29b8b2030_0 .net "c_out", 0 0, L_0x55f29b92c3f0;  1 drivers
v0x55f29b8b20d0_0 .net "hCarry", 0 0, L_0x55f29b92c210;  1 drivers
v0x55f29b8b21c0_0 .net "hSum", 0 0, L_0x55f29b92c1a0;  1 drivers
v0x55f29b8b22b0_0 .net "sum", 0 0, L_0x55f29b92c280;  1 drivers
v0x55f29b8b2350_0 .net "tCarry", 0 0, L_0x55f29b92c380;  1 drivers
S_0x55f29b8b1140 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8b0ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92c1a0 .functor XOR 1, L_0x55f29b92c460, L_0x55f29b92c590, C4<0>, C4<0>;
L_0x55f29b92c210 .functor AND 1, L_0x55f29b92c460, L_0x55f29b92c590, C4<1>, C4<1>;
v0x55f29b8b13b0_0 .net "a", 0 0, L_0x55f29b92c460;  alias, 1 drivers
v0x55f29b8b1490_0 .net "b", 0 0, L_0x55f29b92c590;  alias, 1 drivers
v0x55f29b8b1550_0 .net "c_out", 0 0, L_0x55f29b92c210;  alias, 1 drivers
v0x55f29b8b1620_0 .net "sum", 0 0, L_0x55f29b92c1a0;  alias, 1 drivers
S_0x55f29b8b1790 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8b0ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92c280 .functor XOR 1, L_0x55f29b92c1a0, L_0x55f29b92c6c0, C4<0>, C4<0>;
L_0x55f29b92c380 .functor AND 1, L_0x55f29b92c1a0, L_0x55f29b92c6c0, C4<1>, C4<1>;
v0x55f29b8b19f0_0 .net "a", 0 0, L_0x55f29b92c1a0;  alias, 1 drivers
v0x55f29b8b1ac0_0 .net "b", 0 0, L_0x55f29b92c6c0;  alias, 1 drivers
v0x55f29b8b1b60_0 .net "c_out", 0 0, L_0x55f29b92c380;  alias, 1 drivers
v0x55f29b8b1c30_0 .net "sum", 0 0, L_0x55f29b92c280;  alias, 1 drivers
S_0x55f29b8b2450 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8af6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92ca40 .functor OR 1, L_0x55f29b92c9d0, L_0x55f29b92c860, C4<0>, C4<0>;
v0x55f29b8b3310_0 .net "a", 0 0, L_0x55f29b92cb50;  1 drivers
v0x55f29b8b33d0_0 .net "b", 0 0, L_0x55f29b92cc80;  1 drivers
v0x55f29b8b34a0_0 .net "c_in", 0 0, L_0x55f29b92cdb0;  1 drivers
v0x55f29b8b35a0_0 .net "c_out", 0 0, L_0x55f29b92ca40;  1 drivers
v0x55f29b8b3640_0 .net "hCarry", 0 0, L_0x55f29b92c860;  1 drivers
v0x55f29b8b3730_0 .net "hSum", 0 0, L_0x55f29b92c7f0;  1 drivers
v0x55f29b8b3820_0 .net "sum", 0 0, L_0x55f29b92c8d0;  1 drivers
v0x55f29b8b38c0_0 .net "tCarry", 0 0, L_0x55f29b92c9d0;  1 drivers
S_0x55f29b8b26d0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8b2450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92c7f0 .functor XOR 1, L_0x55f29b92cb50, L_0x55f29b92cc80, C4<0>, C4<0>;
L_0x55f29b92c860 .functor AND 1, L_0x55f29b92cb50, L_0x55f29b92cc80, C4<1>, C4<1>;
v0x55f29b8b2940_0 .net "a", 0 0, L_0x55f29b92cb50;  alias, 1 drivers
v0x55f29b8b2a00_0 .net "b", 0 0, L_0x55f29b92cc80;  alias, 1 drivers
v0x55f29b8b2ac0_0 .net "c_out", 0 0, L_0x55f29b92c860;  alias, 1 drivers
v0x55f29b8b2b90_0 .net "sum", 0 0, L_0x55f29b92c7f0;  alias, 1 drivers
S_0x55f29b8b2d00 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8b2450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92c8d0 .functor XOR 1, L_0x55f29b92c7f0, L_0x55f29b92cdb0, C4<0>, C4<0>;
L_0x55f29b92c9d0 .functor AND 1, L_0x55f29b92c7f0, L_0x55f29b92cdb0, C4<1>, C4<1>;
v0x55f29b8b2f60_0 .net "a", 0 0, L_0x55f29b92c7f0;  alias, 1 drivers
v0x55f29b8b3030_0 .net "b", 0 0, L_0x55f29b92cdb0;  alias, 1 drivers
v0x55f29b8b30d0_0 .net "c_out", 0 0, L_0x55f29b92c9d0;  alias, 1 drivers
v0x55f29b8b31a0_0 .net "sum", 0 0, L_0x55f29b92c8d0;  alias, 1 drivers
S_0x55f29b8b39c0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8af6d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b92d130 .functor OR 1, L_0x55f29b92d0c0, L_0x55f29b92cf50, C4<0>, C4<0>;
v0x55f29b8b4870_0 .net "a", 0 0, L_0x55f29b92d240;  1 drivers
v0x55f29b8b4930_0 .net "b", 0 0, L_0x55f29b92d400;  1 drivers
v0x55f29b8b4a00_0 .net "c_in", 0 0, L_0x55f29b92d630;  1 drivers
v0x55f29b8b4b00_0 .net "c_out", 0 0, L_0x55f29b92d130;  alias, 1 drivers
v0x55f29b8b4ba0_0 .net "hCarry", 0 0, L_0x55f29b92cf50;  1 drivers
v0x55f29b8b4c90_0 .net "hSum", 0 0, L_0x55f29b92cee0;  1 drivers
v0x55f29b8b4d80_0 .net "sum", 0 0, L_0x55f29b92cfc0;  1 drivers
v0x55f29b8b4e20_0 .net "tCarry", 0 0, L_0x55f29b92d0c0;  1 drivers
S_0x55f29b8b3c10 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8b39c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92cee0 .functor XOR 1, L_0x55f29b92d240, L_0x55f29b92d400, C4<0>, C4<0>;
L_0x55f29b92cf50 .functor AND 1, L_0x55f29b92d240, L_0x55f29b92d400, C4<1>, C4<1>;
v0x55f29b8b3e80_0 .net "a", 0 0, L_0x55f29b92d240;  alias, 1 drivers
v0x55f29b8b3f60_0 .net "b", 0 0, L_0x55f29b92d400;  alias, 1 drivers
v0x55f29b8b4020_0 .net "c_out", 0 0, L_0x55f29b92cf50;  alias, 1 drivers
v0x55f29b8b40f0_0 .net "sum", 0 0, L_0x55f29b92cee0;  alias, 1 drivers
S_0x55f29b8b4260 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8b39c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b92cfc0 .functor XOR 1, L_0x55f29b92cee0, L_0x55f29b92d630, C4<0>, C4<0>;
L_0x55f29b92d0c0 .functor AND 1, L_0x55f29b92cee0, L_0x55f29b92d630, C4<1>, C4<1>;
v0x55f29b8b44c0_0 .net "a", 0 0, L_0x55f29b92cee0;  alias, 1 drivers
v0x55f29b8b4590_0 .net "b", 0 0, L_0x55f29b92d630;  alias, 1 drivers
v0x55f29b8b4630_0 .net "c_out", 0 0, L_0x55f29b92d0c0;  alias, 1 drivers
v0x55f29b8b4700_0 .net "sum", 0 0, L_0x55f29b92cfc0;  alias, 1 drivers
S_0x55f29b8b5ab0 .scope module, "rf" "reg_file" 21 79, 26 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "r_data1"
    .port_info 1 /OUTPUT 32 "r_data2"
    .port_info 2 /INPUT 5 "r_addr1"
    .port_info 3 /INPUT 5 "r_addr2"
    .port_info 4 /INPUT 5 "w_addr"
    .port_info 5 /INPUT 32 "w_data"
    .port_info 6 /INPUT 1 "reg_write_ctrl"
L_0x55f29b919bc0 .functor BUFZ 32, L_0x55f29b9199f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f29b919e90 .functor BUFZ 32, L_0x55f29b919cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f29b8b5d70_0 .net *"_s0", 31 0, L_0x55f29b9199f0;  1 drivers
v0x55f29b8b5e70_0 .net *"_s10", 6 0, L_0x55f29b919d60;  1 drivers
L_0x7f452b3fc2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b8b5f50_0 .net *"_s13", 1 0, L_0x7f452b3fc2a0;  1 drivers
v0x55f29b8b6010_0 .net *"_s2", 6 0, L_0x55f29b919a90;  1 drivers
L_0x7f452b3fc258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b8b60f0_0 .net *"_s5", 1 0, L_0x7f452b3fc258;  1 drivers
v0x55f29b8b6220_0 .net *"_s8", 31 0, L_0x55f29b919cc0;  1 drivers
v0x55f29b8b6300 .array "my_reg_file", 31 0, 31 0;
v0x55f29b8b63c0_0 .net "r_addr1", 4 0, L_0x55f29b918cf0;  alias, 1 drivers
v0x55f29b8b64a0_0 .net "r_addr2", 4 0, L_0x55f29b918de0;  alias, 1 drivers
v0x55f29b8b6580_0 .net "r_data1", 31 0, L_0x55f29b919bc0;  alias, 1 drivers
v0x55f29b8b6640_0 .net "r_data2", 31 0, L_0x55f29b919e90;  alias, 1 drivers
v0x55f29b8b6710_0 .net "reg_write_ctrl", 0 0, v0x55f29b8f2980_0;  alias, 1 drivers
v0x55f29b8b67b0_0 .net "w_addr", 4 0, L_0x55f29b94bf30;  alias, 1 drivers
v0x55f29b8b6890_0 .net "w_data", 31 0, L_0x55f29b94c0c0;  alias, 1 drivers
E_0x55f29b7618d0 .event edge, v0x55f29b7f2700_0, v0x55f29b8b67b0_0, v0x55f29b8b6710_0;
L_0x55f29b9199f0 .array/port v0x55f29b8b6300, L_0x55f29b919a90;
L_0x55f29b919a90 .concat [ 5 2 0 0], L_0x55f29b918cf0, L_0x7f452b3fc258;
L_0x55f29b919cc0 .array/port v0x55f29b8b6300, L_0x55f29b919d60;
L_0x55f29b919d60 .concat [ 5 2 0 0], L_0x55f29b918de0, L_0x7f452b3fc2a0;
S_0x55f29b8b6a30 .scope module, "shft_offset" "LSHF" 21 98, 15 21 0, S_0x55f29b87ff60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "shift_out"
    .port_info 1 /INPUT 32 "shift_in"
v0x55f29b8b6c60_0 .net *"_s0", 33 0, L_0x55f29b91b610;  1 drivers
L_0x7f452b3fc690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b8b6d60_0 .net *"_s3", 1 0, L_0x7f452b3fc690;  1 drivers
v0x55f29b8b6e40_0 .net *"_s6", 31 0, L_0x55f29b91b700;  1 drivers
L_0x7f452b3fc6d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f29b8b6f30_0 .net *"_s8", 1 0, L_0x7f452b3fc6d8;  1 drivers
v0x55f29b8b7010_0 .net "shift_in", 31 0, L_0x55f29b91a260;  alias, 1 drivers
v0x55f29b8b7120_0 .net "shift_out", 31 0, L_0x55f29b91b930;  alias, 1 drivers
v0x55f29b8b71e0_0 .net "shifted", 33 0, L_0x55f29b91b7f0;  1 drivers
L_0x55f29b91b610 .concat [ 32 2 0 0], L_0x55f29b91a260, L_0x7f452b3fc690;
L_0x55f29b91b700 .part L_0x55f29b91b610, 0, 32;
L_0x55f29b91b7f0 .concat [ 2 32 0 0], L_0x7f452b3fc6d8, L_0x55f29b91b700;
L_0x55f29b91b930 .part L_0x55f29b91b7f0, 0, 32;
S_0x55f29b8b9ae0 .scope module, "IF" "stage1" 3 135, 27 21 0, S_0x55f29b835fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "instr_out"
    .port_info 1 /OUTPUT 32 "post_inc_pc"
    .port_info 2 /INPUT 32 "prog_count"
P_0x55f29b8b9c90 .param/l "CARRY_IN" 0 27 26, C4<0>;
P_0x55f29b8b9cd0 .param/l "INC_VAL" 0 27 26, C4<00000000000000000000000000000100>;
v0x55f29b8eac20_0 .net "adder_cout", 0 0, L_0x55f29b918980;  1 drivers
v0x55f29b8eace0_0 .net "instr_out", 31 0, L_0x55f29b906090;  alias, 1 drivers
v0x55f29b8eadb0_0 .net "post_inc_pc", 31 0, L_0x55f29b918290;  alias, 1 drivers
v0x55f29b8eaeb0_0 .net "prog_count", 31 0, v0x55f29b8f1800_0;  alias, 1 drivers
S_0x55f29b8b9ef0 .scope module, "i_mem" "instr_mem" 27 30, 28 21 0, S_0x55f29b8b9ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "inst"
    .port_info 1 /INPUT 32 "read_addr"
v0x55f29b8ba140_0 .net *"_s0", 7 0, L_0x55f29b8f5390;  1 drivers
v0x55f29b8ba240_0 .net *"_s10", 32 0, L_0x55f29b905680;  1 drivers
v0x55f29b8ba320_0 .net *"_s12", 7 0, L_0x55f29b9058b0;  1 drivers
v0x55f29b8ba410_0 .net *"_s14", 32 0, L_0x55f29b905950;  1 drivers
L_0x7f452b3fc0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b8ba4f0_0 .net *"_s17", 0 0, L_0x7f452b3fc0a8;  1 drivers
L_0x7f452b3fc0f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f29b8ba620_0 .net/2u *"_s18", 32 0, L_0x7f452b3fc0f0;  1 drivers
v0x55f29b8ba700_0 .net *"_s2", 7 0, L_0x55f29b8f5450;  1 drivers
v0x55f29b8ba7e0_0 .net *"_s20", 32 0, L_0x55f29b905ab0;  1 drivers
v0x55f29b8ba8c0_0 .net *"_s22", 7 0, L_0x55f29b905c40;  1 drivers
v0x55f29b8ba9a0_0 .net *"_s24", 32 0, L_0x55f29b905d30;  1 drivers
L_0x7f452b3fc138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b8baa80_0 .net *"_s27", 0 0, L_0x7f452b3fc138;  1 drivers
L_0x7f452b3fc180 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f29b8bab60_0 .net/2u *"_s28", 32 0, L_0x7f452b3fc180;  1 drivers
v0x55f29b8bac40_0 .net *"_s30", 32 0, L_0x55f29b905ea0;  1 drivers
v0x55f29b8bad20_0 .net *"_s4", 32 0, L_0x55f29b8f54f0;  1 drivers
L_0x7f452b3fc018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b8bae00_0 .net *"_s7", 0 0, L_0x7f452b3fc018;  1 drivers
L_0x7f452b3fc060 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f29b8baee0_0 .net/2u *"_s8", 32 0, L_0x7f452b3fc060;  1 drivers
v0x55f29b8bafc0_0 .var/i "i", 31 0;
v0x55f29b8bb0a0_0 .net "inst", 31 0, L_0x55f29b906090;  alias, 1 drivers
v0x55f29b8bb180 .array "my_memory", 255 0, 7 0;
v0x55f29b8bb240_0 .net "read_addr", 31 0, v0x55f29b8f1800_0;  alias, 1 drivers
L_0x55f29b8f5390 .array/port v0x55f29b8bb180, v0x55f29b8f1800_0;
L_0x55f29b8f5450 .array/port v0x55f29b8bb180, L_0x55f29b905680;
L_0x55f29b8f54f0 .concat [ 32 1 0 0], v0x55f29b8f1800_0, L_0x7f452b3fc018;
L_0x55f29b905680 .arith/sum 33, L_0x55f29b8f54f0, L_0x7f452b3fc060;
L_0x55f29b9058b0 .array/port v0x55f29b8bb180, L_0x55f29b905ab0;
L_0x55f29b905950 .concat [ 32 1 0 0], v0x55f29b8f1800_0, L_0x7f452b3fc0a8;
L_0x55f29b905ab0 .arith/sum 33, L_0x55f29b905950, L_0x7f452b3fc0f0;
L_0x55f29b905c40 .array/port v0x55f29b8bb180, L_0x55f29b905ea0;
L_0x55f29b905d30 .concat [ 32 1 0 0], v0x55f29b8f1800_0, L_0x7f452b3fc138;
L_0x55f29b905ea0 .arith/sum 33, L_0x55f29b905d30, L_0x7f452b3fc180;
L_0x55f29b906090 .concat [ 8 8 8 8], L_0x55f29b905c40, L_0x55f29b9058b0, L_0x55f29b8f5450, L_0x55f29b8f5390;
S_0x55f29b8bb380 .scope module, "pc_inc" "Adder_32b" 27 32, 17 21 0, S_0x55f29b8b9ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Sum"
    .port_info 1 /OUTPUT 1 "Cout"
    .port_info 2 /INPUT 32 "x"
    .port_info 3 /INPUT 32 "y"
    .port_info 4 /INPUT 1 "Cin"
L_0x7f452b3fc210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f29b8ea660_0 .net "Cin", 0 0, L_0x7f452b3fc210;  1 drivers
v0x55f29b8ea720_0 .net "Cout", 0 0, L_0x55f29b918980;  alias, 1 drivers
v0x55f29b8ea7e0_0 .net "Sum", 31 0, L_0x55f29b918290;  alias, 1 drivers
v0x55f29b8ea8a0_0 .net "cout_add", 7 0, L_0x55f29b918410;  1 drivers
v0x55f29b8ea980_0 .net "x", 31 0, v0x55f29b8f1800_0;  alias, 1 drivers
L_0x7f452b3fc1c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f29b8eaa90_0 .net "y", 31 0, L_0x7f452b3fc1c8;  1 drivers
L_0x55f29b9084e0 .part v0x55f29b8f1800_0, 0, 4;
L_0x55f29b908580 .part L_0x7f452b3fc1c8, 0, 4;
L_0x55f29b90a780 .part v0x55f29b8f1800_0, 4, 4;
L_0x55f29b90a820 .part L_0x7f452b3fc1c8, 4, 4;
L_0x55f29b90a8c0 .part L_0x55f29b918410, 0, 1;
L_0x55f29b90c960 .part v0x55f29b8f1800_0, 8, 4;
L_0x55f29b90ca40 .part L_0x7f452b3fc1c8, 8, 4;
L_0x55f29b90cae0 .part L_0x55f29b918410, 1, 1;
L_0x55f29b90ee90 .part v0x55f29b8f1800_0, 12, 4;
L_0x55f29b90ef30 .part L_0x7f452b3fc1c8, 12, 4;
L_0x55f29b90f060 .part L_0x55f29b918410, 2, 1;
L_0x55f29b911390 .part v0x55f29b8f1800_0, 16, 4;
L_0x55f29b9114a0 .part L_0x7f452b3fc1c8, 16, 4;
L_0x55f29b911540 .part L_0x55f29b918410, 3, 1;
L_0x55f29b913900 .part v0x55f29b8f1800_0, 20, 4;
L_0x55f29b9139a0 .part L_0x7f452b3fc1c8, 20, 4;
L_0x55f29b913ad0 .part L_0x55f29b918410, 4, 1;
L_0x55f29b915e00 .part v0x55f29b8f1800_0, 24, 4;
L_0x55f29b915f40 .part L_0x7f452b3fc1c8, 24, 4;
L_0x55f29b915fe0 .part L_0x55f29b918410, 5, 1;
LS_0x55f29b918290_0_0 .concat8 [ 4 4 4 4], L_0x55f29b907e30, L_0x55f29b90a130, L_0x55f29b90c310, L_0x55f29b90e840;
LS_0x55f29b918290_0_4 .concat8 [ 4 4 4 4], L_0x55f29b910ce0, L_0x55f29b9132b0, L_0x55f29b9157b0, L_0x55f29b917c40;
L_0x55f29b918290 .concat8 [ 16 16 0 0], LS_0x55f29b918290_0_0, LS_0x55f29b918290_0_4;
LS_0x55f29b918410_0_0 .concat8 [ 1 1 1 1], L_0x55f29b907d30, L_0x55f29b90a0c0, L_0x55f29b90c250, L_0x55f29b90e740;
LS_0x55f29b918410_0_4 .concat8 [ 1 1 1 1], L_0x55f29b910be0, L_0x55f29b9131b0, L_0x55f29b9156b0, L_0x55f29b917b40;
L_0x55f29b918410 .concat8 [ 4 4 0 0], LS_0x55f29b918410_0_0, LS_0x55f29b918410_0_4;
L_0x55f29b9185c0 .part v0x55f29b8f1800_0, 28, 4;
L_0x55f29b918660 .part L_0x7f452b3fc1c8, 28, 4;
L_0x55f29b9187d0 .part L_0x55f29b918410, 6, 1;
L_0x55f29b918980 .part L_0x55f29b918410, 7, 1;
S_0x55f29b8bb580 .scope module, "FA1" "FA_4bit" 17 30, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8c0e00_0 .net "a", 3 0, L_0x55f29b9084e0;  1 drivers
v0x55f29b8c0ee0_0 .net "b", 3 0, L_0x55f29b908580;  1 drivers
v0x55f29b8c0fc0_0 .net "c", 3 1, L_0x55f29b907380;  1 drivers
v0x55f29b8c1080_0 .net "c_in", 0 0, L_0x7f452b3fc210;  alias, 1 drivers
v0x55f29b8c1170_0 .net "c_out", 0 0, L_0x55f29b907d30;  1 drivers
v0x55f29b8c1260_0 .net "sum", 3 0, L_0x55f29b907e30;  1 drivers
L_0x55f29b9065b0 .part L_0x55f29b9084e0, 0, 1;
L_0x55f29b9066e0 .part L_0x55f29b908580, 0, 1;
L_0x55f29b906b70 .part L_0x55f29b9084e0, 1, 1;
L_0x55f29b906ca0 .part L_0x55f29b908580, 1, 1;
L_0x55f29b906dd0 .part L_0x55f29b907380, 0, 1;
L_0x55f29b907380 .concat8 [ 1 1 1 0], L_0x55f29b906540, L_0x55f29b906b00, L_0x55f29b9072f0;
L_0x55f29b9075a0 .part L_0x55f29b9084e0, 2, 1;
L_0x55f29b9076d0 .part L_0x55f29b908580, 2, 1;
L_0x55f29b907850 .part L_0x55f29b907380, 1, 1;
L_0x55f29b907e30 .concat8 [ 1 1 1 1], L_0x55f29b906380, L_0x55f29b9068f0, L_0x55f29b907080, L_0x55f29b907ac0;
L_0x55f29b907f30 .part L_0x55f29b9084e0, 3, 1;
L_0x55f29b9080f0 .part L_0x55f29b908580, 3, 1;
L_0x55f29b908320 .part L_0x55f29b907380, 2, 1;
S_0x55f29b8bb800 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8bb580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b906540 .functor OR 1, L_0x55f29b9064d0, L_0x55f29b9062c0, C4<0>, C4<0>;
v0x55f29b8bc720_0 .net "a", 0 0, L_0x55f29b9065b0;  1 drivers
v0x55f29b8bc7e0_0 .net "b", 0 0, L_0x55f29b9066e0;  1 drivers
v0x55f29b8bc8b0_0 .net "c_in", 0 0, L_0x7f452b3fc210;  alias, 1 drivers
v0x55f29b8bc9b0_0 .net "c_out", 0 0, L_0x55f29b906540;  1 drivers
v0x55f29b8bca50_0 .net "hCarry", 0 0, L_0x55f29b9062c0;  1 drivers
v0x55f29b8bcb40_0 .net "hSum", 0 0, L_0x55f29b905720;  1 drivers
v0x55f29b8bcc30_0 .net "sum", 0 0, L_0x55f29b906380;  1 drivers
v0x55f29b8bccd0_0 .net "tCarry", 0 0, L_0x55f29b9064d0;  1 drivers
S_0x55f29b8bbaa0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8bb800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b905720 .functor XOR 1, L_0x55f29b9065b0, L_0x55f29b9066e0, C4<0>, C4<0>;
L_0x55f29b9062c0 .functor AND 1, L_0x55f29b9065b0, L_0x55f29b9066e0, C4<1>, C4<1>;
v0x55f29b8bbd30_0 .net "a", 0 0, L_0x55f29b9065b0;  alias, 1 drivers
v0x55f29b8bbe10_0 .net "b", 0 0, L_0x55f29b9066e0;  alias, 1 drivers
v0x55f29b8bbed0_0 .net "c_out", 0 0, L_0x55f29b9062c0;  alias, 1 drivers
v0x55f29b8bbfa0_0 .net "sum", 0 0, L_0x55f29b905720;  alias, 1 drivers
S_0x55f29b8bc110 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8bb800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b906380 .functor XOR 1, L_0x55f29b905720, L_0x7f452b3fc210, C4<0>, C4<0>;
L_0x55f29b9064d0 .functor AND 1, L_0x55f29b905720, L_0x7f452b3fc210, C4<1>, C4<1>;
v0x55f29b8bc370_0 .net "a", 0 0, L_0x55f29b905720;  alias, 1 drivers
v0x55f29b8bc440_0 .net "b", 0 0, L_0x7f452b3fc210;  alias, 1 drivers
v0x55f29b8bc4e0_0 .net "c_out", 0 0, L_0x55f29b9064d0;  alias, 1 drivers
v0x55f29b8bc5b0_0 .net "sum", 0 0, L_0x55f29b906380;  alias, 1 drivers
S_0x55f29b8bcdd0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8bb580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b906b00 .functor OR 1, L_0x55f29b906a40, L_0x55f29b906880, C4<0>, C4<0>;
v0x55f29b8bdc80_0 .net "a", 0 0, L_0x55f29b906b70;  1 drivers
v0x55f29b8bdd40_0 .net "b", 0 0, L_0x55f29b906ca0;  1 drivers
v0x55f29b8bde10_0 .net "c_in", 0 0, L_0x55f29b906dd0;  1 drivers
v0x55f29b8bdf10_0 .net "c_out", 0 0, L_0x55f29b906b00;  1 drivers
v0x55f29b8bdfb0_0 .net "hCarry", 0 0, L_0x55f29b906880;  1 drivers
v0x55f29b8be0a0_0 .net "hSum", 0 0, L_0x55f29b906810;  1 drivers
v0x55f29b8be190_0 .net "sum", 0 0, L_0x55f29b9068f0;  1 drivers
v0x55f29b8be230_0 .net "tCarry", 0 0, L_0x55f29b906a40;  1 drivers
S_0x55f29b8bd020 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8bcdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b906810 .functor XOR 1, L_0x55f29b906b70, L_0x55f29b906ca0, C4<0>, C4<0>;
L_0x55f29b906880 .functor AND 1, L_0x55f29b906b70, L_0x55f29b906ca0, C4<1>, C4<1>;
v0x55f29b8bd290_0 .net "a", 0 0, L_0x55f29b906b70;  alias, 1 drivers
v0x55f29b8bd370_0 .net "b", 0 0, L_0x55f29b906ca0;  alias, 1 drivers
v0x55f29b8bd430_0 .net "c_out", 0 0, L_0x55f29b906880;  alias, 1 drivers
v0x55f29b8bd500_0 .net "sum", 0 0, L_0x55f29b906810;  alias, 1 drivers
S_0x55f29b8bd670 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8bcdd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9068f0 .functor XOR 1, L_0x55f29b906810, L_0x55f29b906dd0, C4<0>, C4<0>;
L_0x55f29b906a40 .functor AND 1, L_0x55f29b906810, L_0x55f29b906dd0, C4<1>, C4<1>;
v0x55f29b8bd8d0_0 .net "a", 0 0, L_0x55f29b906810;  alias, 1 drivers
v0x55f29b8bd9a0_0 .net "b", 0 0, L_0x55f29b906dd0;  alias, 1 drivers
v0x55f29b8bda40_0 .net "c_out", 0 0, L_0x55f29b906a40;  alias, 1 drivers
v0x55f29b8bdb10_0 .net "sum", 0 0, L_0x55f29b9068f0;  alias, 1 drivers
S_0x55f29b8be330 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8bb580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9072f0 .functor OR 1, L_0x55f29b907210, L_0x55f29b906fc0, C4<0>, C4<0>;
v0x55f29b8bf1f0_0 .net "a", 0 0, L_0x55f29b9075a0;  1 drivers
v0x55f29b8bf2b0_0 .net "b", 0 0, L_0x55f29b9076d0;  1 drivers
v0x55f29b8bf380_0 .net "c_in", 0 0, L_0x55f29b907850;  1 drivers
v0x55f29b8bf480_0 .net "c_out", 0 0, L_0x55f29b9072f0;  1 drivers
v0x55f29b8bf520_0 .net "hCarry", 0 0, L_0x55f29b906fc0;  1 drivers
v0x55f29b8bf610_0 .net "hSum", 0 0, L_0x55f29b906f00;  1 drivers
v0x55f29b8bf700_0 .net "sum", 0 0, L_0x55f29b907080;  1 drivers
v0x55f29b8bf7a0_0 .net "tCarry", 0 0, L_0x55f29b907210;  1 drivers
S_0x55f29b8be5b0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8be330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b906f00 .functor XOR 1, L_0x55f29b9075a0, L_0x55f29b9076d0, C4<0>, C4<0>;
L_0x55f29b906fc0 .functor AND 1, L_0x55f29b9075a0, L_0x55f29b9076d0, C4<1>, C4<1>;
v0x55f29b8be820_0 .net "a", 0 0, L_0x55f29b9075a0;  alias, 1 drivers
v0x55f29b8be8e0_0 .net "b", 0 0, L_0x55f29b9076d0;  alias, 1 drivers
v0x55f29b8be9a0_0 .net "c_out", 0 0, L_0x55f29b906fc0;  alias, 1 drivers
v0x55f29b8bea70_0 .net "sum", 0 0, L_0x55f29b906f00;  alias, 1 drivers
S_0x55f29b8bebe0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8be330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b907080 .functor XOR 1, L_0x55f29b906f00, L_0x55f29b907850, C4<0>, C4<0>;
L_0x55f29b907210 .functor AND 1, L_0x55f29b906f00, L_0x55f29b907850, C4<1>, C4<1>;
v0x55f29b8bee40_0 .net "a", 0 0, L_0x55f29b906f00;  alias, 1 drivers
v0x55f29b8bef10_0 .net "b", 0 0, L_0x55f29b907850;  alias, 1 drivers
v0x55f29b8befb0_0 .net "c_out", 0 0, L_0x55f29b907210;  alias, 1 drivers
v0x55f29b8bf080_0 .net "sum", 0 0, L_0x55f29b907080;  alias, 1 drivers
S_0x55f29b8bf8a0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8bb580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b907d30 .functor OR 1, L_0x55f29b907c50, L_0x55f29b907a30, C4<0>, C4<0>;
v0x55f29b8c0750_0 .net "a", 0 0, L_0x55f29b907f30;  1 drivers
v0x55f29b8c0810_0 .net "b", 0 0, L_0x55f29b9080f0;  1 drivers
v0x55f29b8c08e0_0 .net "c_in", 0 0, L_0x55f29b908320;  1 drivers
v0x55f29b8c09e0_0 .net "c_out", 0 0, L_0x55f29b907d30;  alias, 1 drivers
v0x55f29b8c0a80_0 .net "hCarry", 0 0, L_0x55f29b907a30;  1 drivers
v0x55f29b8c0b70_0 .net "hSum", 0 0, L_0x55f29b907980;  1 drivers
v0x55f29b8c0c60_0 .net "sum", 0 0, L_0x55f29b907ac0;  1 drivers
v0x55f29b8c0d00_0 .net "tCarry", 0 0, L_0x55f29b907c50;  1 drivers
S_0x55f29b8bfaf0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8bf8a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b907980 .functor XOR 1, L_0x55f29b907f30, L_0x55f29b9080f0, C4<0>, C4<0>;
L_0x55f29b907a30 .functor AND 1, L_0x55f29b907f30, L_0x55f29b9080f0, C4<1>, C4<1>;
v0x55f29b8bfd60_0 .net "a", 0 0, L_0x55f29b907f30;  alias, 1 drivers
v0x55f29b8bfe40_0 .net "b", 0 0, L_0x55f29b9080f0;  alias, 1 drivers
v0x55f29b8bff00_0 .net "c_out", 0 0, L_0x55f29b907a30;  alias, 1 drivers
v0x55f29b8bffd0_0 .net "sum", 0 0, L_0x55f29b907980;  alias, 1 drivers
S_0x55f29b8c0140 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8bf8a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b907ac0 .functor XOR 1, L_0x55f29b907980, L_0x55f29b908320, C4<0>, C4<0>;
L_0x55f29b907c50 .functor AND 1, L_0x55f29b907980, L_0x55f29b908320, C4<1>, C4<1>;
v0x55f29b8c03a0_0 .net "a", 0 0, L_0x55f29b907980;  alias, 1 drivers
v0x55f29b8c0470_0 .net "b", 0 0, L_0x55f29b908320;  alias, 1 drivers
v0x55f29b8c0510_0 .net "c_out", 0 0, L_0x55f29b907c50;  alias, 1 drivers
v0x55f29b8c05e0_0 .net "sum", 0 0, L_0x55f29b907ac0;  alias, 1 drivers
S_0x55f29b8c13c0 .scope module, "FA2" "FA_4bit" 17 31, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8c6c10_0 .net "a", 3 0, L_0x55f29b90a780;  1 drivers
v0x55f29b8c6cf0_0 .net "b", 3 0, L_0x55f29b90a820;  1 drivers
v0x55f29b8c6dd0_0 .net "c", 3 1, L_0x55f29b9097f0;  1 drivers
v0x55f29b8c6e90_0 .net "c_in", 0 0, L_0x55f29b90a8c0;  1 drivers
v0x55f29b8c6f80_0 .net "c_out", 0 0, L_0x55f29b90a0c0;  1 drivers
v0x55f29b8c7070_0 .net "sum", 3 0, L_0x55f29b90a130;  1 drivers
L_0x55f29b908a30 .part L_0x55f29b90a780, 0, 1;
L_0x55f29b908b60 .part L_0x55f29b90a820, 0, 1;
L_0x55f29b909010 .part L_0x55f29b90a780, 1, 1;
L_0x55f29b909140 .part L_0x55f29b90a820, 1, 1;
L_0x55f29b909270 .part L_0x55f29b9097f0, 0, 1;
L_0x55f29b9097f0 .concat8 [ 1 1 1 0], L_0x55f29b9089a0, L_0x55f29b908f80, L_0x55f29b909760;
L_0x55f29b909a10 .part L_0x55f29b90a780, 2, 1;
L_0x55f29b909b40 .part L_0x55f29b90a820, 2, 1;
L_0x55f29b909cc0 .part L_0x55f29b9097f0, 1, 1;
L_0x55f29b90a130 .concat8 [ 1 1 1 1], L_0x55f29b908740, L_0x55f29b908db0, L_0x55f29b9094f0, L_0x55f29b909f30;
L_0x55f29b90a1d0 .part L_0x55f29b90a780, 3, 1;
L_0x55f29b90a390 .part L_0x55f29b90a820, 3, 1;
L_0x55f29b90a5c0 .part L_0x55f29b9097f0, 2, 1;
S_0x55f29b8c1630 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8c13c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9089a0 .functor OR 1, L_0x55f29b908880, L_0x55f29b9086b0, C4<0>, C4<0>;
v0x55f29b8c2530_0 .net "a", 0 0, L_0x55f29b908a30;  1 drivers
v0x55f29b8c25f0_0 .net "b", 0 0, L_0x55f29b908b60;  1 drivers
v0x55f29b8c26c0_0 .net "c_in", 0 0, L_0x55f29b90a8c0;  alias, 1 drivers
v0x55f29b8c27c0_0 .net "c_out", 0 0, L_0x55f29b9089a0;  1 drivers
v0x55f29b8c2860_0 .net "hCarry", 0 0, L_0x55f29b9086b0;  1 drivers
v0x55f29b8c2950_0 .net "hSum", 0 0, L_0x55f29b908620;  1 drivers
v0x55f29b8c2a40_0 .net "sum", 0 0, L_0x55f29b908740;  1 drivers
v0x55f29b8c2ae0_0 .net "tCarry", 0 0, L_0x55f29b908880;  1 drivers
S_0x55f29b8c18b0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8c1630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b908620 .functor XOR 1, L_0x55f29b908a30, L_0x55f29b908b60, C4<0>, C4<0>;
L_0x55f29b9086b0 .functor AND 1, L_0x55f29b908a30, L_0x55f29b908b60, C4<1>, C4<1>;
v0x55f29b8c1b40_0 .net "a", 0 0, L_0x55f29b908a30;  alias, 1 drivers
v0x55f29b8c1c20_0 .net "b", 0 0, L_0x55f29b908b60;  alias, 1 drivers
v0x55f29b8c1ce0_0 .net "c_out", 0 0, L_0x55f29b9086b0;  alias, 1 drivers
v0x55f29b8c1db0_0 .net "sum", 0 0, L_0x55f29b908620;  alias, 1 drivers
S_0x55f29b8c1f20 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8c1630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b908740 .functor XOR 1, L_0x55f29b908620, L_0x55f29b90a8c0, C4<0>, C4<0>;
L_0x55f29b908880 .functor AND 1, L_0x55f29b908620, L_0x55f29b90a8c0, C4<1>, C4<1>;
v0x55f29b8c2180_0 .net "a", 0 0, L_0x55f29b908620;  alias, 1 drivers
v0x55f29b8c2250_0 .net "b", 0 0, L_0x55f29b90a8c0;  alias, 1 drivers
v0x55f29b8c22f0_0 .net "c_out", 0 0, L_0x55f29b908880;  alias, 1 drivers
v0x55f29b8c23c0_0 .net "sum", 0 0, L_0x55f29b908740;  alias, 1 drivers
S_0x55f29b8c2be0 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8c13c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b908f80 .functor OR 1, L_0x55f29b908ef0, L_0x55f29b908d20, C4<0>, C4<0>;
v0x55f29b8c3a90_0 .net "a", 0 0, L_0x55f29b909010;  1 drivers
v0x55f29b8c3b50_0 .net "b", 0 0, L_0x55f29b909140;  1 drivers
v0x55f29b8c3c20_0 .net "c_in", 0 0, L_0x55f29b909270;  1 drivers
v0x55f29b8c3d20_0 .net "c_out", 0 0, L_0x55f29b908f80;  1 drivers
v0x55f29b8c3dc0_0 .net "hCarry", 0 0, L_0x55f29b908d20;  1 drivers
v0x55f29b8c3eb0_0 .net "hSum", 0 0, L_0x55f29b908c90;  1 drivers
v0x55f29b8c3fa0_0 .net "sum", 0 0, L_0x55f29b908db0;  1 drivers
v0x55f29b8c4040_0 .net "tCarry", 0 0, L_0x55f29b908ef0;  1 drivers
S_0x55f29b8c2e30 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8c2be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b908c90 .functor XOR 1, L_0x55f29b909010, L_0x55f29b909140, C4<0>, C4<0>;
L_0x55f29b908d20 .functor AND 1, L_0x55f29b909010, L_0x55f29b909140, C4<1>, C4<1>;
v0x55f29b8c30a0_0 .net "a", 0 0, L_0x55f29b909010;  alias, 1 drivers
v0x55f29b8c3180_0 .net "b", 0 0, L_0x55f29b909140;  alias, 1 drivers
v0x55f29b8c3240_0 .net "c_out", 0 0, L_0x55f29b908d20;  alias, 1 drivers
v0x55f29b8c3310_0 .net "sum", 0 0, L_0x55f29b908c90;  alias, 1 drivers
S_0x55f29b8c3480 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8c2be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b908db0 .functor XOR 1, L_0x55f29b908c90, L_0x55f29b909270, C4<0>, C4<0>;
L_0x55f29b908ef0 .functor AND 1, L_0x55f29b908c90, L_0x55f29b909270, C4<1>, C4<1>;
v0x55f29b8c36e0_0 .net "a", 0 0, L_0x55f29b908c90;  alias, 1 drivers
v0x55f29b8c37b0_0 .net "b", 0 0, L_0x55f29b909270;  alias, 1 drivers
v0x55f29b8c3850_0 .net "c_out", 0 0, L_0x55f29b908ef0;  alias, 1 drivers
v0x55f29b8c3920_0 .net "sum", 0 0, L_0x55f29b908db0;  alias, 1 drivers
S_0x55f29b8c4140 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8c13c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b909760 .functor OR 1, L_0x55f29b909680, L_0x55f29b909410, C4<0>, C4<0>;
v0x55f29b8c5000_0 .net "a", 0 0, L_0x55f29b909a10;  1 drivers
v0x55f29b8c50c0_0 .net "b", 0 0, L_0x55f29b909b40;  1 drivers
v0x55f29b8c5190_0 .net "c_in", 0 0, L_0x55f29b909cc0;  1 drivers
v0x55f29b8c5290_0 .net "c_out", 0 0, L_0x55f29b909760;  1 drivers
v0x55f29b8c5330_0 .net "hCarry", 0 0, L_0x55f29b909410;  1 drivers
v0x55f29b8c5420_0 .net "hSum", 0 0, L_0x55f29b9093a0;  1 drivers
v0x55f29b8c5510_0 .net "sum", 0 0, L_0x55f29b9094f0;  1 drivers
v0x55f29b8c55b0_0 .net "tCarry", 0 0, L_0x55f29b909680;  1 drivers
S_0x55f29b8c43c0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8c4140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9093a0 .functor XOR 1, L_0x55f29b909a10, L_0x55f29b909b40, C4<0>, C4<0>;
L_0x55f29b909410 .functor AND 1, L_0x55f29b909a10, L_0x55f29b909b40, C4<1>, C4<1>;
v0x55f29b8c4630_0 .net "a", 0 0, L_0x55f29b909a10;  alias, 1 drivers
v0x55f29b8c46f0_0 .net "b", 0 0, L_0x55f29b909b40;  alias, 1 drivers
v0x55f29b8c47b0_0 .net "c_out", 0 0, L_0x55f29b909410;  alias, 1 drivers
v0x55f29b8c4880_0 .net "sum", 0 0, L_0x55f29b9093a0;  alias, 1 drivers
S_0x55f29b8c49f0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8c4140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9094f0 .functor XOR 1, L_0x55f29b9093a0, L_0x55f29b909cc0, C4<0>, C4<0>;
L_0x55f29b909680 .functor AND 1, L_0x55f29b9093a0, L_0x55f29b909cc0, C4<1>, C4<1>;
v0x55f29b8c4c50_0 .net "a", 0 0, L_0x55f29b9093a0;  alias, 1 drivers
v0x55f29b8c4d20_0 .net "b", 0 0, L_0x55f29b909cc0;  alias, 1 drivers
v0x55f29b8c4dc0_0 .net "c_out", 0 0, L_0x55f29b909680;  alias, 1 drivers
v0x55f29b8c4e90_0 .net "sum", 0 0, L_0x55f29b9094f0;  alias, 1 drivers
S_0x55f29b8c56b0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8c13c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90a0c0 .functor OR 1, L_0x55f29b90a050, L_0x55f29b909ea0, C4<0>, C4<0>;
v0x55f29b8c6560_0 .net "a", 0 0, L_0x55f29b90a1d0;  1 drivers
v0x55f29b8c6620_0 .net "b", 0 0, L_0x55f29b90a390;  1 drivers
v0x55f29b8c66f0_0 .net "c_in", 0 0, L_0x55f29b90a5c0;  1 drivers
v0x55f29b8c67f0_0 .net "c_out", 0 0, L_0x55f29b90a0c0;  alias, 1 drivers
v0x55f29b8c6890_0 .net "hCarry", 0 0, L_0x55f29b909ea0;  1 drivers
v0x55f29b8c6980_0 .net "hSum", 0 0, L_0x55f29b909df0;  1 drivers
v0x55f29b8c6a70_0 .net "sum", 0 0, L_0x55f29b909f30;  1 drivers
v0x55f29b8c6b10_0 .net "tCarry", 0 0, L_0x55f29b90a050;  1 drivers
S_0x55f29b8c5900 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8c56b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b909df0 .functor XOR 1, L_0x55f29b90a1d0, L_0x55f29b90a390, C4<0>, C4<0>;
L_0x55f29b909ea0 .functor AND 1, L_0x55f29b90a1d0, L_0x55f29b90a390, C4<1>, C4<1>;
v0x55f29b8c5b70_0 .net "a", 0 0, L_0x55f29b90a1d0;  alias, 1 drivers
v0x55f29b8c5c50_0 .net "b", 0 0, L_0x55f29b90a390;  alias, 1 drivers
v0x55f29b8c5d10_0 .net "c_out", 0 0, L_0x55f29b909ea0;  alias, 1 drivers
v0x55f29b8c5de0_0 .net "sum", 0 0, L_0x55f29b909df0;  alias, 1 drivers
S_0x55f29b8c5f50 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8c56b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b909f30 .functor XOR 1, L_0x55f29b909df0, L_0x55f29b90a5c0, C4<0>, C4<0>;
L_0x55f29b90a050 .functor AND 1, L_0x55f29b909df0, L_0x55f29b90a5c0, C4<1>, C4<1>;
v0x55f29b8c61b0_0 .net "a", 0 0, L_0x55f29b909df0;  alias, 1 drivers
v0x55f29b8c6280_0 .net "b", 0 0, L_0x55f29b90a5c0;  alias, 1 drivers
v0x55f29b8c6320_0 .net "c_out", 0 0, L_0x55f29b90a050;  alias, 1 drivers
v0x55f29b8c63f0_0 .net "sum", 0 0, L_0x55f29b909f30;  alias, 1 drivers
S_0x55f29b8c71d0 .scope module, "FA3" "FA_4bit" 17 32, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8cca30_0 .net "a", 3 0, L_0x55f29b90c960;  1 drivers
v0x55f29b8ccb10_0 .net "b", 3 0, L_0x55f29b90ca40;  1 drivers
v0x55f29b8ccbf0_0 .net "c", 3 1, L_0x55f29b90b960;  1 drivers
v0x55f29b8cccb0_0 .net "c_in", 0 0, L_0x55f29b90cae0;  1 drivers
v0x55f29b8ccda0_0 .net "c_out", 0 0, L_0x55f29b90c250;  1 drivers
v0x55f29b8cce90_0 .net "sum", 3 0, L_0x55f29b90c310;  1 drivers
L_0x55f29b90acb0 .part L_0x55f29b90c960, 0, 1;
L_0x55f29b90ade0 .part L_0x55f29b90ca40, 0, 1;
L_0x55f29b90b1d0 .part L_0x55f29b90c960, 1, 1;
L_0x55f29b90b300 .part L_0x55f29b90ca40, 1, 1;
L_0x55f29b90b430 .part L_0x55f29b90b960, 0, 1;
L_0x55f29b90b960 .concat8 [ 1 1 1 0], L_0x55f29b90ac40, L_0x55f29b90b160, L_0x55f29b90b8f0;
L_0x55f29b90bb80 .part L_0x55f29b90c960, 2, 1;
L_0x55f29b90bcb0 .part L_0x55f29b90ca40, 2, 1;
L_0x55f29b90be30 .part L_0x55f29b90b960, 1, 1;
L_0x55f29b90c310 .concat8 [ 1 1 1 1], L_0x55f29b90aa40, L_0x55f29b90aff0, L_0x55f29b90b6e0, L_0x55f29b90c040;
L_0x55f29b90c3b0 .part L_0x55f29b90c960, 3, 1;
L_0x55f29b90c570 .part L_0x55f29b90ca40, 3, 1;
L_0x55f29b90c7a0 .part L_0x55f29b90b960, 2, 1;
S_0x55f29b8c7450 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8c71d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90ac40 .functor OR 1, L_0x55f29b90ab40, L_0x55f29b90a9d0, C4<0>, C4<0>;
v0x55f29b8c8350_0 .net "a", 0 0, L_0x55f29b90acb0;  1 drivers
v0x55f29b8c8410_0 .net "b", 0 0, L_0x55f29b90ade0;  1 drivers
v0x55f29b8c84e0_0 .net "c_in", 0 0, L_0x55f29b90cae0;  alias, 1 drivers
v0x55f29b8c85e0_0 .net "c_out", 0 0, L_0x55f29b90ac40;  1 drivers
v0x55f29b8c8680_0 .net "hCarry", 0 0, L_0x55f29b90a9d0;  1 drivers
v0x55f29b8c8770_0 .net "hSum", 0 0, L_0x55f29b90a960;  1 drivers
v0x55f29b8c8860_0 .net "sum", 0 0, L_0x55f29b90aa40;  1 drivers
v0x55f29b8c8900_0 .net "tCarry", 0 0, L_0x55f29b90ab40;  1 drivers
S_0x55f29b8c76d0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8c7450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90a960 .functor XOR 1, L_0x55f29b90acb0, L_0x55f29b90ade0, C4<0>, C4<0>;
L_0x55f29b90a9d0 .functor AND 1, L_0x55f29b90acb0, L_0x55f29b90ade0, C4<1>, C4<1>;
v0x55f29b8c7960_0 .net "a", 0 0, L_0x55f29b90acb0;  alias, 1 drivers
v0x55f29b8c7a40_0 .net "b", 0 0, L_0x55f29b90ade0;  alias, 1 drivers
v0x55f29b8c7b00_0 .net "c_out", 0 0, L_0x55f29b90a9d0;  alias, 1 drivers
v0x55f29b8c7bd0_0 .net "sum", 0 0, L_0x55f29b90a960;  alias, 1 drivers
S_0x55f29b8c7d40 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8c7450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90aa40 .functor XOR 1, L_0x55f29b90a960, L_0x55f29b90cae0, C4<0>, C4<0>;
L_0x55f29b90ab40 .functor AND 1, L_0x55f29b90a960, L_0x55f29b90cae0, C4<1>, C4<1>;
v0x55f29b8c7fa0_0 .net "a", 0 0, L_0x55f29b90a960;  alias, 1 drivers
v0x55f29b8c8070_0 .net "b", 0 0, L_0x55f29b90cae0;  alias, 1 drivers
v0x55f29b8c8110_0 .net "c_out", 0 0, L_0x55f29b90ab40;  alias, 1 drivers
v0x55f29b8c81e0_0 .net "sum", 0 0, L_0x55f29b90aa40;  alias, 1 drivers
S_0x55f29b8c8a00 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8c71d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90b160 .functor OR 1, L_0x55f29b90b0f0, L_0x55f29b90af80, C4<0>, C4<0>;
v0x55f29b8c98b0_0 .net "a", 0 0, L_0x55f29b90b1d0;  1 drivers
v0x55f29b8c9970_0 .net "b", 0 0, L_0x55f29b90b300;  1 drivers
v0x55f29b8c9a40_0 .net "c_in", 0 0, L_0x55f29b90b430;  1 drivers
v0x55f29b8c9b40_0 .net "c_out", 0 0, L_0x55f29b90b160;  1 drivers
v0x55f29b8c9be0_0 .net "hCarry", 0 0, L_0x55f29b90af80;  1 drivers
v0x55f29b8c9cd0_0 .net "hSum", 0 0, L_0x55f29b90af10;  1 drivers
v0x55f29b8c9dc0_0 .net "sum", 0 0, L_0x55f29b90aff0;  1 drivers
v0x55f29b8c9e60_0 .net "tCarry", 0 0, L_0x55f29b90b0f0;  1 drivers
S_0x55f29b8c8c50 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8c8a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90af10 .functor XOR 1, L_0x55f29b90b1d0, L_0x55f29b90b300, C4<0>, C4<0>;
L_0x55f29b90af80 .functor AND 1, L_0x55f29b90b1d0, L_0x55f29b90b300, C4<1>, C4<1>;
v0x55f29b8c8ec0_0 .net "a", 0 0, L_0x55f29b90b1d0;  alias, 1 drivers
v0x55f29b8c8fa0_0 .net "b", 0 0, L_0x55f29b90b300;  alias, 1 drivers
v0x55f29b8c9060_0 .net "c_out", 0 0, L_0x55f29b90af80;  alias, 1 drivers
v0x55f29b8c9130_0 .net "sum", 0 0, L_0x55f29b90af10;  alias, 1 drivers
S_0x55f29b8c92a0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8c8a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90aff0 .functor XOR 1, L_0x55f29b90af10, L_0x55f29b90b430, C4<0>, C4<0>;
L_0x55f29b90b0f0 .functor AND 1, L_0x55f29b90af10, L_0x55f29b90b430, C4<1>, C4<1>;
v0x55f29b8c9500_0 .net "a", 0 0, L_0x55f29b90af10;  alias, 1 drivers
v0x55f29b8c95d0_0 .net "b", 0 0, L_0x55f29b90b430;  alias, 1 drivers
v0x55f29b8c9670_0 .net "c_out", 0 0, L_0x55f29b90b0f0;  alias, 1 drivers
v0x55f29b8c9740_0 .net "sum", 0 0, L_0x55f29b90aff0;  alias, 1 drivers
S_0x55f29b8c9f60 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8c71d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90b8f0 .functor OR 1, L_0x55f29b90b830, L_0x55f29b90b620, C4<0>, C4<0>;
v0x55f29b8cae20_0 .net "a", 0 0, L_0x55f29b90bb80;  1 drivers
v0x55f29b8caee0_0 .net "b", 0 0, L_0x55f29b90bcb0;  1 drivers
v0x55f29b8cafb0_0 .net "c_in", 0 0, L_0x55f29b90be30;  1 drivers
v0x55f29b8cb0b0_0 .net "c_out", 0 0, L_0x55f29b90b8f0;  1 drivers
v0x55f29b8cb150_0 .net "hCarry", 0 0, L_0x55f29b90b620;  1 drivers
v0x55f29b8cb240_0 .net "hSum", 0 0, L_0x55f29b90b560;  1 drivers
v0x55f29b8cb330_0 .net "sum", 0 0, L_0x55f29b90b6e0;  1 drivers
v0x55f29b8cb3d0_0 .net "tCarry", 0 0, L_0x55f29b90b830;  1 drivers
S_0x55f29b8ca1e0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8c9f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90b560 .functor XOR 1, L_0x55f29b90bb80, L_0x55f29b90bcb0, C4<0>, C4<0>;
L_0x55f29b90b620 .functor AND 1, L_0x55f29b90bb80, L_0x55f29b90bcb0, C4<1>, C4<1>;
v0x55f29b8ca450_0 .net "a", 0 0, L_0x55f29b90bb80;  alias, 1 drivers
v0x55f29b8ca510_0 .net "b", 0 0, L_0x55f29b90bcb0;  alias, 1 drivers
v0x55f29b8ca5d0_0 .net "c_out", 0 0, L_0x55f29b90b620;  alias, 1 drivers
v0x55f29b8ca6a0_0 .net "sum", 0 0, L_0x55f29b90b560;  alias, 1 drivers
S_0x55f29b8ca810 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8c9f60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90b6e0 .functor XOR 1, L_0x55f29b90b560, L_0x55f29b90be30, C4<0>, C4<0>;
L_0x55f29b90b830 .functor AND 1, L_0x55f29b90b560, L_0x55f29b90be30, C4<1>, C4<1>;
v0x55f29b8caa70_0 .net "a", 0 0, L_0x55f29b90b560;  alias, 1 drivers
v0x55f29b8cab40_0 .net "b", 0 0, L_0x55f29b90be30;  alias, 1 drivers
v0x55f29b8cabe0_0 .net "c_out", 0 0, L_0x55f29b90b830;  alias, 1 drivers
v0x55f29b8cacb0_0 .net "sum", 0 0, L_0x55f29b90b6e0;  alias, 1 drivers
S_0x55f29b8cb4d0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8c71d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90c250 .functor OR 1, L_0x55f29b90c190, L_0x55f29b90bfd0, C4<0>, C4<0>;
v0x55f29b8cc380_0 .net "a", 0 0, L_0x55f29b90c3b0;  1 drivers
v0x55f29b8cc440_0 .net "b", 0 0, L_0x55f29b90c570;  1 drivers
v0x55f29b8cc510_0 .net "c_in", 0 0, L_0x55f29b90c7a0;  1 drivers
v0x55f29b8cc610_0 .net "c_out", 0 0, L_0x55f29b90c250;  alias, 1 drivers
v0x55f29b8cc6b0_0 .net "hCarry", 0 0, L_0x55f29b90bfd0;  1 drivers
v0x55f29b8cc7a0_0 .net "hSum", 0 0, L_0x55f29b90bf60;  1 drivers
v0x55f29b8cc890_0 .net "sum", 0 0, L_0x55f29b90c040;  1 drivers
v0x55f29b8cc930_0 .net "tCarry", 0 0, L_0x55f29b90c190;  1 drivers
S_0x55f29b8cb720 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90bf60 .functor XOR 1, L_0x55f29b90c3b0, L_0x55f29b90c570, C4<0>, C4<0>;
L_0x55f29b90bfd0 .functor AND 1, L_0x55f29b90c3b0, L_0x55f29b90c570, C4<1>, C4<1>;
v0x55f29b8cb990_0 .net "a", 0 0, L_0x55f29b90c3b0;  alias, 1 drivers
v0x55f29b8cba70_0 .net "b", 0 0, L_0x55f29b90c570;  alias, 1 drivers
v0x55f29b8cbb30_0 .net "c_out", 0 0, L_0x55f29b90bfd0;  alias, 1 drivers
v0x55f29b8cbc00_0 .net "sum", 0 0, L_0x55f29b90bf60;  alias, 1 drivers
S_0x55f29b8cbd70 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8cb4d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90c040 .functor XOR 1, L_0x55f29b90bf60, L_0x55f29b90c7a0, C4<0>, C4<0>;
L_0x55f29b90c190 .functor AND 1, L_0x55f29b90bf60, L_0x55f29b90c7a0, C4<1>, C4<1>;
v0x55f29b8cbfd0_0 .net "a", 0 0, L_0x55f29b90bf60;  alias, 1 drivers
v0x55f29b8cc0a0_0 .net "b", 0 0, L_0x55f29b90c7a0;  alias, 1 drivers
v0x55f29b8cc140_0 .net "c_out", 0 0, L_0x55f29b90c190;  alias, 1 drivers
v0x55f29b8cc210_0 .net "sum", 0 0, L_0x55f29b90c040;  alias, 1 drivers
S_0x55f29b8ccff0 .scope module, "FA4" "FA_4bit" 17 33, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8d2840_0 .net "a", 3 0, L_0x55f29b90ee90;  1 drivers
v0x55f29b8d2920_0 .net "b", 3 0, L_0x55f29b90ef30;  1 drivers
v0x55f29b8d2a00_0 .net "c", 3 1, L_0x55f29b90dd90;  1 drivers
v0x55f29b8d2ac0_0 .net "c_in", 0 0, L_0x55f29b90f060;  1 drivers
v0x55f29b8d2bb0_0 .net "c_out", 0 0, L_0x55f29b90e740;  1 drivers
v0x55f29b8d2ca0_0 .net "sum", 3 0, L_0x55f29b90e840;  1 drivers
L_0x55f29b90cf80 .part L_0x55f29b90ee90, 0, 1;
L_0x55f29b90d0b0 .part L_0x55f29b90ef30, 0, 1;
L_0x55f29b90d560 .part L_0x55f29b90ee90, 1, 1;
L_0x55f29b90d690 .part L_0x55f29b90ef30, 1, 1;
L_0x55f29b90d7c0 .part L_0x55f29b90dd90, 0, 1;
L_0x55f29b90dd90 .concat8 [ 1 1 1 0], L_0x55f29b90cef0, L_0x55f29b90d4d0, L_0x55f29b90dd00;
L_0x55f29b90dfb0 .part L_0x55f29b90ee90, 2, 1;
L_0x55f29b90e0e0 .part L_0x55f29b90ef30, 2, 1;
L_0x55f29b90e260 .part L_0x55f29b90dd90, 1, 1;
L_0x55f29b90e840 .concat8 [ 1 1 1 1], L_0x55f29b90ccb0, L_0x55f29b90d300, L_0x55f29b90da90, L_0x55f29b90e4d0;
L_0x55f29b90e8e0 .part L_0x55f29b90ee90, 3, 1;
L_0x55f29b90eaa0 .part L_0x55f29b90ef30, 3, 1;
L_0x55f29b90ecd0 .part L_0x55f29b90dd90, 2, 1;
S_0x55f29b8cd240 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8ccff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90cef0 .functor OR 1, L_0x55f29b90cdd0, L_0x55f29b90cc40, C4<0>, C4<0>;
v0x55f29b8ce160_0 .net "a", 0 0, L_0x55f29b90cf80;  1 drivers
v0x55f29b8ce220_0 .net "b", 0 0, L_0x55f29b90d0b0;  1 drivers
v0x55f29b8ce2f0_0 .net "c_in", 0 0, L_0x55f29b90f060;  alias, 1 drivers
v0x55f29b8ce3f0_0 .net "c_out", 0 0, L_0x55f29b90cef0;  1 drivers
v0x55f29b8ce490_0 .net "hCarry", 0 0, L_0x55f29b90cc40;  1 drivers
v0x55f29b8ce580_0 .net "hSum", 0 0, L_0x55f29b90cbd0;  1 drivers
v0x55f29b8ce670_0 .net "sum", 0 0, L_0x55f29b90ccb0;  1 drivers
v0x55f29b8ce710_0 .net "tCarry", 0 0, L_0x55f29b90cdd0;  1 drivers
S_0x55f29b8cd4e0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8cd240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90cbd0 .functor XOR 1, L_0x55f29b90cf80, L_0x55f29b90d0b0, C4<0>, C4<0>;
L_0x55f29b90cc40 .functor AND 1, L_0x55f29b90cf80, L_0x55f29b90d0b0, C4<1>, C4<1>;
v0x55f29b8cd770_0 .net "a", 0 0, L_0x55f29b90cf80;  alias, 1 drivers
v0x55f29b8cd850_0 .net "b", 0 0, L_0x55f29b90d0b0;  alias, 1 drivers
v0x55f29b8cd910_0 .net "c_out", 0 0, L_0x55f29b90cc40;  alias, 1 drivers
v0x55f29b8cd9e0_0 .net "sum", 0 0, L_0x55f29b90cbd0;  alias, 1 drivers
S_0x55f29b8cdb50 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8cd240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90ccb0 .functor XOR 1, L_0x55f29b90cbd0, L_0x55f29b90f060, C4<0>, C4<0>;
L_0x55f29b90cdd0 .functor AND 1, L_0x55f29b90cbd0, L_0x55f29b90f060, C4<1>, C4<1>;
v0x55f29b8cddb0_0 .net "a", 0 0, L_0x55f29b90cbd0;  alias, 1 drivers
v0x55f29b8cde80_0 .net "b", 0 0, L_0x55f29b90f060;  alias, 1 drivers
v0x55f29b8cdf20_0 .net "c_out", 0 0, L_0x55f29b90cdd0;  alias, 1 drivers
v0x55f29b8cdff0_0 .net "sum", 0 0, L_0x55f29b90ccb0;  alias, 1 drivers
S_0x55f29b8ce810 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8ccff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90d4d0 .functor OR 1, L_0x55f29b90d440, L_0x55f29b90d270, C4<0>, C4<0>;
v0x55f29b8cf6c0_0 .net "a", 0 0, L_0x55f29b90d560;  1 drivers
v0x55f29b8cf780_0 .net "b", 0 0, L_0x55f29b90d690;  1 drivers
v0x55f29b8cf850_0 .net "c_in", 0 0, L_0x55f29b90d7c0;  1 drivers
v0x55f29b8cf950_0 .net "c_out", 0 0, L_0x55f29b90d4d0;  1 drivers
v0x55f29b8cf9f0_0 .net "hCarry", 0 0, L_0x55f29b90d270;  1 drivers
v0x55f29b8cfae0_0 .net "hSum", 0 0, L_0x55f29b90d1e0;  1 drivers
v0x55f29b8cfbd0_0 .net "sum", 0 0, L_0x55f29b90d300;  1 drivers
v0x55f29b8cfc70_0 .net "tCarry", 0 0, L_0x55f29b90d440;  1 drivers
S_0x55f29b8cea60 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8ce810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90d1e0 .functor XOR 1, L_0x55f29b90d560, L_0x55f29b90d690, C4<0>, C4<0>;
L_0x55f29b90d270 .functor AND 1, L_0x55f29b90d560, L_0x55f29b90d690, C4<1>, C4<1>;
v0x55f29b8cecd0_0 .net "a", 0 0, L_0x55f29b90d560;  alias, 1 drivers
v0x55f29b8cedb0_0 .net "b", 0 0, L_0x55f29b90d690;  alias, 1 drivers
v0x55f29b8cee70_0 .net "c_out", 0 0, L_0x55f29b90d270;  alias, 1 drivers
v0x55f29b8cef40_0 .net "sum", 0 0, L_0x55f29b90d1e0;  alias, 1 drivers
S_0x55f29b8cf0b0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8ce810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90d300 .functor XOR 1, L_0x55f29b90d1e0, L_0x55f29b90d7c0, C4<0>, C4<0>;
L_0x55f29b90d440 .functor AND 1, L_0x55f29b90d1e0, L_0x55f29b90d7c0, C4<1>, C4<1>;
v0x55f29b8cf310_0 .net "a", 0 0, L_0x55f29b90d1e0;  alias, 1 drivers
v0x55f29b8cf3e0_0 .net "b", 0 0, L_0x55f29b90d7c0;  alias, 1 drivers
v0x55f29b8cf480_0 .net "c_out", 0 0, L_0x55f29b90d440;  alias, 1 drivers
v0x55f29b8cf550_0 .net "sum", 0 0, L_0x55f29b90d300;  alias, 1 drivers
S_0x55f29b8cfd70 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8ccff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90dd00 .functor OR 1, L_0x55f29b90dc20, L_0x55f29b90d9b0, C4<0>, C4<0>;
v0x55f29b8d0c30_0 .net "a", 0 0, L_0x55f29b90dfb0;  1 drivers
v0x55f29b8d0cf0_0 .net "b", 0 0, L_0x55f29b90e0e0;  1 drivers
v0x55f29b8d0dc0_0 .net "c_in", 0 0, L_0x55f29b90e260;  1 drivers
v0x55f29b8d0ec0_0 .net "c_out", 0 0, L_0x55f29b90dd00;  1 drivers
v0x55f29b8d0f60_0 .net "hCarry", 0 0, L_0x55f29b90d9b0;  1 drivers
v0x55f29b8d1050_0 .net "hSum", 0 0, L_0x55f29b90d8f0;  1 drivers
v0x55f29b8d1140_0 .net "sum", 0 0, L_0x55f29b90da90;  1 drivers
v0x55f29b8d11e0_0 .net "tCarry", 0 0, L_0x55f29b90dc20;  1 drivers
S_0x55f29b8cfff0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8cfd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90d8f0 .functor XOR 1, L_0x55f29b90dfb0, L_0x55f29b90e0e0, C4<0>, C4<0>;
L_0x55f29b90d9b0 .functor AND 1, L_0x55f29b90dfb0, L_0x55f29b90e0e0, C4<1>, C4<1>;
v0x55f29b8d0260_0 .net "a", 0 0, L_0x55f29b90dfb0;  alias, 1 drivers
v0x55f29b8d0320_0 .net "b", 0 0, L_0x55f29b90e0e0;  alias, 1 drivers
v0x55f29b8d03e0_0 .net "c_out", 0 0, L_0x55f29b90d9b0;  alias, 1 drivers
v0x55f29b8d04b0_0 .net "sum", 0 0, L_0x55f29b90d8f0;  alias, 1 drivers
S_0x55f29b8d0620 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8cfd70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90da90 .functor XOR 1, L_0x55f29b90d8f0, L_0x55f29b90e260, C4<0>, C4<0>;
L_0x55f29b90dc20 .functor AND 1, L_0x55f29b90d8f0, L_0x55f29b90e260, C4<1>, C4<1>;
v0x55f29b8d0880_0 .net "a", 0 0, L_0x55f29b90d8f0;  alias, 1 drivers
v0x55f29b8d0950_0 .net "b", 0 0, L_0x55f29b90e260;  alias, 1 drivers
v0x55f29b8d09f0_0 .net "c_out", 0 0, L_0x55f29b90dc20;  alias, 1 drivers
v0x55f29b8d0ac0_0 .net "sum", 0 0, L_0x55f29b90da90;  alias, 1 drivers
S_0x55f29b8d12e0 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8ccff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90e740 .functor OR 1, L_0x55f29b90e660, L_0x55f29b90e440, C4<0>, C4<0>;
v0x55f29b8d2190_0 .net "a", 0 0, L_0x55f29b90e8e0;  1 drivers
v0x55f29b8d2250_0 .net "b", 0 0, L_0x55f29b90eaa0;  1 drivers
v0x55f29b8d2320_0 .net "c_in", 0 0, L_0x55f29b90ecd0;  1 drivers
v0x55f29b8d2420_0 .net "c_out", 0 0, L_0x55f29b90e740;  alias, 1 drivers
v0x55f29b8d24c0_0 .net "hCarry", 0 0, L_0x55f29b90e440;  1 drivers
v0x55f29b8d25b0_0 .net "hSum", 0 0, L_0x55f29b90e390;  1 drivers
v0x55f29b8d26a0_0 .net "sum", 0 0, L_0x55f29b90e4d0;  1 drivers
v0x55f29b8d2740_0 .net "tCarry", 0 0, L_0x55f29b90e660;  1 drivers
S_0x55f29b8d1530 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8d12e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90e390 .functor XOR 1, L_0x55f29b90e8e0, L_0x55f29b90eaa0, C4<0>, C4<0>;
L_0x55f29b90e440 .functor AND 1, L_0x55f29b90e8e0, L_0x55f29b90eaa0, C4<1>, C4<1>;
v0x55f29b8d17a0_0 .net "a", 0 0, L_0x55f29b90e8e0;  alias, 1 drivers
v0x55f29b8d1880_0 .net "b", 0 0, L_0x55f29b90eaa0;  alias, 1 drivers
v0x55f29b8d1940_0 .net "c_out", 0 0, L_0x55f29b90e440;  alias, 1 drivers
v0x55f29b8d1a10_0 .net "sum", 0 0, L_0x55f29b90e390;  alias, 1 drivers
S_0x55f29b8d1b80 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8d12e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90e4d0 .functor XOR 1, L_0x55f29b90e390, L_0x55f29b90ecd0, C4<0>, C4<0>;
L_0x55f29b90e660 .functor AND 1, L_0x55f29b90e390, L_0x55f29b90ecd0, C4<1>, C4<1>;
v0x55f29b8d1de0_0 .net "a", 0 0, L_0x55f29b90e390;  alias, 1 drivers
v0x55f29b8d1eb0_0 .net "b", 0 0, L_0x55f29b90ecd0;  alias, 1 drivers
v0x55f29b8d1f50_0 .net "c_out", 0 0, L_0x55f29b90e660;  alias, 1 drivers
v0x55f29b8d2020_0 .net "sum", 0 0, L_0x55f29b90e4d0;  alias, 1 drivers
S_0x55f29b8d2e00 .scope module, "FA5" "FA_4bit" 17 34, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8d8670_0 .net "a", 3 0, L_0x55f29b911390;  1 drivers
v0x55f29b8d8750_0 .net "b", 3 0, L_0x55f29b9114a0;  1 drivers
v0x55f29b8d8830_0 .net "c", 3 1, L_0x55f29b910230;  1 drivers
v0x55f29b8d88f0_0 .net "c_in", 0 0, L_0x55f29b911540;  1 drivers
v0x55f29b8d89e0_0 .net "c_out", 0 0, L_0x55f29b910be0;  1 drivers
v0x55f29b8d8ad0_0 .net "sum", 3 0, L_0x55f29b910ce0;  1 drivers
L_0x55f29b90f510 .part L_0x55f29b911390, 0, 1;
L_0x55f29b90f640 .part L_0x55f29b9114a0, 0, 1;
L_0x55f29b90faf0 .part L_0x55f29b911390, 1, 1;
L_0x55f29b90fc20 .part L_0x55f29b9114a0, 1, 1;
L_0x55f29b90fd50 .part L_0x55f29b910230, 0, 1;
L_0x55f29b910230 .concat8 [ 1 1 1 0], L_0x55f29b90f480, L_0x55f29b90fa60, L_0x55f29b9101a0;
L_0x55f29b910450 .part L_0x55f29b911390, 2, 1;
L_0x55f29b910580 .part L_0x55f29b9114a0, 2, 1;
L_0x55f29b910700 .part L_0x55f29b910230, 1, 1;
L_0x55f29b910ce0 .concat8 [ 1 1 1 1], L_0x55f29b90f220, L_0x55f29b90f890, L_0x55f29b90ff80, L_0x55f29b910970;
L_0x55f29b910de0 .part L_0x55f29b911390, 3, 1;
L_0x55f29b910fa0 .part L_0x55f29b9114a0, 3, 1;
L_0x55f29b9111d0 .part L_0x55f29b910230, 2, 1;
S_0x55f29b8d30a0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8d2e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90f480 .functor OR 1, L_0x55f29b90f360, L_0x55f29b90f190, C4<0>, C4<0>;
v0x55f29b8d3f90_0 .net "a", 0 0, L_0x55f29b90f510;  1 drivers
v0x55f29b8d4050_0 .net "b", 0 0, L_0x55f29b90f640;  1 drivers
v0x55f29b8d4120_0 .net "c_in", 0 0, L_0x55f29b911540;  alias, 1 drivers
v0x55f29b8d4220_0 .net "c_out", 0 0, L_0x55f29b90f480;  1 drivers
v0x55f29b8d42c0_0 .net "hCarry", 0 0, L_0x55f29b90f190;  1 drivers
v0x55f29b8d43b0_0 .net "hSum", 0 0, L_0x55f29b90f100;  1 drivers
v0x55f29b8d44a0_0 .net "sum", 0 0, L_0x55f29b90f220;  1 drivers
v0x55f29b8d4540_0 .net "tCarry", 0 0, L_0x55f29b90f360;  1 drivers
S_0x55f29b8d3310 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8d30a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90f100 .functor XOR 1, L_0x55f29b90f510, L_0x55f29b90f640, C4<0>, C4<0>;
L_0x55f29b90f190 .functor AND 1, L_0x55f29b90f510, L_0x55f29b90f640, C4<1>, C4<1>;
v0x55f29b8d35a0_0 .net "a", 0 0, L_0x55f29b90f510;  alias, 1 drivers
v0x55f29b8d3680_0 .net "b", 0 0, L_0x55f29b90f640;  alias, 1 drivers
v0x55f29b8d3740_0 .net "c_out", 0 0, L_0x55f29b90f190;  alias, 1 drivers
v0x55f29b8d3810_0 .net "sum", 0 0, L_0x55f29b90f100;  alias, 1 drivers
S_0x55f29b8d3980 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8d30a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90f220 .functor XOR 1, L_0x55f29b90f100, L_0x55f29b911540, C4<0>, C4<0>;
L_0x55f29b90f360 .functor AND 1, L_0x55f29b90f100, L_0x55f29b911540, C4<1>, C4<1>;
v0x55f29b8d3be0_0 .net "a", 0 0, L_0x55f29b90f100;  alias, 1 drivers
v0x55f29b8d3cb0_0 .net "b", 0 0, L_0x55f29b911540;  alias, 1 drivers
v0x55f29b8d3d50_0 .net "c_out", 0 0, L_0x55f29b90f360;  alias, 1 drivers
v0x55f29b8d3e20_0 .net "sum", 0 0, L_0x55f29b90f220;  alias, 1 drivers
S_0x55f29b8d4640 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8d2e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b90fa60 .functor OR 1, L_0x55f29b90f9d0, L_0x55f29b90f800, C4<0>, C4<0>;
v0x55f29b8d54f0_0 .net "a", 0 0, L_0x55f29b90faf0;  1 drivers
v0x55f29b8d55b0_0 .net "b", 0 0, L_0x55f29b90fc20;  1 drivers
v0x55f29b8d5680_0 .net "c_in", 0 0, L_0x55f29b90fd50;  1 drivers
v0x55f29b8d5780_0 .net "c_out", 0 0, L_0x55f29b90fa60;  1 drivers
v0x55f29b8d5820_0 .net "hCarry", 0 0, L_0x55f29b90f800;  1 drivers
v0x55f29b8d5910_0 .net "hSum", 0 0, L_0x55f29b90f770;  1 drivers
v0x55f29b8d5a00_0 .net "sum", 0 0, L_0x55f29b90f890;  1 drivers
v0x55f29b8d5aa0_0 .net "tCarry", 0 0, L_0x55f29b90f9d0;  1 drivers
S_0x55f29b8d4890 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8d4640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90f770 .functor XOR 1, L_0x55f29b90faf0, L_0x55f29b90fc20, C4<0>, C4<0>;
L_0x55f29b90f800 .functor AND 1, L_0x55f29b90faf0, L_0x55f29b90fc20, C4<1>, C4<1>;
v0x55f29b8d4b00_0 .net "a", 0 0, L_0x55f29b90faf0;  alias, 1 drivers
v0x55f29b8d4be0_0 .net "b", 0 0, L_0x55f29b90fc20;  alias, 1 drivers
v0x55f29b8d4ca0_0 .net "c_out", 0 0, L_0x55f29b90f800;  alias, 1 drivers
v0x55f29b8d4d70_0 .net "sum", 0 0, L_0x55f29b90f770;  alias, 1 drivers
S_0x55f29b8d4ee0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8d4640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90f890 .functor XOR 1, L_0x55f29b90f770, L_0x55f29b90fd50, C4<0>, C4<0>;
L_0x55f29b90f9d0 .functor AND 1, L_0x55f29b90f770, L_0x55f29b90fd50, C4<1>, C4<1>;
v0x55f29b8d5140_0 .net "a", 0 0, L_0x55f29b90f770;  alias, 1 drivers
v0x55f29b8d5210_0 .net "b", 0 0, L_0x55f29b90fd50;  alias, 1 drivers
v0x55f29b8d52b0_0 .net "c_out", 0 0, L_0x55f29b90f9d0;  alias, 1 drivers
v0x55f29b8d5380_0 .net "sum", 0 0, L_0x55f29b90f890;  alias, 1 drivers
S_0x55f29b8d5ba0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8d2e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9101a0 .functor OR 1, L_0x55f29b9100c0, L_0x55f29b90fef0, C4<0>, C4<0>;
v0x55f29b8d6a60_0 .net "a", 0 0, L_0x55f29b910450;  1 drivers
v0x55f29b8d6b20_0 .net "b", 0 0, L_0x55f29b910580;  1 drivers
v0x55f29b8d6bf0_0 .net "c_in", 0 0, L_0x55f29b910700;  1 drivers
v0x55f29b8d6cf0_0 .net "c_out", 0 0, L_0x55f29b9101a0;  1 drivers
v0x55f29b8d6d90_0 .net "hCarry", 0 0, L_0x55f29b90fef0;  1 drivers
v0x55f29b8d6e80_0 .net "hSum", 0 0, L_0x55f29b90fe80;  1 drivers
v0x55f29b8d6f70_0 .net "sum", 0 0, L_0x55f29b90ff80;  1 drivers
v0x55f29b8d7010_0 .net "tCarry", 0 0, L_0x55f29b9100c0;  1 drivers
S_0x55f29b8d5e20 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8d5ba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90fe80 .functor XOR 1, L_0x55f29b910450, L_0x55f29b910580, C4<0>, C4<0>;
L_0x55f29b90fef0 .functor AND 1, L_0x55f29b910450, L_0x55f29b910580, C4<1>, C4<1>;
v0x55f29b8d6090_0 .net "a", 0 0, L_0x55f29b910450;  alias, 1 drivers
v0x55f29b8d6150_0 .net "b", 0 0, L_0x55f29b910580;  alias, 1 drivers
v0x55f29b8d6210_0 .net "c_out", 0 0, L_0x55f29b90fef0;  alias, 1 drivers
v0x55f29b8d62e0_0 .net "sum", 0 0, L_0x55f29b90fe80;  alias, 1 drivers
S_0x55f29b8d6450 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8d5ba0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b90ff80 .functor XOR 1, L_0x55f29b90fe80, L_0x55f29b910700, C4<0>, C4<0>;
L_0x55f29b9100c0 .functor AND 1, L_0x55f29b90fe80, L_0x55f29b910700, C4<1>, C4<1>;
v0x55f29b8d66b0_0 .net "a", 0 0, L_0x55f29b90fe80;  alias, 1 drivers
v0x55f29b8d6780_0 .net "b", 0 0, L_0x55f29b910700;  alias, 1 drivers
v0x55f29b8d6820_0 .net "c_out", 0 0, L_0x55f29b9100c0;  alias, 1 drivers
v0x55f29b8d68f0_0 .net "sum", 0 0, L_0x55f29b90ff80;  alias, 1 drivers
S_0x55f29b8d7110 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8d2e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b910be0 .functor OR 1, L_0x55f29b910b00, L_0x55f29b9108e0, C4<0>, C4<0>;
v0x55f29b8d7fc0_0 .net "a", 0 0, L_0x55f29b910de0;  1 drivers
v0x55f29b8d8080_0 .net "b", 0 0, L_0x55f29b910fa0;  1 drivers
v0x55f29b8d8150_0 .net "c_in", 0 0, L_0x55f29b9111d0;  1 drivers
v0x55f29b8d8250_0 .net "c_out", 0 0, L_0x55f29b910be0;  alias, 1 drivers
v0x55f29b8d82f0_0 .net "hCarry", 0 0, L_0x55f29b9108e0;  1 drivers
v0x55f29b8d83e0_0 .net "hSum", 0 0, L_0x55f29b910830;  1 drivers
v0x55f29b8d84d0_0 .net "sum", 0 0, L_0x55f29b910970;  1 drivers
v0x55f29b8d8570_0 .net "tCarry", 0 0, L_0x55f29b910b00;  1 drivers
S_0x55f29b8d7360 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8d7110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b910830 .functor XOR 1, L_0x55f29b910de0, L_0x55f29b910fa0, C4<0>, C4<0>;
L_0x55f29b9108e0 .functor AND 1, L_0x55f29b910de0, L_0x55f29b910fa0, C4<1>, C4<1>;
v0x55f29b8d75d0_0 .net "a", 0 0, L_0x55f29b910de0;  alias, 1 drivers
v0x55f29b8d76b0_0 .net "b", 0 0, L_0x55f29b910fa0;  alias, 1 drivers
v0x55f29b8d7770_0 .net "c_out", 0 0, L_0x55f29b9108e0;  alias, 1 drivers
v0x55f29b8d7840_0 .net "sum", 0 0, L_0x55f29b910830;  alias, 1 drivers
S_0x55f29b8d79b0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8d7110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b910970 .functor XOR 1, L_0x55f29b910830, L_0x55f29b9111d0, C4<0>, C4<0>;
L_0x55f29b910b00 .functor AND 1, L_0x55f29b910830, L_0x55f29b9111d0, C4<1>, C4<1>;
v0x55f29b8d7c10_0 .net "a", 0 0, L_0x55f29b910830;  alias, 1 drivers
v0x55f29b8d7ce0_0 .net "b", 0 0, L_0x55f29b9111d0;  alias, 1 drivers
v0x55f29b8d7d80_0 .net "c_out", 0 0, L_0x55f29b910b00;  alias, 1 drivers
v0x55f29b8d7e50_0 .net "sum", 0 0, L_0x55f29b910970;  alias, 1 drivers
S_0x55f29b8d8c30 .scope module, "FA6" "FA_4bit" 17 35, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8de480_0 .net "a", 3 0, L_0x55f29b913900;  1 drivers
v0x55f29b8de560_0 .net "b", 3 0, L_0x55f29b9139a0;  1 drivers
v0x55f29b8de640_0 .net "c", 3 1, L_0x55f29b912800;  1 drivers
v0x55f29b8de700_0 .net "c_in", 0 0, L_0x55f29b913ad0;  1 drivers
v0x55f29b8de7f0_0 .net "c_out", 0 0, L_0x55f29b9131b0;  1 drivers
v0x55f29b8de8e0_0 .net "sum", 3 0, L_0x55f29b9132b0;  1 drivers
L_0x55f29b911a90 .part L_0x55f29b913900, 0, 1;
L_0x55f29b911bc0 .part L_0x55f29b9139a0, 0, 1;
L_0x55f29b912070 .part L_0x55f29b913900, 1, 1;
L_0x55f29b9121a0 .part L_0x55f29b9139a0, 1, 1;
L_0x55f29b9122d0 .part L_0x55f29b912800, 0, 1;
L_0x55f29b912800 .concat8 [ 1 1 1 0], L_0x55f29b911a00, L_0x55f29b911fe0, L_0x55f29b912770;
L_0x55f29b912a20 .part L_0x55f29b913900, 2, 1;
L_0x55f29b912b50 .part L_0x55f29b9139a0, 2, 1;
L_0x55f29b912cd0 .part L_0x55f29b912800, 1, 1;
L_0x55f29b9132b0 .concat8 [ 1 1 1 1], L_0x55f29b9117a0, L_0x55f29b911e10, L_0x55f29b912500, L_0x55f29b912f40;
L_0x55f29b913350 .part L_0x55f29b913900, 3, 1;
L_0x55f29b913510 .part L_0x55f29b9139a0, 3, 1;
L_0x55f29b913740 .part L_0x55f29b912800, 2, 1;
S_0x55f29b8d8e80 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8d8c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b911a00 .functor OR 1, L_0x55f29b9118e0, L_0x55f29b911710, C4<0>, C4<0>;
v0x55f29b8d9da0_0 .net "a", 0 0, L_0x55f29b911a90;  1 drivers
v0x55f29b8d9e60_0 .net "b", 0 0, L_0x55f29b911bc0;  1 drivers
v0x55f29b8d9f30_0 .net "c_in", 0 0, L_0x55f29b913ad0;  alias, 1 drivers
v0x55f29b8da030_0 .net "c_out", 0 0, L_0x55f29b911a00;  1 drivers
v0x55f29b8da0d0_0 .net "hCarry", 0 0, L_0x55f29b911710;  1 drivers
v0x55f29b8da1c0_0 .net "hSum", 0 0, L_0x55f29b911430;  1 drivers
v0x55f29b8da2b0_0 .net "sum", 0 0, L_0x55f29b9117a0;  1 drivers
v0x55f29b8da350_0 .net "tCarry", 0 0, L_0x55f29b9118e0;  1 drivers
S_0x55f29b8d9120 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8d8e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b911430 .functor XOR 1, L_0x55f29b911a90, L_0x55f29b911bc0, C4<0>, C4<0>;
L_0x55f29b911710 .functor AND 1, L_0x55f29b911a90, L_0x55f29b911bc0, C4<1>, C4<1>;
v0x55f29b8d93b0_0 .net "a", 0 0, L_0x55f29b911a90;  alias, 1 drivers
v0x55f29b8d9490_0 .net "b", 0 0, L_0x55f29b911bc0;  alias, 1 drivers
v0x55f29b8d9550_0 .net "c_out", 0 0, L_0x55f29b911710;  alias, 1 drivers
v0x55f29b8d9620_0 .net "sum", 0 0, L_0x55f29b911430;  alias, 1 drivers
S_0x55f29b8d9790 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8d8e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9117a0 .functor XOR 1, L_0x55f29b911430, L_0x55f29b913ad0, C4<0>, C4<0>;
L_0x55f29b9118e0 .functor AND 1, L_0x55f29b911430, L_0x55f29b913ad0, C4<1>, C4<1>;
v0x55f29b8d99f0_0 .net "a", 0 0, L_0x55f29b911430;  alias, 1 drivers
v0x55f29b8d9ac0_0 .net "b", 0 0, L_0x55f29b913ad0;  alias, 1 drivers
v0x55f29b8d9b60_0 .net "c_out", 0 0, L_0x55f29b9118e0;  alias, 1 drivers
v0x55f29b8d9c30_0 .net "sum", 0 0, L_0x55f29b9117a0;  alias, 1 drivers
S_0x55f29b8da450 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8d8c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b911fe0 .functor OR 1, L_0x55f29b911f50, L_0x55f29b911d80, C4<0>, C4<0>;
v0x55f29b8db300_0 .net "a", 0 0, L_0x55f29b912070;  1 drivers
v0x55f29b8db3c0_0 .net "b", 0 0, L_0x55f29b9121a0;  1 drivers
v0x55f29b8db490_0 .net "c_in", 0 0, L_0x55f29b9122d0;  1 drivers
v0x55f29b8db590_0 .net "c_out", 0 0, L_0x55f29b911fe0;  1 drivers
v0x55f29b8db630_0 .net "hCarry", 0 0, L_0x55f29b911d80;  1 drivers
v0x55f29b8db720_0 .net "hSum", 0 0, L_0x55f29b911cf0;  1 drivers
v0x55f29b8db810_0 .net "sum", 0 0, L_0x55f29b911e10;  1 drivers
v0x55f29b8db8b0_0 .net "tCarry", 0 0, L_0x55f29b911f50;  1 drivers
S_0x55f29b8da6a0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8da450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b911cf0 .functor XOR 1, L_0x55f29b912070, L_0x55f29b9121a0, C4<0>, C4<0>;
L_0x55f29b911d80 .functor AND 1, L_0x55f29b912070, L_0x55f29b9121a0, C4<1>, C4<1>;
v0x55f29b8da910_0 .net "a", 0 0, L_0x55f29b912070;  alias, 1 drivers
v0x55f29b8da9f0_0 .net "b", 0 0, L_0x55f29b9121a0;  alias, 1 drivers
v0x55f29b8daab0_0 .net "c_out", 0 0, L_0x55f29b911d80;  alias, 1 drivers
v0x55f29b8dab80_0 .net "sum", 0 0, L_0x55f29b911cf0;  alias, 1 drivers
S_0x55f29b8dacf0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8da450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b911e10 .functor XOR 1, L_0x55f29b911cf0, L_0x55f29b9122d0, C4<0>, C4<0>;
L_0x55f29b911f50 .functor AND 1, L_0x55f29b911cf0, L_0x55f29b9122d0, C4<1>, C4<1>;
v0x55f29b8daf50_0 .net "a", 0 0, L_0x55f29b911cf0;  alias, 1 drivers
v0x55f29b8db020_0 .net "b", 0 0, L_0x55f29b9122d0;  alias, 1 drivers
v0x55f29b8db0c0_0 .net "c_out", 0 0, L_0x55f29b911f50;  alias, 1 drivers
v0x55f29b8db190_0 .net "sum", 0 0, L_0x55f29b911e10;  alias, 1 drivers
S_0x55f29b8db9b0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8d8c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b912770 .functor OR 1, L_0x55f29b912690, L_0x55f29b912470, C4<0>, C4<0>;
v0x55f29b8dc870_0 .net "a", 0 0, L_0x55f29b912a20;  1 drivers
v0x55f29b8dc930_0 .net "b", 0 0, L_0x55f29b912b50;  1 drivers
v0x55f29b8dca00_0 .net "c_in", 0 0, L_0x55f29b912cd0;  1 drivers
v0x55f29b8dcb00_0 .net "c_out", 0 0, L_0x55f29b912770;  1 drivers
v0x55f29b8dcba0_0 .net "hCarry", 0 0, L_0x55f29b912470;  1 drivers
v0x55f29b8dcc90_0 .net "hSum", 0 0, L_0x55f29b912400;  1 drivers
v0x55f29b8dcd80_0 .net "sum", 0 0, L_0x55f29b912500;  1 drivers
v0x55f29b8dce20_0 .net "tCarry", 0 0, L_0x55f29b912690;  1 drivers
S_0x55f29b8dbc30 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8db9b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b912400 .functor XOR 1, L_0x55f29b912a20, L_0x55f29b912b50, C4<0>, C4<0>;
L_0x55f29b912470 .functor AND 1, L_0x55f29b912a20, L_0x55f29b912b50, C4<1>, C4<1>;
v0x55f29b8dbea0_0 .net "a", 0 0, L_0x55f29b912a20;  alias, 1 drivers
v0x55f29b8dbf60_0 .net "b", 0 0, L_0x55f29b912b50;  alias, 1 drivers
v0x55f29b8dc020_0 .net "c_out", 0 0, L_0x55f29b912470;  alias, 1 drivers
v0x55f29b8dc0f0_0 .net "sum", 0 0, L_0x55f29b912400;  alias, 1 drivers
S_0x55f29b8dc260 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8db9b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b912500 .functor XOR 1, L_0x55f29b912400, L_0x55f29b912cd0, C4<0>, C4<0>;
L_0x55f29b912690 .functor AND 1, L_0x55f29b912400, L_0x55f29b912cd0, C4<1>, C4<1>;
v0x55f29b8dc4c0_0 .net "a", 0 0, L_0x55f29b912400;  alias, 1 drivers
v0x55f29b8dc590_0 .net "b", 0 0, L_0x55f29b912cd0;  alias, 1 drivers
v0x55f29b8dc630_0 .net "c_out", 0 0, L_0x55f29b912690;  alias, 1 drivers
v0x55f29b8dc700_0 .net "sum", 0 0, L_0x55f29b912500;  alias, 1 drivers
S_0x55f29b8dcf20 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8d8c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9131b0 .functor OR 1, L_0x55f29b9130d0, L_0x55f29b912eb0, C4<0>, C4<0>;
v0x55f29b8dddd0_0 .net "a", 0 0, L_0x55f29b913350;  1 drivers
v0x55f29b8dde90_0 .net "b", 0 0, L_0x55f29b913510;  1 drivers
v0x55f29b8ddf60_0 .net "c_in", 0 0, L_0x55f29b913740;  1 drivers
v0x55f29b8de060_0 .net "c_out", 0 0, L_0x55f29b9131b0;  alias, 1 drivers
v0x55f29b8de100_0 .net "hCarry", 0 0, L_0x55f29b912eb0;  1 drivers
v0x55f29b8de1f0_0 .net "hSum", 0 0, L_0x55f29b912e00;  1 drivers
v0x55f29b8de2e0_0 .net "sum", 0 0, L_0x55f29b912f40;  1 drivers
v0x55f29b8de380_0 .net "tCarry", 0 0, L_0x55f29b9130d0;  1 drivers
S_0x55f29b8dd170 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8dcf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b912e00 .functor XOR 1, L_0x55f29b913350, L_0x55f29b913510, C4<0>, C4<0>;
L_0x55f29b912eb0 .functor AND 1, L_0x55f29b913350, L_0x55f29b913510, C4<1>, C4<1>;
v0x55f29b8dd3e0_0 .net "a", 0 0, L_0x55f29b913350;  alias, 1 drivers
v0x55f29b8dd4c0_0 .net "b", 0 0, L_0x55f29b913510;  alias, 1 drivers
v0x55f29b8dd580_0 .net "c_out", 0 0, L_0x55f29b912eb0;  alias, 1 drivers
v0x55f29b8dd650_0 .net "sum", 0 0, L_0x55f29b912e00;  alias, 1 drivers
S_0x55f29b8dd7c0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8dcf20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b912f40 .functor XOR 1, L_0x55f29b912e00, L_0x55f29b913740, C4<0>, C4<0>;
L_0x55f29b9130d0 .functor AND 1, L_0x55f29b912e00, L_0x55f29b913740, C4<1>, C4<1>;
v0x55f29b8dda20_0 .net "a", 0 0, L_0x55f29b912e00;  alias, 1 drivers
v0x55f29b8ddaf0_0 .net "b", 0 0, L_0x55f29b913740;  alias, 1 drivers
v0x55f29b8ddb90_0 .net "c_out", 0 0, L_0x55f29b9130d0;  alias, 1 drivers
v0x55f29b8ddc60_0 .net "sum", 0 0, L_0x55f29b912f40;  alias, 1 drivers
S_0x55f29b8dea40 .scope module, "FA7" "FA_4bit" 17 36, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8e4290_0 .net "a", 3 0, L_0x55f29b915e00;  1 drivers
v0x55f29b8e4370_0 .net "b", 3 0, L_0x55f29b915f40;  1 drivers
v0x55f29b8e4450_0 .net "c", 3 1, L_0x55f29b914d40;  1 drivers
v0x55f29b8e4510_0 .net "c_in", 0 0, L_0x55f29b915fe0;  1 drivers
v0x55f29b8e4600_0 .net "c_out", 0 0, L_0x55f29b9156b0;  1 drivers
v0x55f29b8e46f0_0 .net "sum", 3 0, L_0x55f29b9157b0;  1 drivers
L_0x55f29b913f80 .part L_0x55f29b915e00, 0, 1;
L_0x55f29b9140b0 .part L_0x55f29b915f40, 0, 1;
L_0x55f29b914560 .part L_0x55f29b915e00, 1, 1;
L_0x55f29b914690 .part L_0x55f29b915f40, 1, 1;
L_0x55f29b9147c0 .part L_0x55f29b914d40, 0, 1;
L_0x55f29b914d40 .concat8 [ 1 1 1 0], L_0x55f29b913ef0, L_0x55f29b9144d0, L_0x55f29b914cb0;
L_0x55f29b914f20 .part L_0x55f29b915e00, 2, 1;
L_0x55f29b915050 .part L_0x55f29b915f40, 2, 1;
L_0x55f29b9151d0 .part L_0x55f29b914d40, 1, 1;
L_0x55f29b9157b0 .concat8 [ 1 1 1 1], L_0x55f29b913c90, L_0x55f29b914300, L_0x55f29b914a40, L_0x55f29b915440;
L_0x55f29b915850 .part L_0x55f29b915e00, 3, 1;
L_0x55f29b915a10 .part L_0x55f29b915f40, 3, 1;
L_0x55f29b915c40 .part L_0x55f29b914d40, 2, 1;
S_0x55f29b8dec90 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8dea40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b913ef0 .functor OR 1, L_0x55f29b913dd0, L_0x55f29b913c00, C4<0>, C4<0>;
v0x55f29b8dfbb0_0 .net "a", 0 0, L_0x55f29b913f80;  1 drivers
v0x55f29b8dfc70_0 .net "b", 0 0, L_0x55f29b9140b0;  1 drivers
v0x55f29b8dfd40_0 .net "c_in", 0 0, L_0x55f29b915fe0;  alias, 1 drivers
v0x55f29b8dfe40_0 .net "c_out", 0 0, L_0x55f29b913ef0;  1 drivers
v0x55f29b8dfee0_0 .net "hCarry", 0 0, L_0x55f29b913c00;  1 drivers
v0x55f29b8dffd0_0 .net "hSum", 0 0, L_0x55f29b913b70;  1 drivers
v0x55f29b8e00c0_0 .net "sum", 0 0, L_0x55f29b913c90;  1 drivers
v0x55f29b8e0160_0 .net "tCarry", 0 0, L_0x55f29b913dd0;  1 drivers
S_0x55f29b8def30 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8dec90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b913b70 .functor XOR 1, L_0x55f29b913f80, L_0x55f29b9140b0, C4<0>, C4<0>;
L_0x55f29b913c00 .functor AND 1, L_0x55f29b913f80, L_0x55f29b9140b0, C4<1>, C4<1>;
v0x55f29b8df1c0_0 .net "a", 0 0, L_0x55f29b913f80;  alias, 1 drivers
v0x55f29b8df2a0_0 .net "b", 0 0, L_0x55f29b9140b0;  alias, 1 drivers
v0x55f29b8df360_0 .net "c_out", 0 0, L_0x55f29b913c00;  alias, 1 drivers
v0x55f29b8df430_0 .net "sum", 0 0, L_0x55f29b913b70;  alias, 1 drivers
S_0x55f29b8df5a0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8dec90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b913c90 .functor XOR 1, L_0x55f29b913b70, L_0x55f29b915fe0, C4<0>, C4<0>;
L_0x55f29b913dd0 .functor AND 1, L_0x55f29b913b70, L_0x55f29b915fe0, C4<1>, C4<1>;
v0x55f29b8df800_0 .net "a", 0 0, L_0x55f29b913b70;  alias, 1 drivers
v0x55f29b8df8d0_0 .net "b", 0 0, L_0x55f29b915fe0;  alias, 1 drivers
v0x55f29b8df970_0 .net "c_out", 0 0, L_0x55f29b913dd0;  alias, 1 drivers
v0x55f29b8dfa40_0 .net "sum", 0 0, L_0x55f29b913c90;  alias, 1 drivers
S_0x55f29b8e0260 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8dea40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9144d0 .functor OR 1, L_0x55f29b914440, L_0x55f29b914270, C4<0>, C4<0>;
v0x55f29b8e1110_0 .net "a", 0 0, L_0x55f29b914560;  1 drivers
v0x55f29b8e11d0_0 .net "b", 0 0, L_0x55f29b914690;  1 drivers
v0x55f29b8e12a0_0 .net "c_in", 0 0, L_0x55f29b9147c0;  1 drivers
v0x55f29b8e13a0_0 .net "c_out", 0 0, L_0x55f29b9144d0;  1 drivers
v0x55f29b8e1440_0 .net "hCarry", 0 0, L_0x55f29b914270;  1 drivers
v0x55f29b8e1530_0 .net "hSum", 0 0, L_0x55f29b9141e0;  1 drivers
v0x55f29b8e1620_0 .net "sum", 0 0, L_0x55f29b914300;  1 drivers
v0x55f29b8e16c0_0 .net "tCarry", 0 0, L_0x55f29b914440;  1 drivers
S_0x55f29b8e04b0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8e0260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9141e0 .functor XOR 1, L_0x55f29b914560, L_0x55f29b914690, C4<0>, C4<0>;
L_0x55f29b914270 .functor AND 1, L_0x55f29b914560, L_0x55f29b914690, C4<1>, C4<1>;
v0x55f29b8e0720_0 .net "a", 0 0, L_0x55f29b914560;  alias, 1 drivers
v0x55f29b8e0800_0 .net "b", 0 0, L_0x55f29b914690;  alias, 1 drivers
v0x55f29b8e08c0_0 .net "c_out", 0 0, L_0x55f29b914270;  alias, 1 drivers
v0x55f29b8e0990_0 .net "sum", 0 0, L_0x55f29b9141e0;  alias, 1 drivers
S_0x55f29b8e0b00 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8e0260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b914300 .functor XOR 1, L_0x55f29b9141e0, L_0x55f29b9147c0, C4<0>, C4<0>;
L_0x55f29b914440 .functor AND 1, L_0x55f29b9141e0, L_0x55f29b9147c0, C4<1>, C4<1>;
v0x55f29b8e0d60_0 .net "a", 0 0, L_0x55f29b9141e0;  alias, 1 drivers
v0x55f29b8e0e30_0 .net "b", 0 0, L_0x55f29b9147c0;  alias, 1 drivers
v0x55f29b8e0ed0_0 .net "c_out", 0 0, L_0x55f29b914440;  alias, 1 drivers
v0x55f29b8e0fa0_0 .net "sum", 0 0, L_0x55f29b914300;  alias, 1 drivers
S_0x55f29b8e17c0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8dea40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b914cb0 .functor OR 1, L_0x55f29b914bd0, L_0x55f29b914960, C4<0>, C4<0>;
v0x55f29b8e2680_0 .net "a", 0 0, L_0x55f29b914f20;  1 drivers
v0x55f29b8e2740_0 .net "b", 0 0, L_0x55f29b915050;  1 drivers
v0x55f29b8e2810_0 .net "c_in", 0 0, L_0x55f29b9151d0;  1 drivers
v0x55f29b8e2910_0 .net "c_out", 0 0, L_0x55f29b914cb0;  1 drivers
v0x55f29b8e29b0_0 .net "hCarry", 0 0, L_0x55f29b914960;  1 drivers
v0x55f29b8e2aa0_0 .net "hSum", 0 0, L_0x55f29b9148f0;  1 drivers
v0x55f29b8e2b90_0 .net "sum", 0 0, L_0x55f29b914a40;  1 drivers
v0x55f29b8e2c30_0 .net "tCarry", 0 0, L_0x55f29b914bd0;  1 drivers
S_0x55f29b8e1a40 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8e17c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9148f0 .functor XOR 1, L_0x55f29b914f20, L_0x55f29b915050, C4<0>, C4<0>;
L_0x55f29b914960 .functor AND 1, L_0x55f29b914f20, L_0x55f29b915050, C4<1>, C4<1>;
v0x55f29b8e1cb0_0 .net "a", 0 0, L_0x55f29b914f20;  alias, 1 drivers
v0x55f29b8e1d70_0 .net "b", 0 0, L_0x55f29b915050;  alias, 1 drivers
v0x55f29b8e1e30_0 .net "c_out", 0 0, L_0x55f29b914960;  alias, 1 drivers
v0x55f29b8e1f00_0 .net "sum", 0 0, L_0x55f29b9148f0;  alias, 1 drivers
S_0x55f29b8e2070 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8e17c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b914a40 .functor XOR 1, L_0x55f29b9148f0, L_0x55f29b9151d0, C4<0>, C4<0>;
L_0x55f29b914bd0 .functor AND 1, L_0x55f29b9148f0, L_0x55f29b9151d0, C4<1>, C4<1>;
v0x55f29b8e22d0_0 .net "a", 0 0, L_0x55f29b9148f0;  alias, 1 drivers
v0x55f29b8e23a0_0 .net "b", 0 0, L_0x55f29b9151d0;  alias, 1 drivers
v0x55f29b8e2440_0 .net "c_out", 0 0, L_0x55f29b914bd0;  alias, 1 drivers
v0x55f29b8e2510_0 .net "sum", 0 0, L_0x55f29b914a40;  alias, 1 drivers
S_0x55f29b8e2d30 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8dea40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b9156b0 .functor OR 1, L_0x55f29b9155d0, L_0x55f29b9153b0, C4<0>, C4<0>;
v0x55f29b8e3be0_0 .net "a", 0 0, L_0x55f29b915850;  1 drivers
v0x55f29b8e3ca0_0 .net "b", 0 0, L_0x55f29b915a10;  1 drivers
v0x55f29b8e3d70_0 .net "c_in", 0 0, L_0x55f29b915c40;  1 drivers
v0x55f29b8e3e70_0 .net "c_out", 0 0, L_0x55f29b9156b0;  alias, 1 drivers
v0x55f29b8e3f10_0 .net "hCarry", 0 0, L_0x55f29b9153b0;  1 drivers
v0x55f29b8e4000_0 .net "hSum", 0 0, L_0x55f29b915300;  1 drivers
v0x55f29b8e40f0_0 .net "sum", 0 0, L_0x55f29b915440;  1 drivers
v0x55f29b8e4190_0 .net "tCarry", 0 0, L_0x55f29b9155d0;  1 drivers
S_0x55f29b8e2f80 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8e2d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b915300 .functor XOR 1, L_0x55f29b915850, L_0x55f29b915a10, C4<0>, C4<0>;
L_0x55f29b9153b0 .functor AND 1, L_0x55f29b915850, L_0x55f29b915a10, C4<1>, C4<1>;
v0x55f29b8e31f0_0 .net "a", 0 0, L_0x55f29b915850;  alias, 1 drivers
v0x55f29b8e32d0_0 .net "b", 0 0, L_0x55f29b915a10;  alias, 1 drivers
v0x55f29b8e3390_0 .net "c_out", 0 0, L_0x55f29b9153b0;  alias, 1 drivers
v0x55f29b8e3460_0 .net "sum", 0 0, L_0x55f29b915300;  alias, 1 drivers
S_0x55f29b8e35d0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8e2d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b915440 .functor XOR 1, L_0x55f29b915300, L_0x55f29b915c40, C4<0>, C4<0>;
L_0x55f29b9155d0 .functor AND 1, L_0x55f29b915300, L_0x55f29b915c40, C4<1>, C4<1>;
v0x55f29b8e3830_0 .net "a", 0 0, L_0x55f29b915300;  alias, 1 drivers
v0x55f29b8e3900_0 .net "b", 0 0, L_0x55f29b915c40;  alias, 1 drivers
v0x55f29b8e39a0_0 .net "c_out", 0 0, L_0x55f29b9155d0;  alias, 1 drivers
v0x55f29b8e3a70_0 .net "sum", 0 0, L_0x55f29b915440;  alias, 1 drivers
S_0x55f29b8e4850 .scope module, "FA8" "FA_4bit" 17 37, 18 21 0, S_0x55f29b8bb380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 4 "a"
    .port_info 3 /INPUT 4 "b"
    .port_info 4 /INPUT 1 "c_in"
v0x55f29b8ea0a0_0 .net "a", 3 0, L_0x55f29b9185c0;  1 drivers
v0x55f29b8ea180_0 .net "b", 3 0, L_0x55f29b918660;  1 drivers
v0x55f29b8ea260_0 .net "c", 3 1, L_0x55f29b9171d0;  1 drivers
v0x55f29b8ea320_0 .net "c_in", 0 0, L_0x55f29b9187d0;  1 drivers
v0x55f29b8ea410_0 .net "c_out", 0 0, L_0x55f29b917b40;  1 drivers
v0x55f29b8ea500_0 .net "sum", 3 0, L_0x55f29b917c40;  1 drivers
L_0x55f29b915ea0 .part L_0x55f29b9185c0, 0, 1;
L_0x55f29b916540 .part L_0x55f29b918660, 0, 1;
L_0x55f29b9169f0 .part L_0x55f29b9185c0, 1, 1;
L_0x55f29b916b20 .part L_0x55f29b918660, 1, 1;
L_0x55f29b916c50 .part L_0x55f29b9171d0, 0, 1;
L_0x55f29b9171d0 .concat8 [ 1 1 1 0], L_0x55f29b916420, L_0x55f29b916960, L_0x55f29b917140;
L_0x55f29b9173b0 .part L_0x55f29b9185c0, 2, 1;
L_0x55f29b9174e0 .part L_0x55f29b918660, 2, 1;
L_0x55f29b917660 .part L_0x55f29b9171d0, 1, 1;
L_0x55f29b917c40 .concat8 [ 1 1 1 1], L_0x55f29b916250, L_0x55f29b916790, L_0x55f29b916ed0, L_0x55f29b9178d0;
L_0x55f29b917ce0 .part L_0x55f29b9185c0, 3, 1;
L_0x55f29b917ea0 .part L_0x55f29b918660, 3, 1;
L_0x55f29b9180d0 .part L_0x55f29b9171d0, 2, 1;
S_0x55f29b8e4aa0 .scope module, "Bit0" "Add_Full" 18 30, 19 21 0, S_0x55f29b8e4850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b916420 .functor OR 1, L_0x55f29b916300, L_0x55f29b9161c0, C4<0>, C4<0>;
v0x55f29b8e59c0_0 .net "a", 0 0, L_0x55f29b915ea0;  1 drivers
v0x55f29b8e5a80_0 .net "b", 0 0, L_0x55f29b916540;  1 drivers
v0x55f29b8e5b50_0 .net "c_in", 0 0, L_0x55f29b9187d0;  alias, 1 drivers
v0x55f29b8e5c50_0 .net "c_out", 0 0, L_0x55f29b916420;  1 drivers
v0x55f29b8e5cf0_0 .net "hCarry", 0 0, L_0x55f29b9161c0;  1 drivers
v0x55f29b8e5de0_0 .net "hSum", 0 0, L_0x55f29b916130;  1 drivers
v0x55f29b8e5ed0_0 .net "sum", 0 0, L_0x55f29b916250;  1 drivers
v0x55f29b8e5f70_0 .net "tCarry", 0 0, L_0x55f29b916300;  1 drivers
S_0x55f29b8e4d40 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8e4aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b916130 .functor XOR 1, L_0x55f29b915ea0, L_0x55f29b916540, C4<0>, C4<0>;
L_0x55f29b9161c0 .functor AND 1, L_0x55f29b915ea0, L_0x55f29b916540, C4<1>, C4<1>;
v0x55f29b8e4fd0_0 .net "a", 0 0, L_0x55f29b915ea0;  alias, 1 drivers
v0x55f29b8e50b0_0 .net "b", 0 0, L_0x55f29b916540;  alias, 1 drivers
v0x55f29b8e5170_0 .net "c_out", 0 0, L_0x55f29b9161c0;  alias, 1 drivers
v0x55f29b8e5240_0 .net "sum", 0 0, L_0x55f29b916130;  alias, 1 drivers
S_0x55f29b8e53b0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8e4aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b916250 .functor XOR 1, L_0x55f29b916130, L_0x55f29b9187d0, C4<0>, C4<0>;
L_0x55f29b916300 .functor AND 1, L_0x55f29b916130, L_0x55f29b9187d0, C4<1>, C4<1>;
v0x55f29b8e5610_0 .net "a", 0 0, L_0x55f29b916130;  alias, 1 drivers
v0x55f29b8e56e0_0 .net "b", 0 0, L_0x55f29b9187d0;  alias, 1 drivers
v0x55f29b8e5780_0 .net "c_out", 0 0, L_0x55f29b916300;  alias, 1 drivers
v0x55f29b8e5850_0 .net "sum", 0 0, L_0x55f29b916250;  alias, 1 drivers
S_0x55f29b8e6070 .scope module, "Bit1" "Add_Full" 18 31, 19 21 0, S_0x55f29b8e4850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b916960 .functor OR 1, L_0x55f29b9168d0, L_0x55f29b916700, C4<0>, C4<0>;
v0x55f29b8e6f20_0 .net "a", 0 0, L_0x55f29b9169f0;  1 drivers
v0x55f29b8e6fe0_0 .net "b", 0 0, L_0x55f29b916b20;  1 drivers
v0x55f29b8e70b0_0 .net "c_in", 0 0, L_0x55f29b916c50;  1 drivers
v0x55f29b8e71b0_0 .net "c_out", 0 0, L_0x55f29b916960;  1 drivers
v0x55f29b8e7250_0 .net "hCarry", 0 0, L_0x55f29b916700;  1 drivers
v0x55f29b8e7340_0 .net "hSum", 0 0, L_0x55f29b916670;  1 drivers
v0x55f29b8e7430_0 .net "sum", 0 0, L_0x55f29b916790;  1 drivers
v0x55f29b8e74d0_0 .net "tCarry", 0 0, L_0x55f29b9168d0;  1 drivers
S_0x55f29b8e62c0 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8e6070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b916670 .functor XOR 1, L_0x55f29b9169f0, L_0x55f29b916b20, C4<0>, C4<0>;
L_0x55f29b916700 .functor AND 1, L_0x55f29b9169f0, L_0x55f29b916b20, C4<1>, C4<1>;
v0x55f29b8e6530_0 .net "a", 0 0, L_0x55f29b9169f0;  alias, 1 drivers
v0x55f29b8e6610_0 .net "b", 0 0, L_0x55f29b916b20;  alias, 1 drivers
v0x55f29b8e66d0_0 .net "c_out", 0 0, L_0x55f29b916700;  alias, 1 drivers
v0x55f29b8e67a0_0 .net "sum", 0 0, L_0x55f29b916670;  alias, 1 drivers
S_0x55f29b8e6910 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8e6070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b916790 .functor XOR 1, L_0x55f29b916670, L_0x55f29b916c50, C4<0>, C4<0>;
L_0x55f29b9168d0 .functor AND 1, L_0x55f29b916670, L_0x55f29b916c50, C4<1>, C4<1>;
v0x55f29b8e6b70_0 .net "a", 0 0, L_0x55f29b916670;  alias, 1 drivers
v0x55f29b8e6c40_0 .net "b", 0 0, L_0x55f29b916c50;  alias, 1 drivers
v0x55f29b8e6ce0_0 .net "c_out", 0 0, L_0x55f29b9168d0;  alias, 1 drivers
v0x55f29b8e6db0_0 .net "sum", 0 0, L_0x55f29b916790;  alias, 1 drivers
S_0x55f29b8e75d0 .scope module, "Bit2" "Add_Full" 18 32, 19 21 0, S_0x55f29b8e4850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b917140 .functor OR 1, L_0x55f29b917060, L_0x55f29b916df0, C4<0>, C4<0>;
v0x55f29b8e8490_0 .net "a", 0 0, L_0x55f29b9173b0;  1 drivers
v0x55f29b8e8550_0 .net "b", 0 0, L_0x55f29b9174e0;  1 drivers
v0x55f29b8e8620_0 .net "c_in", 0 0, L_0x55f29b917660;  1 drivers
v0x55f29b8e8720_0 .net "c_out", 0 0, L_0x55f29b917140;  1 drivers
v0x55f29b8e87c0_0 .net "hCarry", 0 0, L_0x55f29b916df0;  1 drivers
v0x55f29b8e88b0_0 .net "hSum", 0 0, L_0x55f29b916d80;  1 drivers
v0x55f29b8e89a0_0 .net "sum", 0 0, L_0x55f29b916ed0;  1 drivers
v0x55f29b8e8a40_0 .net "tCarry", 0 0, L_0x55f29b917060;  1 drivers
S_0x55f29b8e7850 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8e75d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b916d80 .functor XOR 1, L_0x55f29b9173b0, L_0x55f29b9174e0, C4<0>, C4<0>;
L_0x55f29b916df0 .functor AND 1, L_0x55f29b9173b0, L_0x55f29b9174e0, C4<1>, C4<1>;
v0x55f29b8e7ac0_0 .net "a", 0 0, L_0x55f29b9173b0;  alias, 1 drivers
v0x55f29b8e7b80_0 .net "b", 0 0, L_0x55f29b9174e0;  alias, 1 drivers
v0x55f29b8e7c40_0 .net "c_out", 0 0, L_0x55f29b916df0;  alias, 1 drivers
v0x55f29b8e7d10_0 .net "sum", 0 0, L_0x55f29b916d80;  alias, 1 drivers
S_0x55f29b8e7e80 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8e75d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b916ed0 .functor XOR 1, L_0x55f29b916d80, L_0x55f29b917660, C4<0>, C4<0>;
L_0x55f29b917060 .functor AND 1, L_0x55f29b916d80, L_0x55f29b917660, C4<1>, C4<1>;
v0x55f29b8e80e0_0 .net "a", 0 0, L_0x55f29b916d80;  alias, 1 drivers
v0x55f29b8e81b0_0 .net "b", 0 0, L_0x55f29b917660;  alias, 1 drivers
v0x55f29b8e8250_0 .net "c_out", 0 0, L_0x55f29b917060;  alias, 1 drivers
v0x55f29b8e8320_0 .net "sum", 0 0, L_0x55f29b916ed0;  alias, 1 drivers
S_0x55f29b8e8b40 .scope module, "Bit3" "Add_Full" 18 33, 19 21 0, S_0x55f29b8e4850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "c_in"
L_0x55f29b917b40 .functor OR 1, L_0x55f29b917a60, L_0x55f29b917840, C4<0>, C4<0>;
v0x55f29b8e99f0_0 .net "a", 0 0, L_0x55f29b917ce0;  1 drivers
v0x55f29b8e9ab0_0 .net "b", 0 0, L_0x55f29b917ea0;  1 drivers
v0x55f29b8e9b80_0 .net "c_in", 0 0, L_0x55f29b9180d0;  1 drivers
v0x55f29b8e9c80_0 .net "c_out", 0 0, L_0x55f29b917b40;  alias, 1 drivers
v0x55f29b8e9d20_0 .net "hCarry", 0 0, L_0x55f29b917840;  1 drivers
v0x55f29b8e9e10_0 .net "hSum", 0 0, L_0x55f29b917790;  1 drivers
v0x55f29b8e9f00_0 .net "sum", 0 0, L_0x55f29b9178d0;  1 drivers
v0x55f29b8e9fa0_0 .net "tCarry", 0 0, L_0x55f29b917a60;  1 drivers
S_0x55f29b8e8d90 .scope module, "HA1" "Add_Half" 19 27, 20 21 0, S_0x55f29b8e8b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b917790 .functor XOR 1, L_0x55f29b917ce0, L_0x55f29b917ea0, C4<0>, C4<0>;
L_0x55f29b917840 .functor AND 1, L_0x55f29b917ce0, L_0x55f29b917ea0, C4<1>, C4<1>;
v0x55f29b8e9000_0 .net "a", 0 0, L_0x55f29b917ce0;  alias, 1 drivers
v0x55f29b8e90e0_0 .net "b", 0 0, L_0x55f29b917ea0;  alias, 1 drivers
v0x55f29b8e91a0_0 .net "c_out", 0 0, L_0x55f29b917840;  alias, 1 drivers
v0x55f29b8e9270_0 .net "sum", 0 0, L_0x55f29b917790;  alias, 1 drivers
S_0x55f29b8e93e0 .scope module, "HA2" "Add_Half" 19 28, 20 21 0, S_0x55f29b8e8b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "c_out"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x55f29b9178d0 .functor XOR 1, L_0x55f29b917790, L_0x55f29b9180d0, C4<0>, C4<0>;
L_0x55f29b917a60 .functor AND 1, L_0x55f29b917790, L_0x55f29b9180d0, C4<1>, C4<1>;
v0x55f29b8e9640_0 .net "a", 0 0, L_0x55f29b917790;  alias, 1 drivers
v0x55f29b8e9710_0 .net "b", 0 0, L_0x55f29b9180d0;  alias, 1 drivers
v0x55f29b8e97b0_0 .net "c_out", 0 0, L_0x55f29b917a60;  alias, 1 drivers
v0x55f29b8e9880_0 .net "sum", 0 0, L_0x55f29b9178d0;  alias, 1 drivers
S_0x55f29b8eb000 .scope module, "MEM" "stage4" 3 153, 29 21 0, S_0x55f29b835fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data_wire"
    .port_info 1 /OUTPUT 32 "rw_addr_wire"
    .port_info 2 /OUTPUT 5 "register_dest"
    .port_info 3 /INPUT 6 "alu_cond_code"
    .port_info 4 /INPUT 32 "rw_addr"
    .port_info 5 /INPUT 32 "write_data"
    .port_info 6 /INPUT 5 "reg_dest"
    .port_info 7 /INPUT 5 "branch_ctrl"
    .port_info 8 /INPUT 1 "write_sig"
    .port_info 9 /INPUT 1 "read_sig"
L_0x55f29b94bb60 .functor BUFZ 32, v0x55f29b8ee910_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f29b94bc20 .functor BUFZ 5, v0x55f29b8efb20_0, C4<00000>, C4<00000>, C4<00000>;
v0x55f29b8ebe10_0 .net "alu_cond_code", 5 0, v0x55f29b8ef6c0_0;  alias, 1 drivers
v0x55f29b8ebf10_0 .net "branch_ctrl", 4 0, v0x55f29b8eed70_0;  alias, 1 drivers
v0x55f29b8ebff0_0 .net "data_wire", 31 0, v0x55f29b8ebaf0_0;  alias, 1 drivers
v0x55f29b8ec0c0_0 .net "read_sig", 0 0, v0x55f29b8f0b80_0;  alias, 1 drivers
v0x55f29b8ec190_0 .net "reg_dest", 4 0, v0x55f29b8efb20_0;  alias, 1 drivers
v0x55f29b8ec280_0 .net "register_dest", 4 0, L_0x55f29b94bc20;  alias, 1 drivers
v0x55f29b8ec360_0 .net "rw_addr", 31 0, v0x55f29b8ee910_0;  alias, 1 drivers
v0x55f29b8ec420_0 .net "rw_addr_wire", 31 0, L_0x55f29b94bb60;  alias, 1 drivers
v0x55f29b8ec500_0 .net "write_data", 31 0, v0x55f29b8f22a0_0;  alias, 1 drivers
v0x55f29b8ec650_0 .net "write_sig", 0 0, v0x55f29b8f0ee0_0;  alias, 1 drivers
S_0x55f29b8eb2d0 .scope module, "dmem" "data_mem" 29 36, 30 21 0, S_0x55f29b8eb000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "r_data"
    .port_info 1 /INPUT 32 "rw_addr"
    .port_info 2 /INPUT 32 "w_data"
    .port_info 3 /INPUT 1 "mem_read"
    .port_info 4 /INPUT 1 "mem_write"
P_0x55f29b8eb4a0 .param/l "WIDTH" 0 30 31, +C4<00000000000000000000000000100000>;
v0x55f29b8eb670 .array "data_memory", 256 0, 15 0;
v0x55f29b8eb750_0 .var/i "k", 31 0;
v0x55f29b8eb830_0 .net "mem_control", 1 0, L_0x55f29b94bd70;  1 drivers
v0x55f29b8eb920_0 .net "mem_read", 0 0, v0x55f29b8f0b80_0;  alias, 1 drivers
v0x55f29b8eb9e0_0 .net "mem_write", 0 0, v0x55f29b8f0ee0_0;  alias, 1 drivers
v0x55f29b8ebaf0_0 .var "r_data", 31 0;
v0x55f29b8ebbd0_0 .net "rw_addr", 31 0, v0x55f29b8ee910_0;  alias, 1 drivers
v0x55f29b8ebc90_0 .net "w_data", 31 0, v0x55f29b8f22a0_0;  alias, 1 drivers
E_0x55f29b8eb5f0 .event edge, v0x55f29b8ebc90_0, v0x55f29b7f0d90_0, v0x55f29b8eb830_0;
L_0x55f29b94bd70 .concat [ 1 1 0 0], v0x55f29b8f0ee0_0, v0x55f29b8f0b80_0;
S_0x55f29b8ec820 .scope module, "WB" "stage5" 3 165, 31 21 0, S_0x55f29b835fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data_out"
    .port_info 1 /OUTPUT 5 "r_dest"
    .port_info 2 /INPUT 32 "mem_data"
    .port_info 3 /INPUT 32 "alu_result"
    .port_info 4 /INPUT 1 "mem2Reg_ctrl"
    .port_info 5 /INPUT 5 "reg_dest5"
L_0x55f29b94bf30 .functor BUFZ 5, v0x55f29b8efc30_0, C4<00000>, C4<00000>, C4<00000>;
v0x55f29b8ed100_0 .net "alu_result", 31 0, v0x55f29b8eea90_0;  alias, 1 drivers
v0x55f29b8ed1e0_0 .net "data_out", 31 0, L_0x55f29b94c0c0;  alias, 1 drivers
v0x55f29b8ed280_0 .net "mem2Reg_ctrl", 0 0, v0x55f29b8f0820_0;  alias, 1 drivers
v0x55f29b8ed380_0 .net "mem_data", 31 0, v0x55f29b8f21b0_0;  alias, 1 drivers
v0x55f29b8ed450_0 .net "r_dest", 4 0, L_0x55f29b94bf30;  alias, 1 drivers
v0x55f29b8ed590_0 .net "reg_dest5", 4 0, v0x55f29b8efc30_0;  alias, 1 drivers
S_0x55f29b8eca80 .scope module, "stage5MUX" "MUX2x1" 31 31, 14 21 0, S_0x55f29b8ec820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "choice"
    .port_info 1 /INPUT 32 "mux_in1"
    .port_info 2 /INPUT 32 "mux_in2"
    .port_info 3 /INPUT 1 "mux_ctrl"
v0x55f29b8ecce0_0 .net "choice", 31 0, L_0x55f29b94c0c0;  alias, 1 drivers
v0x55f29b8ecdc0_0 .net "mux_ctrl", 0 0, v0x55f29b8f0820_0;  alias, 1 drivers
v0x55f29b8ece80_0 .net "mux_in1", 31 0, v0x55f29b8f21b0_0;  alias, 1 drivers
v0x55f29b8ecf70_0 .net "mux_in2", 31 0, v0x55f29b8eea90_0;  alias, 1 drivers
L_0x55f29b94c0c0 .functor MUXZ 32, v0x55f29b8f21b0_0, v0x55f29b8eea90_0, v0x55f29b8f0820_0, C4<>;
S_0x55f29b8ed750 .scope module, "forward" "Forwarding_Unit" 3 161, 32 21 0, S_0x55f29b835fc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 2 "f_mux1_ctrl"
    .port_info 1 /OUTPUT 2 "f_mux2_ctrl"
    .port_info 2 /INPUT 5 "id_ex_src2"
    .port_info 3 /INPUT 5 "id_ex_src1"
    .port_info 4 /INPUT 5 "wb_dest_reg"
    .port_info 5 /INPUT 5 "mem_dest_reg"
    .port_info 6 /INPUT 1 "wb_mem2reg"
    .port_info 7 /INPUT 5 "ex_mem_branch"
P_0x55f29b54c470 .param/l "ALU_OUT" 0 32 29, C4<01>;
P_0x55f29b54c4b0 .param/l "R_DATA" 0 32 29, C4<00>;
P_0x55f29b54c4f0 .param/l "W_DATA" 0 32 29, C4<10>;
v0x55f29b8edbe0_0 .net "ex_mem_branch", 4 0, v0x55f29b8eed70_0;  alias, 1 drivers
v0x55f29b8edcc0_0 .var "f_mux1_ctrl", 1 0;
v0x55f29b8eddb0_0 .var "f_mux2_ctrl", 1 0;
v0x55f29b8edea0_0 .net "id_ex_src1", 4 0, v0x55f29b8f2d90_0;  alias, 1 drivers
v0x55f29b8edf80_0 .net "id_ex_src2", 4 0, v0x55f29b8ef950_0;  alias, 1 drivers
v0x55f29b8ee0e0_0 .net "mem_dest_reg", 4 0, v0x55f29b8efb20_0;  alias, 1 drivers
v0x55f29b8ee1a0_0 .net "wb_dest_reg", 4 0, v0x55f29b8efc30_0;  alias, 1 drivers
v0x55f29b8ee240_0 .net "wb_mem2reg", 0 0, v0x55f29b8f0820_0;  alias, 1 drivers
E_0x55f29b8ec9a0 .event edge, v0x55f29b8ed590_0, v0x55f29b8ec190_0, v0x55f29b7db070_0, v0x55f29b8edea0_0;
    .scope S_0x55f29b8b9ef0;
T_0 ;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 96, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 99, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 172, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %pushi/vec4 44, 0, 32;
    %store/vec4 v0x55f29b8bafc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x55f29b8bafc0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55f29b8bafc0_0;
    %store/vec4a v0x55f29b8bb180, 4, 0;
    %load/vec4 v0x55f29b8bafc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f29b8bafc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x55f29b8b5ab0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 11, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 12, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 13, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 14, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 15, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 16, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 17, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 18, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 21, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 24, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 25, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 42, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 43, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 44, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 45, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 46, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %pushi/vec4 47, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55f29b8b6300, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x55f29b8b5ab0;
T_2 ;
    %wait E_0x55f29b7618d0;
    %load/vec4 v0x55f29b8b6710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55f29b8b6890_0;
    %load/vec4 v0x55f29b8b67b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x55f29b8b6300, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f29b883dd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55f29b883dd0;
T_4 ;
    %wait E_0x55f29b77bae0;
    %load/vec4 v0x55f29b8859f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.17;
T_4.0 ;
    %load/vec4 v0x55f29b885220_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.30;
T_4.30 ;
    %pop/vec4 1;
    %jmp T_4.17;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885400_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f29b885320_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8854d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8857e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885ad0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b885c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b885b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8858a0_0, 0, 1;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55f29b87ff60;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8b8b10_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55f29b87ff60;
T_6 ;
    %wait E_0x55f29b75e290;
    %load/vec4 v0x55f29b8b7d00_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x55f29b8b7690_0;
    %and;
    %load/vec4 v0x55f29b8b7d00_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55f29b8b79c0_0;
    %and;
    %or;
    %load/vec4 v0x55f29b8b7d00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55f29b8b7780_0;
    %and;
    %or;
    %load/vec4 v0x55f29b8b7d00_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x55f29b8b7820_0;
    %and;
    %or;
    %load/vec4 v0x55f29b8b7d00_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55f29b8b78f0_0;
    %and;
    %or;
    %store/vec4 v0x55f29b8b8b10_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55f29b869ab0;
T_7 ;
    %wait E_0x55f29b5c0920;
    %load/vec4 v0x55f29b74c620_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0x55f29b7ce640_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.11, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55f29b7ce640_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.12, 8;
T_7.11 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55f29b7ce640_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.12, 8;
 ; End of false expr.
    %blend;
T_7.12;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.1 ;
    %load/vec4 v0x55f29b7ce640_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_7.13, 8;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v0x55f29b7ce640_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.14, 8;
T_7.13 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55f29b7ce640_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.14, 8;
 ; End of false expr.
    %blend;
T_7.14;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.2 ;
    %load/vec4 v0x55f29b7b5020_0;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0x55f29b7d6280_0;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0x55f29b7d6370_0;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0x55f29b7d6370_0;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0x55f29b7de020_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0x55f29b7e5d40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x55f29b7de020_0;
    %parti/s 1, 31, 6;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.15, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f29b7ed9b0_0;
    %parti/s 1, 2, 3;
    %inv;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.16, 8;
T_7.15 ; End of true expr.
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f29b7ed9b0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.16, 8;
 ; End of false expr.
    %blend;
T_7.16;
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55f29b7ed9b0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55f29b742730_0, 0, 32;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55f29b8eb2d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f29b8eb750_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55f29b8eb750_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x55f29b8eb750_0;
    %pad/s 16;
    %ix/getv/s 4, v0x55f29b8eb750_0;
    %store/vec4a v0x55f29b8eb670, 4, 0;
    %load/vec4 v0x55f29b8eb750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f29b8eb750_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55f29b8eb2d0;
T_9 ;
    %wait E_0x55f29b8eb5f0;
    %load/vec4 v0x55f29b8eb830_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55f29b8ebaf0_0, 0, 32;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x55f29b8ebc90_0;
    %pad/u 16;
    %ix/getv 4, v0x55f29b8ebbd0_0;
    %store/vec4a v0x55f29b8eb670, 4, 0;
    %load/vec4 v0x55f29b8ebc90_0;
    %store/vec4 v0x55f29b8ebaf0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %ix/getv 4, v0x55f29b8ebbd0_0;
    %load/vec4a v0x55f29b8eb670, 4;
    %pad/u 32;
    %store/vec4 v0x55f29b8ebaf0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f29b8ed750;
T_10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f29b8edcc0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f29b8eddb0_0, 0, 2;
    %end;
    .thread T_10;
    .scope S_0x55f29b8ed750;
T_11 ;
    %wait E_0x55f29b8ec9a0;
    %load/vec4 v0x55f29b8edea0_0;
    %load/vec4 v0x55f29b8ee0e0_0;
    %cmp/e;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f29b8edcc0_0, 0, 2;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55f29b8edea0_0;
    %load/vec4 v0x55f29b8ee1a0_0;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f29b8edcc0_0, 0, 2;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f29b8edcc0_0, 0, 2;
T_11.3 ;
T_11.1 ;
    %load/vec4 v0x55f29b8edf80_0;
    %load/vec4 v0x55f29b8ee0e0_0;
    %cmp/e;
    %jmp/0xz  T_11.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55f29b8eddb0_0, 0, 2;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55f29b8edf80_0;
    %load/vec4 v0x55f29b8ee1a0_0;
    %cmp/e;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55f29b8eddb0_0, 0, 2;
    %jmp T_11.7;
T_11.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55f29b8eddb0_0, 0, 2;
T_11.7 ;
T_11.5 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f29b835fc0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f29b8f1800_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x55f29b835fc0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f29b8ef870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f29b8f0240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f29b8f0520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f29b8ef040_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8ef600_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55f29b835fc0;
T_14 ;
    %wait E_0x55f29b5c0cc0;
    %load/vec4 v0x55f29b8f2b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f1800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f1520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f0320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f28e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8eeba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f29b8ee6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f25c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f29b8eef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f1090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f0d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f0760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f1350_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f1bc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f20c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f19a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f29b8ef950_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f29b8efa10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f29b8f2d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f27a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f05e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f29b8eed70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f0ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f0b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f1720_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55f29b8ef6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8ee910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f22a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f29b8efb20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f2980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f29b8f0820_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8f21b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f29b8eea90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55f29b8efc30_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f29b835fc0;
T_15 ;
    %wait E_0x55f29b5c0b80;
    %load/vec4 v0x55f29b8ef280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55f29b8ef600_0;
    %inv;
    %store/vec4 v0x55f29b8ef600_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x55f29b8ef510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55f29b8ef600_0;
    %inv;
    %store/vec4 v0x55f29b8ef600_0, 0, 1;
T_15.2 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55f29b835fc0;
T_16 ;
    %wait E_0x55f29b548de0;
    %load/vec4 v0x55f29b8ef870_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f29b8ef870_0, 0;
    %load/vec4 v0x55f29b8f1a60_0;
    %load/vec4 v0x55f29b8f03e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55f29b8ef040_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f29b8ef040_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55f29b8f0240_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f29b8f0240_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f29b835fc0;
T_17 ;
    %wait E_0x55f29b548de0;
    %load/vec4 v0x55f29b8f1b00_0;
    %assign/vec4 v0x55f29b8f1800_0, 0;
    %load/vec4 v0x55f29b8f1240_0;
    %assign/vec4 v0x55f29b8f1520_0, 0;
    %load/vec4 v0x55f29b8f0070_0;
    %assign/vec4 v0x55f29b8f0320_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f29b835fc0;
T_18 ;
    %wait E_0x55f29b548de0;
    %load/vec4 v0x55f29b8f26b0_0;
    %assign/vec4 v0x55f29b8f28e0_0, 0;
    %load/vec4 v0x55f29b8eecd0_0;
    %assign/vec4 v0x55f29b8eeba0_0, 0;
    %load/vec4 v0x55f29b8ee7b0_0;
    %assign/vec4 v0x55f29b8ee6a0_0, 0;
    %load/vec4 v0x55f29b8f24d0_0;
    %assign/vec4 v0x55f29b8f25c0_0, 0;
    %load/vec4 v0x55f29b8ef120_0;
    %assign/vec4 v0x55f29b8eef60_0, 0;
    %load/vec4 v0x55f29b8f1150_0;
    %assign/vec4 v0x55f29b8f1090_0, 0;
    %load/vec4 v0x55f29b8f0df0_0;
    %assign/vec4 v0x55f29b8f0d30_0, 0;
    %load/vec4 v0x55f29b8f0980_0;
    %assign/vec4 v0x55f29b8f0760_0, 0;
    %load/vec4 v0x55f29b8f1460_0;
    %assign/vec4 v0x55f29b8f1350_0, 0;
    %load/vec4 v0x55f29b8ee460_0;
    %assign/vec4 v0x55f29b8f1bc0_0, 0;
    %load/vec4 v0x55f29b8ee540_0;
    %assign/vec4 v0x55f29b8f20c0_0, 0;
    %load/vec4 v0x55f29b8f0180_0;
    %assign/vec4 v0x55f29b8f19a0_0, 0;
    %load/vec4 v0x55f29b8f2ed0_0;
    %assign/vec4 v0x55f29b8ef950_0, 0;
    %load/vec4 v0x55f29b8efe50_0;
    %assign/vec4 v0x55f29b8efa10_0, 0;
    %load/vec4 v0x55f29b8f2e30_0;
    %assign/vec4 v0x55f29b8f2d90_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f29b835fc0;
T_19 ;
    %wait E_0x55f29b548de0;
    %load/vec4 v0x55f29b8f2840_0;
    %assign/vec4 v0x55f29b8f27a0_0, 0;
    %load/vec4 v0x55f29b8f06a0_0;
    %assign/vec4 v0x55f29b8f05e0_0, 0;
    %load/vec4 v0x55f29b8eee80_0;
    %assign/vec4 v0x55f29b8eed70_0, 0;
    %load/vec4 v0x55f29b8f0fd0_0;
    %assign/vec4 v0x55f29b8f0ee0_0, 0;
    %load/vec4 v0x55f29b8f0c70_0;
    %assign/vec4 v0x55f29b8f0b80_0, 0;
    %load/vec4 v0x55f29b8f1610_0;
    %assign/vec4 v0x55f29b8f1720_0, 0;
    %load/vec4 v0x55f29b8ef780_0;
    %assign/vec4 v0x55f29b8ef6c0_0, 0;
    %load/vec4 v0x55f29b8ee9d0_0;
    %assign/vec4 v0x55f29b8ee910_0, 0;
    %load/vec4 v0x55f29b8f2390_0;
    %assign/vec4 v0x55f29b8f22a0_0, 0;
    %load/vec4 v0x55f29b8efd40_0;
    %assign/vec4 v0x55f29b8efb20_0, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f29b835fc0;
T_20 ;
    %wait E_0x55f29b548de0;
    %load/vec4 v0x55f29b8f2a70_0;
    %assign/vec4 v0x55f29b8f2980_0, 0;
    %load/vec4 v0x55f29b8f08c0_0;
    %assign/vec4 v0x55f29b8f0820_0, 0;
    %load/vec4 v0x55f29b8f0a70_0;
    %assign/vec4 v0x55f29b8f21b0_0, 0;
    %load/vec4 v0x55f29b8f2cf0_0;
    %assign/vec4 v0x55f29b8eea90_0, 0;
    %load/vec4 v0x55f29b8f2430_0;
    %assign/vec4 v0x55f29b8efc30_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f29b780bf0;
T_21 ;
    %vpi_call 2 117 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f29b780bf0 {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55f29b780bf0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8f3960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8f3a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8f50a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b8f50a0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f29b8f50a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f29b8f3a00_0, 0, 1;
    %delay 150000, 0;
    %vpi_call 2 138 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x55f29b780bf0;
T_23 ;
    %delay 1000, 0;
    %load/vec4 v0x55f29b8f3960_0;
    %inv;
    %store/vec4 v0x55f29b8f3960_0, 0, 1;
    %jmp T_23;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "mips_16b_test1.v";
    "mips_16b.v";
    "stage3.v";
    "alu_16b.v";
    "ANDX.v";
    "Xcompare.v";
    "Xshifter.v";
    "ORX.v";
    "Add_Sub_xbits.v";
    "Full_Add_Sub.v";
    "Half_Add.v";
    "MUX3x1.v";
    "MUX2x1.v";
    "LSHF.v";
    "MUX2x1_5b.v";
    "Adder_32b.v";
    "FA_4bit.v";
    "Add_Full.v";
    "Add_Half.v";
    "stage2.v";
    "SEXT.v";
    "REG_compare.v";
    "LSHF_26.v";
    "MIPS_Control.v";
    "reg_file.v";
    "stage1.v";
    "instr_mem.v";
    "stage4.v";
    "data_mem.v";
    "stage5.v";
    "Forwarding_Unit.v";
