{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701743732161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701743732173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 21:35:31 2023 " "Processing started: Mon Dec 04 21:35:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701743732173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743732173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Background_Test_2 -c Background_Test_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Background_Test_2 -c Background_Test_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743732173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701743733660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701743733660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stars_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file stars_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 stars_1_ROM " "Found entity 1: stars_1_ROM" {  } { { "stars_1_ROM.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/stars_1_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Demo " "Found entity 1: PS2_Demo" {  } { { "PS2_Demo.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/PS2_Demo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 pong_vga_interface.v(38) " "Verilog HDL Declaration information at pong_vga_interface.v(38): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701743751502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 pong_vga_interface.v(38) " "Verilog HDL Declaration information at pong_vga_interface.v(38): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701743751502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong_vga_interface.v 10 10 " "Found 10 design units, including 10 entities, in source file pong_vga_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_vga_interface " "Found entity 1: pong_vga_interface" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "2 scoreHandler " "Found entity 2: scoreHandler" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_decoder " "Found entity 3: hex_decoder" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 299 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "4 calcD0 " "Found entity 4: calcD0" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "5 calcD1 " "Found entity 5: calcD1" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "6 calcD2 " "Found entity 6: calcD2" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "7 calcD3 " "Found entity 7: calcD3" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "8 calcD4 " "Found entity 8: calcD4" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 397 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "9 calcD5 " "Found entity 9: calcD5" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""} { "Info" "ISGN_ENTITY_NAME" "10 calcD6 " "Found entity 10: calcD6" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 8 8 " "Found 8 design units, including 8 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 pong_game " "Found entity 1: pong_game" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""} { "Info" "ISGN_ENTITY_NAME" "2 control_render " "Found entity 2: control_render" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 311 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""} { "Info" "ISGN_ENTITY_NAME" "3 border_anim " "Found entity 3: border_anim" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""} { "Info" "ISGN_ENTITY_NAME" "4 signalToPulse " "Found entity 4: signalToPulse" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 683 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""} { "Info" "ISGN_ENTITY_NAME" "5 holdPulse " "Found entity 5: holdPulse" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""} { "Info" "ISGN_ENTITY_NAME" "6 rateDivider " "Found entity 6: rateDivider" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 756 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""} { "Info" "ISGN_ENTITY_NAME" "7 drawBox_signal " "Found entity 7: drawBox_signal" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 807 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""} { "Info" "ISGN_ENTITY_NAME" "8 drawBox_signal_paddle " "Found entity 8: drawBox_signal_paddle" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 885 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 paddle_vga.v(38) " "Verilog HDL Declaration information at paddle_vga.v(38): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701743751586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 paddle_vga.v(38) " "Verilog HDL Declaration information at paddle_vga.v(38): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701743751586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 paddle_vga.v(38) " "Verilog HDL Declaration information at paddle_vga.v(38): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701743751586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 paddle_vga.v(38) " "Verilog HDL Declaration information at paddle_vga.v(38): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701743751586 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hex_decoder paddle_vga.v(197) " "Verilog HDL error at paddle_vga.v(197): module \"hex_decoder\" cannot be declared more than once" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 197 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1701743751586 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hex_decoder pong_vga_interface.v(299) " "HDL info at pong_vga_interface.v(299): see declaration for object \"hex_decoder\"" {  } { { "pong_vga_interface.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong_vga_interface.v" 299 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701743751586 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcD0 paddle_vga.v(226) " "Ignored design unit \"calcD0\" at paddle_vga.v(226) due to previous errors" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 226 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751590 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcD1 paddle_vga.v(243) " "Ignored design unit \"calcD1\" at paddle_vga.v(243) due to previous errors" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 243 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751590 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcD2 paddle_vga.v(261) " "Ignored design unit \"calcD2\" at paddle_vga.v(261) due to previous errors" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 261 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751590 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcD3 paddle_vga.v(277) " "Ignored design unit \"calcD3\" at paddle_vga.v(277) due to previous errors" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 277 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751590 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcD4 paddle_vga.v(294) " "Ignored design unit \"calcD4\" at paddle_vga.v(294) due to previous errors" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 294 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751590 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcD5 paddle_vga.v(312) " "Ignored design unit \"calcD5\" at paddle_vga.v(312) due to previous errors" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 312 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751590 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "calcD6 paddle_vga.v(330) " "Ignored design unit \"calcD6\" at paddle_vga.v(330) due to previous errors" {  } { { "paddle_vga.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_vga.v" 330 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_vga.v 0 0 " "Found 0 design units, including 0 entities, in source file paddle_vga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle_modules.v 3 3 " "Found 3 design units, including 3 entities, in source file paddle_modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_paddle_move " "Found entity 1: control_paddle_move" {  } { { "paddle_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_modules.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751607 ""} { "Info" "ISGN_ENTITY_NAME" "2 paddle_physics " "Found entity 2: paddle_physics" {  } { { "paddle_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_modules.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751607 ""} { "Info" "ISGN_ENTITY_NAME" "3 paddle_render " "Found entity 3: paddle_render" {  } { { "paddle_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle_modules.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751607 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "rateDivider paddle.v(145) " "Verilog HDL error at paddle.v(145): module \"rateDivider\" cannot be declared more than once" {  } { { "paddle.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle.v" 145 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1701743751616 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "rateDivider pong.v(756) " "HDL info at pong.v(756): see declaration for object \"rateDivider\"" {  } { { "pong.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/pong.v" 756 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701743751616 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control paddle.v(196) " "Ignored design unit \"control\" at paddle.v(196) due to previous errors" {  } { { "paddle.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle.v" 196 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751616 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "renderControl paddle.v(279) " "Ignored design unit \"renderControl\" at paddle.v(279) due to previous errors" {  } { { "paddle.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle.v" 279 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paddle_physics paddle.v(410) " "Ignored design unit \"paddle_physics\" at paddle.v(410) due to previous errors" {  } { { "paddle.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle.v" 410 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "paddle_render paddle.v(487) " "Ignored design unit \"paddle_render\" at paddle.v(487) due to previous errors" {  } { { "paddle.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle.v" 487 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751619 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "drawBox_signal paddle.v(683) " "Ignored design unit \"drawBox_signal\" at paddle.v(683) due to previous errors" {  } { { "paddle.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/paddle.v" 683 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701743751619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle.v 0 0 " "Found 0 design units, including 0 entities, in source file paddle.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "border_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file border_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 border_ROM " "Found entity 1: border_ROM" {  } { { "border_ROM.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/border_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PADDLE_Y paddle_y ball_modules.v(237) " "Verilog HDL Declaration information at ball_modules.v(237): object \"PADDLE_Y\" differs only in case from object \"paddle_y\" in the same scope" {  } { { "ball_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/ball_modules.v" 237 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1701743751643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball_modules.v 4 4 " "Found 4 design units, including 4 entities, in source file ball_modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_ball_movement " "Found entity 1: control_ball_movement" {  } { { "ball_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/ball_modules.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751665 ""} { "Info" "ISGN_ENTITY_NAME" "2 hitDetect " "Found entity 2: hitDetect" {  } { { "ball_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/ball_modules.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751665 ""} { "Info" "ISGN_ENTITY_NAME" "3 ball_physics " "Found entity 3: ball_physics" {  } { { "ball_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/ball_modules.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751665 ""} { "Info" "ISGN_ENTITY_NAME" "4 ball_render " "Found entity 4: ball_render" {  } { { "ball_modules.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/ball_modules.v" 356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701743751695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751695 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/output_files/Background_Test_2.map.smsg " "Generated suppressed messages file C:/Users/CoolL/Documents/AbhiSchoolStuff/UniYear2/2023Fall/ECE241_Pong_Game/output_files/Background_Test_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743751789 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 14 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701743752013 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 04 21:35:52 2023 " "Processing ended: Mon Dec 04 21:35:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701743752013 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701743752013 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701743752013 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701743752013 ""}
