INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/FPGA/LabsFPGA/task3_lab6/task3_lab6.srcs/sources_1/new/fixedmulti.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixedmulti
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Desktop/FPGA/LabsFPGA/task3_lab6/task3_lab6.srcs/sim_1/new/tb_fixedmulti.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixedmulti
