#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 21 17:00:13 2020
# Process ID: 9184
# Current directory: C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1
# Command line: vivado.exe -log testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl
# Log file: C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/testbench.vds
# Journal file: C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source testbench.tcl -notrace
Command: synth_design -top testbench -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 703.613 ; gain = 177.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'testbench' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/testbench.sv:3]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/transmitter.sv:6]
	Parameter WIDTH bound to: 108 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_fast_read' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ring_buffer' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv:1]
	Parameter SIZE bound to: 12 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ring_buffer' (1#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_fast_read' (2#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/uart_fast_read.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CDC_sync' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv:1]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CDC_sync' (3#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'CDC_sync__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv:1]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CDC_sync__parameterized0' (3#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'byte_packet_buffer' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'edge_pulse' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'edge_pulse' (4#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/edge_pulse.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'byte_packet_buffer' (5#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/byte_packet_buffer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'sorter' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv:7]
	Parameter INITIAL_DEPTH bound to: 4 - type: integer 
	Parameter PACKET_WIDTH_RAW bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'comparison_merge_r' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
	Parameter SIZE bound to: 8 - type: integer 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'comparison_base_r' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:4]
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'comparison_base_r' (6#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:4]
INFO: [Synth 8-6157] synthesizing module 'comparison_merge_r__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'comparison_merge_r__parameterized1' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter UP bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'comparison_merge_r__parameterized1' (7#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
INFO: [Synth 8-6157] synthesizing module 'comparison_merge_r__parameterized2' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter UP bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'comparison_base_r__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:4]
	Parameter UP bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'comparison_base_r__parameterized0' (7#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'comparison_merge_r__parameterized2' (7#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'comparison_merge_r__parameterized0' (7#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
INFO: [Synth 8-6157] synthesizing module 'comparison_merge_r__parameterized3' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter UP bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'comparison_merge_r__parameterized3' (7#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'comparison_merge_r' (7#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'sorter' (8#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/sorter.sv:7]
INFO: [Synth 8-6157] synthesizing module 'modulator_v2' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv:4]
	Parameter BITS bound to: 108 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PISO_buffer' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv:1]
	Parameter WIDTH bound to: 108 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PISO_buffer' (9#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PIPO_buffer' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv:1]
	Parameter SIZE bound to: 120 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PIPO_buffer' (10#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv:1]
WARNING: [Synth 8-6014] Unused sequential element data_reg_reg was removed.  [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'modulator_v2' (11#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'MMCM' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/.Xil/Vivado-9184-DESKTOP-SN1TKTU/realtime/MMCM_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MMCM' (12#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/.Xil/Vivado-9184-DESKTOP-SN1TKTU/realtime/MMCM_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv:1]
	Parameter N bound to: 12 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (13#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/clock_divider.sv:1]
WARNING: [Synth 8-3848] Net reset in module/entity transmitter does not have driver. [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/transmitter.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (14#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/transmitter.sv:6]
INFO: [Synth 8-6157] synthesizing module 'reciever' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv:3]
INFO: [Synth 8-6157] synthesizing module 'signal_demodulator' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/signal_demodulator.sv:4]
	Parameter DELAY bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'demod_mult' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/.Xil/Vivado-9184-DESKTOP-SN1TKTU/realtime/demod_mult_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'demod_mult' (15#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/.Xil/Vivado-9184-DESKTOP-SN1TKTU/realtime/demod_mult_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (12) of module 'demod_mult' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/signal_demodulator.sv:29]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (12) of module 'demod_mult' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/signal_demodulator.sv:30]
INFO: [Synth 8-6157] synthesizing module 'FIFO_buffer' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/FIFO_buffer.sv:1]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter COUNT bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO_buffer' (16#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/FIFO_buffer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'signal_demodulator' (17#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/signal_demodulator.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cross_correlation_binary' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/cross_correlation_binary.sv:5]
	Parameter SAMPLE_COUNT bound to: 40 - type: integer 
	Parameter THRESHOLD bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modulator_v2__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv:4]
	Parameter BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PISO_buffer__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PISO_buffer__parameterized0' (17#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv:1]
WARNING: [Synth 8-6014] Unused sequential element data_reg_reg was removed.  [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'modulator_v2__parameterized0' (17#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/transmitter/modulator_v2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tree_adder' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
	Parameter N bound to: 40 - type: integer 
	Parameter WIDTH_IN bound to: 1 - type: integer 
	Parameter WIDTH_OUT bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tree_adder__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
	Parameter N bound to: 20 - type: integer 
	Parameter WIDTH_IN bound to: 1 - type: integer 
	Parameter WIDTH_OUT bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tree_adder__parameterized1' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
	Parameter N bound to: 10 - type: integer 
	Parameter WIDTH_IN bound to: 1 - type: integer 
	Parameter WIDTH_OUT bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tree_adder__parameterized2' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
	Parameter N bound to: 5 - type: integer 
	Parameter WIDTH_IN bound to: 1 - type: integer 
	Parameter WIDTH_OUT bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tree_adder__parameterized3' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
	Parameter N bound to: 2 - type: integer 
	Parameter WIDTH_IN bound to: 1 - type: integer 
	Parameter WIDTH_OUT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tree_adder__parameterized3' (18#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tree_adder__parameterized2' (18#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tree_adder__parameterized1' (18#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tree_adder__parameterized0' (18#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'tree_adder' (18#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/tree_adder.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'cross_correlation_binary' (19#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/cross_correlation_binary.sv:5]
WARNING: [Synth 8-689] width (12) of port connection 'signal' does not match port width (1) of module 'cross_correlation_binary' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv:37]
WARNING: [Synth 8-7023] instance 'cross_binary' of module 'cross_correlation_binary' has 4 connections declared, but only 3 given [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv:34]
INFO: [Synth 8-6157] synthesizing module 'reciever_buffer' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/reciever_buffer.sv:4]
	Parameter WIDTH bound to: 104 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ring_buffer__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv:1]
	Parameter SIZE bound to: 104 - type: integer 
	Parameter WIDTH bound to: 104 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ring_buffer__parameterized0' (19#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/ring_buffer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'unsort' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/unsort.sv:4]
	Parameter SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'unsort' (20#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/unsort.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'reciever_buffer' (21#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/reciever_buffer.sv:4]
WARNING: [Synth 8-689] width (80) of port connection 'sys_packet' does not match port width (64) of module 'reciever_buffer' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv:49]
INFO: [Synth 8-6157] synthesizing module 'CDC_sync__parameterized1' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv:1]
	Parameter WIDTH bound to: 80 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CDC_sync__parameterized1' (21#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/CDC_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PIPO_buffer__parameterized0' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv:1]
	Parameter SIZE bound to: 80 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PIPO_buffer__parameterized0' (21#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PIPO_buffer.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_fast_write' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PISO_buffer__parameterized1' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv:1]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PISO_buffer__parameterized1' (21#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/core/PISO_buffer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'uart_fast_write' (22#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/reciever/uart_fast_write.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reciever' (23#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv:3]
WARNING: [Synth 8-7023] instance 'rx' of module 'reciever' has 6 connections declared, but only 3 given [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/testbench.sv:23]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/testbench.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'testbench' (24#1) [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/testbench.sv:3]
WARNING: [Synth 8-3917] design testbench has port led0 driven by constant 0
WARNING: [Synth 8-3331] design reciever_buffer has unconnected port clear
WARNING: [Synth 8-3331] design tree_adder__parameterized3 has unconnected port clk
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[9][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[8][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[7][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[6][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[5][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[4][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[3][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[2][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[1][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized1 has unconnected port data_in[0][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[19][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[18][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[17][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[16][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[15][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[14][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[13][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[12][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[11][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[10][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[9][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[8][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[7][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[6][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[5][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[4][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[3][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[2][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[1][0]
WARNING: [Synth 8-3331] design tree_adder__parameterized0 has unconnected port data_in[0][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[39][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[38][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[37][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[36][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[35][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[34][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[33][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[32][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[31][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[30][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[29][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[28][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[27][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[26][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[25][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[24][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[23][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[22][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[21][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[20][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[19][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[18][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[17][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[16][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[15][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[14][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[13][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[12][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[11][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[10][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[9][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[8][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[7][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[6][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[5][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[4][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[3][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[2][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[1][0]
WARNING: [Synth 8-3331] design tree_adder has unconnected port data_in[0][0]
WARNING: [Synth 8-3331] design byte_packet_buffer has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 769.410 ; gain = 243.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 769.410 ; gain = 243.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 769.410 ; gain = 243.781
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc] for cell 'tx/transmitter_MMCM'
Finished Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc] for cell 'tx/transmitter_MMCM'
Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc] for cell 'rx/reciever_MMCM'
WARNING: [Constraints 18-619] A clock with name 'sysclk' already exists, overwriting the previous clock with the same name. [c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc] for cell 'rx/reciever_MMCM'
Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/src/ip/demod_mult/demod_mult/demod_mult_in_context.xdc] for cell 'rx/demod/demod_slice'
Finished Parsing XDC File [c:/Users/Steph/Documents/Dev/Verilog/BPSK/src/ip/demod_mult/demod_mult/demod_mult_in_context.xdc] for cell 'rx/demod/demod_slice'
Parsing XDC File [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t testbench.xdc]
Finished Parsing XDC File [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t testbench.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xdc/cmod35t testbench.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 916.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 916.602 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'rx/demod/demod_slice' at clock pin 'CLK' is different from the actual clock period '7.407', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sysclk. (constraint file  c:/Users/Steph/Documents/Dev/Verilog/BPSK/project_files/testbench/testbench.srcs/sources_1/ip/MMCM/MMCM/MMCM_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for rx/reciever_MMCM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for tx/transmitter_MMCM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rx/demod/demod_slice. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rx/cross_binary/adder/left' (tree_adder__parameterized0) to 'rx/cross_binary/adder/right'
INFO: [Synth 8-223] decloning instance 'rx/cross_binary/adder/left/left' (tree_adder__parameterized1) to 'rx/cross_binary/adder/left/right'
INFO: [Synth 8-223] decloning instance 'rx/cross_binary/adder/left/left/left' (tree_adder__parameterized2) to 'rx/cross_binary/adder/left/left/right'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	              120 Bit    Registers := 6     
	              108 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 4     
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 179   
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 153   
	                1 Bit    Registers := 80    
+---Muxes : 
	   2 Input    120 Bit        Muxes := 5     
	   2 Input    108 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 57    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ring_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module uart_fast_read 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module CDC_sync 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module CDC_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module edge_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module byte_packet_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module comparison_base_r 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module comparison_base_r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
Module comparison_merge_r__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 4     
Module comparison_merge_r__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 16    
	                1 Bit    Registers := 4     
Module comparison_merge_r 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 32    
	                3 Bit    Registers := 32    
	                1 Bit    Registers := 4     
Module PISO_buffer 
Detailed RTL Component Info : 
+---Registers : 
	              108 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    108 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PIPO_buffer 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
+---Muxes : 
	   2 Input    120 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module modulator_v2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module FIFO_buffer 
Detailed RTL Component Info : 
+---Registers : 
	              120 Bit    Registers := 1     
Module signal_demodulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module PISO_buffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module modulator_v2__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module tree_adder__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
Module tree_adder__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
Module tree_adder__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module tree_adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
Module tree_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
Module cross_correlation_binary 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     40 Bit         XORs := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module unsort 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module reciever_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module CDC_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module PIPO_buffer__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PISO_buffer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_fast_write 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module reciever 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'comparison/sort_top/sort_bottom/comparator_base/done_reg' into 'comparison/sort_top/sort_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:30]
INFO: [Synth 8-4471] merging register 'comparison/sort_top/merge_bottom/comparator_base/done_reg' into 'comparison/sort_top/merge_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/sort_top/(null)[1].merge_surface_i/done_reg' into 'comparison/sort_top/(null)[0].merge_surface_i/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/sort_bottom/sort_bottom/comparator_base/done_reg' into 'comparison/sort_bottom/sort_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/sort_bottom/merge_bottom/comparator_base/done_reg' into 'comparison/sort_bottom/merge_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:30]
INFO: [Synth 8-4471] merging register 'comparison/sort_bottom/(null)[1].merge_surface_i/done_reg' into 'comparison/sort_bottom/(null)[0].merge_surface_i/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:30]
INFO: [Synth 8-4471] merging register 'comparison/sort_bottom/sorter_ready_reg' into 'comparison/sort_top/sorter_ready_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:33]
INFO: [Synth 8-4471] merging register 'comparison/merge_top/sort_bottom/comparator_base/done_reg' into 'comparison/merge_top/sort_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:30]
INFO: [Synth 8-4471] merging register 'comparison/merge_top/merge_bottom/comparator_base/done_reg' into 'comparison/merge_top/merge_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/merge_top/(null)[1].merge_surface_i/done_reg' into 'comparison/merge_top/(null)[0].merge_surface_i/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/merge_bottom/sort_bottom/comparator_base/done_reg' into 'comparison/merge_bottom/sort_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:30]
INFO: [Synth 8-4471] merging register 'comparison/merge_bottom/merge_bottom/comparator_base/done_reg' into 'comparison/merge_bottom/merge_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/merge_bottom/(null)[1].merge_surface_i/done_reg' into 'comparison/merge_bottom/(null)[0].merge_surface_i/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/merge_bottom/sorter_ready_reg' into 'comparison/merge_top/sorter_ready_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_merge_r.sv:33]
INFO: [Synth 8-4471] merging register 'comparison/(null)[1].merge_surface_i/done_reg' into 'comparison/(null)[0].merge_surface_i/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/(null)[2].merge_surface_i/done_reg' into 'comparison/(null)[0].merge_surface_i/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/(null)[3].merge_surface_i/done_reg' into 'comparison/(null)[0].merge_surface_i/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:54]
INFO: [Synth 8-4471] merging register 'comparison/sort_bottom/sort_top/comparator_base/done_reg' into 'comparison/sort_top/sort_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:30]
INFO: [Synth 8-4471] merging register 'comparison/merge_bottom/sort_top/comparator_base/done_reg' into 'comparison/merge_top/sort_top/comparator_base/done_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/sorting/register/comparison_base_r.sv:30]
INFO: [Synth 8-4471] merging register 'led0_reg_reg' into 'demod/started_reg' [C:/Users/Steph/Documents/Dev/Verilog/BPSK/src/modules/reciever.sv:90]
WARNING: [Synth 8-3917] design testbench has port led0 driven by constant 0
WARNING: [Synth 8-3331] design byte_packet_buffer has unconnected port reset
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[10]' (FD) to 'tx/buffer_sync/meta_stable_reg[0]'
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[3]' (FD) to 'tx/buffer_sync/meta_stable_reg[7]'
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[9]' (FD) to 'tx/buffer_sync/meta_stable_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[8]' (FD) to 'tx/buffer_sync/meta_stable_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[7]' (FD) to 'tx/buffer_sync/meta_stable_reg[3]'
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[6]' (FD) to 'tx/buffer_sync/meta_stable_reg[4]'
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[5]' (FD) to 'tx/buffer_sync/meta_stable_reg[5]'
INFO: [Synth 8-3886] merging instance 'tx/uart_rx/buffer/buffer_reg[4]' (FD) to 'tx/buffer_sync/meta_stable_reg[6]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[0][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[1][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[3][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[2][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[7][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[6][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[4][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[5][2]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[0][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[1][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[3][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[2][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[7][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[6][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[4][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[5][1]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[0][0]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[1][0]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[3][0]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[2][0]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[7][0]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/index_in_buffer_reg[6][0]' (FDE) to 'tx/packet_sorter/comparison/index_in_buffer_reg[4][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/index_in_buffer_reg[4][0] )
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[0][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[1][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[3][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[3][2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[0][2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[1][2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[0][1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[1][1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[3][1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[3][1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[0][1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[1][1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[0][0]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[1][0]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[3][0]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[2][0]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_done_reg' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/sort_done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/(null)[0].merge_surface_i/done_reg' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/merge_surface_done_reg' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/merge_surface_done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/merge_top/comparator_base/done_reg' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/merge_top/comparator_base/done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/done_reg' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/merge_top/sort_done_reg' (FDRE) to 'tx/packet_sorter/comparison/merge_bottom/sort_done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/merge_top/(null)[0].merge_surface_i/done_reg' (FDRE) to 'tx/packet_sorter/comparison/merge_bottom/(null)[0].merge_surface_i/done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/merge_top/merge_surface_done_reg' (FDRE) to 'tx/packet_sorter/comparison/merge_bottom/merge_surface_done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/merge_top/merge_top/comparator_base/done_reg' (FDRE) to 'tx/packet_sorter/comparison/merge_bottom/merge_top/comparator_base/done_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/merge_top/done_reg' (FDRE) to 'tx/packet_sorter/comparison/merge_bottom/done_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/index_in_buffer_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_top/index_in_buffer_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_bottom/comparator_base/out_b_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_bottom/comparator_base/out_a_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_top/comparator_base/out_b_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_top/comparator_base/out_a_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_bottom/comparator_base/out_a_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_bottom/comparator_base/out_a_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_top/comparator_base/out_a_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_top/comparator_base/out_a_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_bottom/comparator_base/out_a_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_bottom/comparator_base/out_b_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_top/comparator_base/out_a_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_bottom/comparator_base/out_b_index_reg[1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_bottom/comparator_base/out_a_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_top/comparator_base/out_b_index_reg[1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_top/comparator_base/out_a_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_top/comparator_base/out_a_index_reg[1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_bottom/comparator_base/out_a_index_reg[1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_bottom/comparator_base/out_b_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[1][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[3][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[0][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[2][2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[0][2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[3][2]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[1][1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[3][1]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[2][1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[0][1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/sort_top/comparator_base/out_a_index_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/sort_bottom/comparator_base/out_a_index_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_top/sort_bottom/comparator_base/out_b_index_reg[1] )
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[2][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/sort_index_buffer_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_top/sort_index_buffer_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_a_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/(null)[0].merge_surface_i/out_b_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_a_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/(null)[1].merge_surface_i/out_b_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[0][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[1][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[3][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/(null)[1].merge_surface_i/out_b_index_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/(null)[0].merge_surface_i/out_b_index_reg[2] )
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[3][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/surface_index_buffer_reg[2][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/surface_index_buffer_reg[2][2] )
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/merge_bottom/comparator_base/out_a_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/merge_bottom/comparator_base/out_b_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/merge_top/comparator_base/out_b_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/merge_top/comparator_base/out_a_index_reg[2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_out_reg[0][2]' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/index_out_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_out_reg[3][2]' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/index_out_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_index_buffer_reg[0][2]' (FDE) to 'tx/packet_sorter/comparison/sort_index_buffer_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_index_buffer_reg[3][2]' (FDE) to 'tx/packet_sorter/comparison/sort_index_buffer_reg[2][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/merge_bottom/comparator_base/out_b_index_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_bottom/merge_top/comparator_base/out_a_index_reg[2] )
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_out_reg[1][2]' (FDRE) to 'tx/packet_sorter/comparison/sort_bottom/index_out_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_index_buffer_reg[1][2]' (FDE) to 'tx/packet_sorter/comparison/sort_index_buffer_reg[2][2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tx/packet_sorter/\comparison/sort_index_buffer_reg[2][2] )
INFO: [Synth 8-3886] merging instance 'rx/cross_binary/reference/reset_old_reg' (FD) to 'rx/demod/sine_table/reset_p/old_reg'
INFO: [Synth 8-3886] merging instance 'rx/buffer/buffer/buffer_reg[0]' (FDE) to 'rx/pio_reg_reg'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/index_in_buffer_reg[3][0]' (FDE) to 'tx/packet_sorter/comparison/sort_top/index_in_buffer_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_bottom/comparator_base/out_b_index_reg[2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_top/comparator_base/out_a_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_bottom/sort_top/comparator_base/out_a_index_reg[1]' (FDE) to 'tx/packet_sorter/comparison/sort_top/sort_top/comparator_base/out_b_index_reg[1]'
INFO: [Synth 8-3886] merging instance 'tx/packet_sorter/comparison/sort_top/sort_index_buffer_reg[1][2]' (FDE) to 'tx/packet_sorter/comparison/sort_bottom/sort_index_buffer_reg[2][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'tx/transmitter_MMCM/clk_carrier' to pin 'tx/transmitter_MMCM/bbstub_clk_carrier/O'
WARNING: [Synth 8-565] redefining clock 'sysclk'
INFO: [Synth 8-5578] Moved timing constraint from pin 'rx/reciever_MMCM/clk_carrier' to pin 'rx/reciever_MMCM/bbstub_clk_carrier/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 919.586 ; gain = 393.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 922.523 ; gain = 396.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 922.523 ; gain = 396.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 922.523 ; gain = 396.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 922.523 ; gain = 396.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 922.523 ; gain = 396.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 922.523 ; gain = 396.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|reciever    | demod/signal_buf_2_reg[11]      | 11     | 12    | NO           | NO                 | YES               | 12     | 0       | 
|reciever    | demod/sine_table/buffer_reg[70] | 4      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|reciever    | demod/sine_table/buffer_reg[59] | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |MMCM          |         2|
|2     |demod_mult    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |MMCM       |     1|
|2     |MMCM__1    |     1|
|3     |demod_mult |     1|
|4     |BUFG       |     1|
|5     |CARRY4     |    54|
|6     |LUT1       |    30|
|7     |LUT2       |   130|
|8     |LUT3       |   593|
|9     |LUT4       |   921|
|10    |LUT5       |    22|
|11    |LUT6       |    50|
|12    |MUXF7      |    11|
|13    |SRL16E     |    18|
|14    |FDRE       |  2869|
|15    |FDSE       |    68|
|16    |IBUF       |     1|
|17    |OBUF       |     2|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------+--------------------------------------+------+
|      |Instance                              |Module                                |Cells |
+------+--------------------------------------+--------------------------------------+------+
|1     |top                                   |                                      |  4804|
|2     |  tx                                  |transmitter                           |  3404|
|3     |    buffer                            |byte_packet_buffer                    |   148|
|4     |      buffer_edge                     |edge_pulse_50                         |     2|
|5     |    packet_sorter                     |sorter                                |  2441|
|6     |      comparison                      |comparison_merge_r                    |  2440|
|7     |        \(null)[0].merge_surface_i    |comparison_base_r                     |    56|
|8     |        \(null)[1].merge_surface_i    |comparison_base_r_8                   |    53|
|9     |        \(null)[2].merge_surface_i    |comparison_base_r_9                   |    53|
|10    |        \(null)[3].merge_surface_i    |comparison_base_r_10                  |    52|
|11    |        merge_bottom                  |comparison_merge_r__parameterized0    |   506|
|12    |          \(null)[0].merge_surface_i  |comparison_base_r_40                  |    57|
|13    |          \(null)[1].merge_surface_i  |comparison_base_r_41                  |    54|
|14    |          merge_bottom                |comparison_merge_r__parameterized1_42 |    54|
|15    |            comparator_base           |comparison_base_r_49                  |    54|
|16    |          merge_top                   |comparison_merge_r__parameterized1_43 |    55|
|17    |            comparator_base           |comparison_base_r_48                  |    55|
|18    |          sort_bottom                 |comparison_merge_r__parameterized2_44 |    53|
|19    |            comparator_base           |comparison_base_r__parameterized0_47  |    53|
|20    |          sort_top                    |comparison_merge_r__parameterized1_45 |    53|
|21    |            comparator_base           |comparison_base_r_46                  |    53|
|22    |        merge_top                     |comparison_merge_r__parameterized0_11 |   501|
|23    |          \(null)[0].merge_surface_i  |comparison_base_r_30                  |    53|
|24    |          \(null)[1].merge_surface_i  |comparison_base_r_31                  |    53|
|25    |          merge_bottom                |comparison_merge_r__parameterized1_32 |    53|
|26    |            comparator_base           |comparison_base_r_39                  |    53|
|27    |          merge_top                   |comparison_merge_r__parameterized1_33 |    53|
|28    |            comparator_base           |comparison_base_r_38                  |    53|
|29    |          sort_bottom                 |comparison_merge_r__parameterized2_34 |    53|
|30    |            comparator_base           |comparison_base_r__parameterized0_37  |    53|
|31    |          sort_top                    |comparison_merge_r__parameterized1_35 |    58|
|32    |            comparator_base           |comparison_base_r_36                  |    58|
|33    |        sort_bottom                   |comparison_merge_r__parameterized3    |   444|
|34    |          \(null)[0].merge_surface_i  |comparison_base_r__parameterized0_20  |    52|
|35    |          \(null)[1].merge_surface_i  |comparison_base_r__parameterized0_21  |    50|
|36    |          merge_bottom                |comparison_merge_r__parameterized2_22 |    49|
|37    |            comparator_base           |comparison_base_r__parameterized0_29  |    49|
|38    |          merge_top                   |comparison_merge_r__parameterized2_23 |    52|
|39    |            comparator_base           |comparison_base_r__parameterized0_28  |    52|
|40    |          sort_bottom                 |comparison_merge_r__parameterized1_24 |    44|
|41    |            comparator_base           |comparison_base_r_27                  |    44|
|42    |          sort_top                    |comparison_merge_r__parameterized2_25 |    44|
|43    |            comparator_base           |comparison_base_r__parameterized0_26  |    44|
|44    |        sort_top                      |comparison_merge_r__parameterized0_12 |   446|
|45    |          \(null)[0].merge_surface_i  |comparison_base_r_13                  |    48|
|46    |          \(null)[1].merge_surface_i  |comparison_base_r_14                  |    49|
|47    |          merge_bottom                |comparison_merge_r__parameterized1    |    49|
|48    |            comparator_base           |comparison_base_r_19                  |    49|
|49    |          merge_top                   |comparison_merge_r__parameterized1_15 |    50|
|50    |            comparator_base           |comparison_base_r_18                  |    50|
|51    |          sort_bottom                 |comparison_merge_r__parameterized2    |    45|
|52    |            comparator_base           |comparison_base_r__parameterized0     |    45|
|53    |          sort_top                    |comparison_merge_r__parameterized1_16 |    50|
|54    |            comparator_base           |comparison_base_r_17                  |    50|
|55    |      sorter_edge                     |edge_pulse_7                          |     1|
|56    |    signal_modulator                  |modulator_v2                          |   747|
|57    |      data_stream                     |PISO_buffer                           |   218|
|58    |      sine_table                      |PIPO_buffer__2                        |   242|
|59    |        reset_p                       |edge_pulse_6                          |   122|
|60    |      shift_sine_table                |PIPO_buffer__3                        |   242|
|61    |        reset_p                       |edge_pulse_5                          |   122|
|62    |    buffer_sync                       |CDC_sync                              |    38|
|63    |    clk_divider                       |clock_divider_4                       |    11|
|64    |    uart_rx                           |uart_fast_read                        |    14|
|65    |      buffer                          |ring_buffer                           |     5|
|66    |    write_sync                        |CDC_sync__parameterized0              |     4|
|67    |  rx                                  |reciever                              |  1397|
|68    |    PIPO                              |PIPO_buffer__parameterized0           |    86|
|69    |      reset_p                         |edge_pulse_3                          |     2|
|70    |    buffer                            |reciever_buffer                       |   433|
|71    |      buffer                          |ring_buffer__parameterized0           |   107|
|72    |      unsorter                        |unsort                                |   237|
|73    |        reset_edge                    |edge_pulse_2                          |    12|
|74    |    clock2                            |clock_divider                         |    11|
|75    |    cross_binary                      |cross_correlation_binary              |   515|
|76    |      reference                       |modulator_v2__parameterized0          |   515|
|77    |        data_stream                   |PISO_buffer__parameterized0           |    10|
|78    |        sine_table                    |PIPO_buffer__4                        |   242|
|79    |          reset_p                     |edge_pulse_1                          |   122|
|80    |        shift_sine_table              |PIPO_buffer                           |   242|
|81    |          reset_p                     |edge_pulse_0                          |   122|
|82    |    demod                             |signal_demodulator                    |   313|
|83    |      signal_FIFO                     |FIFO_buffer                           |    12|
|84    |      sine_table                      |PIPO_buffer__5                        |   127|
|85    |        reset_p                       |edge_pulse                            |     2|
|86    |    uart_out                          |uart_fast_write                       |    35|
|87    |      PISO                            |PISO_buffer__parameterized1           |    24|
+------+--------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 922.523 ; gain = 396.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 922.523 ; gain = 246.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 922.523 ; gain = 396.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 933.199 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 89 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 933.199 ; gain = 642.410
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 933.199 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Steph/Documents/Dev/Verilog/BPSK/xpr/testbench/testbench.runs/synth_1/testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file testbench_utilization_synth.rpt -pb testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 21 17:01:08 2020...
