

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Fri Sep 20 17:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gemm.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  10610602|  10610602|  35.333 ms|  35.333 ms|  10610603|  10610603|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                           |                                                 |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                          Instance                         |                      Module                     |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_kernel_Pipeline_VITIS_LOOP_31_2_fu_80                  |kernel_Pipeline_VITIS_LOOP_31_2                  |      227|      227|  0.756 us|  0.756 us|    227|    227|       no|
        |grp_kernel_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_88  |kernel_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4  |    52821|    52821|  0.176 ms|  0.176 ms|  52821|  52821|       no|
        +-----------------------------------------------------------+-------------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |  10610601|  10610601|     53053|          -|          -|   200|        no|
        +-------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       76|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     9|     1290|      800|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      181|    -|
|Register             |        -|     -|       69|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|     1359|     1057|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                      Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U17                          |fmul_32ns_32ns_32_4_max_dsp_1                    |        0|   3|  143|   78|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_31_2_fu_80                  |kernel_Pipeline_VITIS_LOOP_31_2                  |        0|   0|  165|  123|    0|
    |grp_kernel_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_88  |kernel_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4  |        0|   6|  982|  599|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                 |        0|   9| 1290|  800|    0|
    +-----------------------------------------------------------+-------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_124_p2  |         +|   0|  0|  23|          16|           8|
    |add_ln30_fu_130_p2    |         +|   0|  0|  15|           8|           1|
    |empty_fu_163_p2       |         -|   0|  0|  23|          16|          16|
    |icmp_ln30_fu_114_p2   |      icmp|   0|  0|  15|           8|           7|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  76|          48|          32|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |C_address0     |  14|          3|   16|         48|
    |C_address1     |  14|          3|   16|         48|
    |C_ce0          |  14|          3|    1|          3|
    |C_ce1          |  14|          3|    1|          3|
    |C_d0           |  14|          3|   32|         96|
    |C_we0          |  14|          3|    1|          3|
    |ap_NS_fsm      |  37|          7|    1|          7|
    |grp_fu_215_ce  |  14|          3|    1|          3|
    |grp_fu_215_p0  |  14|          3|   32|         96|
    |grp_fu_215_p1  |  14|          3|   32|         96|
    |i_fu_64        |   9|          2|    8|         16|
    |phi_mul_fu_60  |   9|          2|   16|         32|
    +---------------+----+-----------+-----+-----------+
    |Total          | 181|         38|  157|        451|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                               |   6|   0|    6|          0|
    |empty_reg_210                                                           |  12|   0|   16|          4|
    |grp_kernel_Pipeline_VITIS_LOOP_31_2_fu_80_ap_start_reg                  |   1|   0|    1|          0|
    |grp_kernel_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_88_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_194                                                             |   8|   0|    8|          0|
    |i_fu_64                                                                 |   8|   0|    8|          0|
    |icmp_ln30_reg_200                                                       |   1|   0|    1|          0|
    |phi_mul_fu_60                                                           |  16|   0|   16|          0|
    |phi_mul_load_reg_204                                                    |  16|   0|   16|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   |  69|   0|   73|          4|
    +------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|        kernel|  return value|
|alpha       |   in|   32|     ap_none|         alpha|        scalar|
|beta        |   in|   32|     ap_none|          beta|        scalar|
|C_address0  |  out|   16|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   32|   ap_memory|             C|         array|
|C_address1  |  out|   16|   ap_memory|             C|         array|
|C_ce1       |  out|    1|   ap_memory|             C|         array|
|C_q1        |   in|   32|   ap_memory|             C|         array|
|A_address0  |  out|   16|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   16|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

