library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity CONTADOR is
    port(
        clock, reset : in std_logic;
        EN : in std_logic;
		  start: in std_logic;
        count : out std_logic_vector(4 downto 0)
    );
end entity;

architecture CONTADOR_arch of CONTADOR is

    signal cnt_int : integer range 0 to 35;
    
    begin
	 	 Start : process (start);
				begin
					if (Start= '1') then
						cnt_int <= 35;
					end if;
			end process;
			
        Counter : process(clock, reset)
            begin
                if (reset = '0') then
                    cnt_int <= 0;
                elsif (clock'event and clock='1') then
                    if (EN = '1') then
                        cnt_int <= 0;
                    else
                        cnt_int <= cnt_int - 1;
                    end if;
                end if;
            end process;
			Start : process (start);
				begin
					if (Start= '1') then
						cnt_int <= 15
					end if;
			end process;
        count <= std_logic_vector(to_signed(cnt_int, 4));
end CONTADOR_arch;