
                         Lattice Mapping Report File

Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.2.0.3.0
Mapped on: Thu Dec  4 12:44:22 2025

Design Information
------------------

Command line:   map -pdc C:/Users/ekendrick/Documents/GitHub/e155-project/e155_p
     roject_fpga/pins.pdc -i e155_project_fpga_impl_1_syn.udb -o
     e155_project_fpga_impl_1_map.udb -mp e155_project_fpga_impl_1.mrp -hierrpt
     -gui -msgset C:/Users/ekendrick/Documents/GitHub/e155-project/e155_project_
     fpga/promote.xml

Design Summary
--------------

   Number of slice registers: 556 out of  5280 (11%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           719 out of  5280 (14%)
      Number of logic LUT4s:             312
      Number of inserted feedthru LUT4s: 149
      Number of ripple logic:            129 (258 LUT4s)
   Number of IO sites used:   3 out of 39 (8%)
      Number of IO sites used for general PIO: 3
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 3 out of 36 (8%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 3 out of 39 (8%)
   Number of DSPs:             1 out of 8 (13%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk: 445 loads, 445 rising, 0 falling (Driver: Pin
     hf_osc.osc_inst/CLKHF)
   Number of Clock Enables:  4
      Net VCC_net: 1 loads, 0 SLICEs
      Net led_shifter1.n5: 6 loads, 6 SLICEs
      Net led_shifter1.n1945: 144 loads, 144 SLICEs
      Net led_shifter1.single_led.n1760: 150 loads, 150 SLICEs
   Number of LSRs:  11
      Net song_timing1.n178: 17 loads, 17 SLICEs
      Net song_timing1.n14[0]: 1 loads, 1 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net servo.n186: 17 loads, 17 SLICEs
      Net servo.counter_high.n182: 17 loads, 17 SLICEs
      Net led_shifter1.n1974: 144 loads, 144 SLICEs
      Net led_shifter1.n1964: 6 loads, 6 SLICEs
      Net led_shifter1.single_led.n9_c: 6 loads, 6 SLICEs
      Net led_shifter1.single_led.n194: 17 loads, 17 SLICEs
      Net led_shifter1.single_led.n190: 17 loads, 17 SLICEs
      Net led_shifter1.single_led.n1962: 1 loads, 1 SLICEs
      Net led_shifter1.delay_counter.n174: 17 loads, 17 SLICEs
   Top 10 highest fanout non-clock nets:
      Net led_shifter1.single_led.n9_c: 151 loads
      Net led_shifter1.single_led.n1760: 150 loads
      Net led_shifter1.n1945: 144 loads
      Net led_shifter1.n1974: 144 loads
      Net VCC_net: 27 loads
      Net led_shifter1.single_led.n190: 17 loads
      Net led_shifter1.single_led.n194: 17 loads
      Net servo.counter_high.n182: 17 loads
      Net servo.n186: 17 loads
      Net song_timing1.n178: 17 loads





   Number of warnings:  4
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

WARNING <1026001> - map: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_p
     roject_fpga/pins.pdc (3) : No port matched 'servo_down'.
WARNING <1027013> - map: No port matched 'servo_down'.
WARNING <1026001> - map: C:/Users/ekendrick/Documents/GitHub/e155-project/e155_p
     roject_fpga/pins.pdc (3) : Can't resolve object 'servo_down' in constraint
     'ldc_set_location -site {9} [get_ports servo_down]'.
WARNING <1011001> - map: Remove invalid constraint 'ldc_set_location -site {9}
     [get_ports servo_down]'.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| song_start          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| to_light            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| servo_signal        | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+





                                    Page 2





Removed logic
-------------

Block hf_osc.vlo_inst was optimized away.

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            hf_osc.osc_inst
  Power UP:                            NODE     VCC_net
  Enable Signal:                       NODE     VCC_net
  OSC Output:                          NODE     clk
  DIV Setting:                                  01

ASIC Components
---------------

Instance Name: servo/mult_21
         Type: DSP
Instance Name: hf_osc.osc_inst
         Type: HFOSC

Constraint Summary
------------------

   Total number of constraints: 5
   Total number of constraints dropped: 1
   Dropped constraint is:
     ldc_set_location -site {9} [get_ports servo_down]

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 78 MB
Checksum -- map: c2c6e1bdda4c26e8826e6be5a85d5128b96f49






















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
