$date
	Mon Jul  6 12:40:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module posedge_trig_toggle_TB $end
$var wire 1 ! y $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module trig $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#50
1!
1"
#100
0"
#150
1"
#200
0"
#250
1"
#300
0"
#350
1"
#400
0"
1#
#450
0!
1"
#500
0"
#550
1"
#600
0"
#650
1"
#700
0"
#750
1"
#800
0"
