# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../../cv32e40p-vivado_synthesis/bhv" --include "../../../../../../cv32e40p-vivado_synthesis/example_tb/core/hwlp_test" --include "../../../../../../cv32e40p-vivado_synthesis/example_tb/core/mem_stall" --include "../../../../../../cv32e40p-vivado_synthesis/example_tb/core/interrupt" \
"tb_top2_time_synth.v" \

sv xil_defaultlib  --include "../../../../../../cv32e40p-vivado_synthesis/bhv" --include "../../../../../../cv32e40p-vivado_synthesis/example_tb/core/hwlp_test" --include "../../../../../../cv32e40p-vivado_synthesis/example_tb/core/mem_stall" --include "../../../../../../cv32e40p-vivado_synthesis/example_tb/core/interrupt" \
"../../../../../../cv32e40p-vivado_synthesis/example_tb/core/tb_top2.sv" \

# Do not sort compile order
nosort
