// Seed: 1664690696
module module_0 (
    id_1
);
  output id_1;
  assign id_1 = id_1 & 1;
  type_3(
      1
  );
  assign id_1 = 1;
  logic id_2 = id_1;
endmodule
module module_1 (
    output logic id_0
    , id_2,
    output logic id_1
);
  logic id_4 = id_4;
  timeprecision 1ps;
  assign id_3 = 1;
  logic id_5;
  logic id_6;
  assign id_4 = id_5;
  logic id_7;
endmodule
