****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 17:44:51 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0125     -0.0125

  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_1_/CP (DFCNQND1BWP16P90CPD)                        0.0154      0.9300    0.0000     -0.0125 r    (48.54,7.63)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_1_/QN (DFCNQND1BWP16P90CPD)                        0.0195      0.9120    0.0446      0.0321 r    (48.29,7.63)      s, n
  n46 (net)                                                                               3      0.0046
  U490/A1 (OAI22D6BWP16P90CPD)                                                                               0.0195      0.9300    0.0001      0.0322 r    (50.37,9.36)
  U490/ZN (OAI22D6BWP16P90CPD)                                                                               0.0057      0.9120    0.0064      0.0386 f    (49.86,9.36)
  n129 (net)                                                                              1      0.0011
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_1_/D (DFCNQND1BWP16P90CPD)                         0.0057      0.9300    0.0000      0.0386 f    (46.78,7.66)      s, n
  data arrival time                                                                                                                            0.0386

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0045     -0.0045
  clock reconvergence pessimism                                                                                                   -0.0079     -0.0124
  i_img2_jtag_tap_i_img2_jtag_tap_controller_ir_reg_i_reg_1_/CP (DFCNQND1BWP16P90CPD)                        0.0159      1.0700    0.0000     -0.0124 r    (48.54,7.63)      s, n
  clock uncertainty                                                                                                                0.0430      0.0306
  library hold time                                                                                                      1.0000    0.0098      0.0404
  data required time                                                                                                                           0.0404
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0404
  data arrival time                                                                                                                           -0.0386
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                            -0.0018



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  tdi (in)                                                                                                   0.0040      0.9120    0.0009      0.5009 f    (61.75,13.65)
  tdi (net)                                                                               1      0.0013
  FTB_1__41/I (BUFFSKND1BWP16P90CPD)                                                                         0.0040      0.9300    0.0000      0.5010 f    (58.76,11.66)     s
  FTB_1__41/Z (BUFFSKND1BWP16P90CPD)                                                                         0.0319      0.9120    0.0228      0.5237 f    (58.91,11.66)     s
  aps_rename_31_ (net)                                                                    7      0.0110
  ZBUF_4_inst_53/I (BUFFD12BWP16P90CPDULVT)                                                                  0.0319      0.9300    0.0014      0.5251 f    (59.02,20.88)
  ZBUF_4_inst_53/Z (BUFFD12BWP16P90CPDULVT)                                                                  0.0194      0.9120    0.0202      0.5453 f    (59.81,20.88)
  dbg_datf_si[0] (net)                                                                    1      0.1009
  dbg_datf_si[0] (out)                                                                                       0.0200      0.9300    0.0039      0.5493 f    (61.75,16.05)
  data arrival time                                                                                                                            0.5493

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0430      0.0430
  output external delay                                                                                                           -0.5000     -0.4570
  data required time                                                                                                                          -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4570
  data arrival time                                                                                                                           -0.5493
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  1.0063



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  trstn (in)                                                                                                 0.0298      0.9120    0.0137      0.5137 r    (61.75,11.49)
  trstn (net)                                                                            23      0.0362
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                                         0.0304      0.9300    0.0011      0.5148 r    (55.18,11.14)     s, n
  data arrival time                                                                                                                            0.5148

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0047     -0.0047
  clock reconvergence pessimism                                                                                                   -0.0000     -0.0047
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                                          0.0158      1.0700    0.0000     -0.0047 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                                                0.0430      0.0383
  library hold time                                                                                                      1.0000    0.0241      0.0624
  data required time                                                                                                                           0.0624
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0624
  data arrival time                                                                                                                           -0.5148
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4524



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0136     -0.0136

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                                              0.0171      0.9300    0.0000     -0.0136 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                                               0.0121      0.9120    0.0317      0.0181 r    (56.39,23.76)     s, n
  n408 (net)                                                                              2      0.0037
  BUFT_RR_176/I (BUFFD12BWP16P90CPDULVT)                                                                     0.0121      0.9300    0.0002      0.0183 r    (59.02,22.03)
  BUFT_RR_176/Z (BUFFD12BWP16P90CPDULVT)                                                                     0.0202      0.9120    0.0179      0.0362 r    (59.81,22.03)
  dbg_resetn_flevel[0] (net)                                                              1      0.1009
  dbg_resetn_flevel[0] (out)                                                                                 0.0207      0.9300    0.0039      0.0401 r    (61.75,16.77)
  data arrival time                                                                                                                            0.0401

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0430      0.0430
  output external delay                                                                                                           -0.5000     -0.4570
  data required time                                                                                                                          -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4570
  data arrival time                                                                                                                           -0.0401
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4972



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0168     -0.0168

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                                              0.0275      0.9300    0.0000     -0.0168 r    (54.30,29.52)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                                               0.0244      0.9420    0.0682      0.0514 f    (54.05,29.52)     s, n
  n407 (net)                                                                              2      0.0063
  U523/A2 (AOI22D1BWP16P90CPD)                                                                               0.0244      0.9300    0.0016      0.0530 f    (58.18,26.16)
  U523/ZN (AOI22D1BWP16P90CPD)                                                                               0.0141      0.9420    0.0174      0.0704 r    (58.05,26.08)
  n246 (net)                                                                              1      0.0011
  U524/B (IOAI21D1BWP16P90CPD)                                                                               0.0141      0.9300    0.0001      0.0705 r    (54.58,26.00)
  U524/ZN (IOAI21D1BWP16P90CPD)                                                                              0.0186      0.9420    0.0175      0.0880 f    (54.44,26.05)
  n113 (net)                                                                              1      0.0013
  i_img2_jtag_attn_cont_shift_reg_reg_1_/D (DFCNQD1BWP16P90CPD)                                              0.0186      0.9300    0.0002      0.0882 f    (48.40,26.61)     s, n
  data arrival time                                                                                                                            0.0882

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0087     -0.0087
  clock reconvergence pessimism                                                                                                   -0.0070     -0.0157
  i_img2_jtag_attn_cont_shift_reg_reg_1_/CP (DFCNQD1BWP16P90CPD)                                             0.0279      1.0700    0.0000     -0.0157 r    (50.07,26.64)     s, n
  clock uncertainty                                                                                                                0.0530      0.0373
  library hold time                                                                                                      1.0000    0.0268      0.0641
  data required time                                                                                                                           0.0641
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0641
  data arrival time                                                                                                                           -0.0882
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.0241



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  tdi (in)                                                                                                   0.0078      0.9420    0.0018      0.5018 f    (61.75,13.65)
  tdi (net)                                                                               1      0.0013
  FTB_1__41/I (BUFFSKND1BWP16P90CPD)                                                                         0.0078      0.9300    0.0001      0.5019 f    (58.76,11.66)     s
  FTB_1__41/Z (BUFFSKND1BWP16P90CPD)                                                                         0.0645      0.9420    0.0453      0.5472 f    (58.91,11.66)     s
  aps_rename_31_ (net)                                                                    7      0.0109
  ZBUF_4_inst_53/I (BUFFD12BWP16P90CPDULVT)                                                                  0.0648      0.9300    0.0037      0.5508 f    (59.02,20.88)
  ZBUF_4_inst_53/Z (BUFFD12BWP16P90CPDULVT)                                                                  0.0315      0.9420    0.0341      0.5850 f    (59.81,20.88)
  dbg_datf_si[0] (net)                                                                    1      0.1008
  dbg_datf_si[0] (out)                                                                                       0.0352      0.9300    0.0126      0.5976 f    (61.75,16.05)
  data arrival time                                                                                                                            0.5976

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0530      0.0530
  output external delay                                                                                                           -0.5000     -0.4470
  data required time                                                                                                                          -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4470
  data arrival time                                                                                                                           -0.5976
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  1.0446



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  trstn (in)                                                                                                 0.0544      0.9420    0.0230      0.5230 r    (61.75,11.49)
  trstn (net)                                                                            23      0.0370
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                                         0.0573      0.9300    0.0038      0.5268 r    (55.18,11.14)     s, n
  data arrival time                                                                                                                            0.5268

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0097     -0.0097
  clock reconvergence pessimism                                                                                                   -0.0000     -0.0097
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                                          0.0261      1.0700    0.0000     -0.0097 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                                                0.0530      0.0433
  library hold time                                                                                                      1.0000    0.0581      0.1015
  data required time                                                                                                                           0.1015
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.1015
  data arrival time                                                                                                                           -0.5268
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4253



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0170     -0.0170

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                                              0.0275      0.9300    0.0000     -0.0170 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                                               0.0206      0.9420    0.0614      0.0444 r    (56.39,23.76)     s, n
  n408 (net)                                                                              2      0.0037
  BUFT_RR_176/I (BUFFD12BWP16P90CPDULVT)                                                                     0.0206      0.9300    0.0005      0.0449 r    (59.02,22.03)
  BUFT_RR_176/Z (BUFFD12BWP16P90CPDULVT)                                                                     0.0302      0.9420    0.0290      0.0739 r    (59.81,22.03)
  dbg_resetn_flevel[0] (net)                                                              1      0.1008
  dbg_resetn_flevel[0] (out)                                                                                 0.0341      0.9300    0.0126      0.0866 r    (61.75,16.77)
  data arrival time                                                                                                                            0.0866

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0530      0.0530
  output external delay                                                                                                           -0.5000     -0.4470
  data required time                                                                                                                          -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4470
  data arrival time                                                                                                                           -0.0866
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.5336



  Startpoint: i_img2_jtag_tap_idcode_reg_reg_25_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_idcode_reg_reg_24_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0079     -0.0079

  i_img2_jtag_tap_idcode_reg_reg_25_/CP (DFCNQD1BWP16P90CPDILVT)                                             0.0126      0.9300    0.0000     -0.0079 r    (33.78,7.63)      s, n
  i_img2_jtag_tap_idcode_reg_reg_25_/Q (DFCNQD1BWP16P90CPDILVT)                                              0.0060      0.9270    0.0388      0.0310 f    (33.53,7.63)      s, n
  i_img2_jtag_tap_idcode_reg[25] (net)                                                    1      0.0010
  copt_h_inst_1280/I (BUFFSKPD4BWP16P90CPD)                                                                  0.0060      0.9300    0.0001      0.0311 f    (30.78,7.06)
  copt_h_inst_1280/Z (BUFFSKPD4BWP16P90CPD)                                                                  0.0051      0.9270    0.0142      0.0453 f    (31.00,7.06)
  copt_net_180 (net)                                                                      1      0.0007
  U418/A1 (INR2D1BWP16P90CPD)                                                                                0.0051      0.9300    0.0000      0.0453 f    (30.68,6.51)
  U418/ZN (INR2D1BWP16P90CPD)                                                                                0.0083      0.9270    0.0126      0.0578 f    (30.54,6.48)
  n293 (net)                                                                              1      0.0010
  i_img2_jtag_tap_idcode_reg_reg_24_/D (DFCNQD1BWP16P90CPDILVT)                                              0.0083      0.9300    0.0001      0.0579 f    (28.33,7.66)      s, n
  data arrival time                                                                                                                            0.0579

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0011     -0.0011
  clock reconvergence pessimism                                                                                                   -0.0056     -0.0067
  i_img2_jtag_tap_idcode_reg_reg_24_/CP (DFCNQD1BWP16P90CPDILVT)                                             0.0131      1.0700    0.0000     -0.0067 r    (30.00,7.63)      s, n
  clock uncertainty                                                                                                                0.0480      0.0413
  library hold time                                                                                                      1.0000    0.0094      0.0507
  data required time                                                                                                                           0.0507
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0507
  data arrival time                                                                                                                           -0.0579
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.0072



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  tdi (in)                                                                                                   0.0055      0.9270    0.0013      0.5013 f    (61.75,13.65)
  tdi (net)                                                                               1      0.0013
  FTB_1__41/I (BUFFSKND1BWP16P90CPD)                                                                         0.0055      0.9300    0.0001      0.5014 f    (58.76,11.66)     s
  FTB_1__41/Z (BUFFSKND1BWP16P90CPD)                                                                         0.0465      0.9270    0.0318      0.5331 f    (58.91,11.66)     s
  aps_rename_31_ (net)                                                                    7      0.0110
  ZBUF_4_inst_53/I (BUFFD12BWP16P90CPDULVT)                                                                  0.0469      0.9300    0.0024      0.5355 f    (59.02,20.88)
  ZBUF_4_inst_53/Z (BUFFD12BWP16P90CPDULVT)                                                                  0.0257      0.9270    0.0265      0.5621 f    (59.81,20.88)
  dbg_datf_si[0] (net)                                                                    1      0.1009
  dbg_datf_si[0] (out)                                                                                       0.0275      0.9300    0.0078      0.5699 f    (61.75,16.05)
  data arrival time                                                                                                                            0.5699

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0480      0.0480
  output external delay                                                                                                           -0.5000     -0.4520
  data required time                                                                                                                          -0.4520
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4520
  data arrival time                                                                                                                           -0.5699
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  1.0219



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  input external delay                                                                                                             0.5000      0.5000

  trstn (in)                                                                                                 0.0397      0.9270    0.0171      0.5171 r    (61.75,11.49)
  trstn (net)                                                                            23      0.0370
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                                         0.0412      0.9300    0.0024      0.5195 r    (55.18,11.14)     s, n
  data arrival time                                                                                                                            0.5195

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0057     -0.0057
  clock reconvergence pessimism                                                                                                   -0.0000     -0.0057
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                                          0.0204      1.0700    0.0000     -0.0057 r    (56.01,11.09)     s, n
  clock uncertainty                                                                                                                0.0480      0.0423
  library hold time                                                                                                      1.0000    0.0363      0.0786
  data required time                                                                                                                           0.0786
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                           0.0786
  data arrival time                                                                                                                           -0.5195
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.4409



  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                                Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (propagated)                                                                                                -0.0120     -0.0120

  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPDILVT)                                              0.0217      0.9300    0.0000     -0.0120 r    (56.64,23.76)     s, n
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPDILVT)                                               0.0159      0.9270    0.0439      0.0319 r    (56.39,23.76)     s, n
  n408 (net)                                                                              2      0.0037
  BUFT_RR_176/I (BUFFD12BWP16P90CPDULVT)                                                                     0.0159      0.9300    0.0003      0.0323 r    (59.02,22.03)
  BUFT_RR_176/Z (BUFFD12BWP16P90CPDULVT)                                                                     0.0248      0.9270    0.0229      0.0552 r    (59.81,22.03)
  dbg_resetn_flevel[0] (net)                                                              1      0.1009
  dbg_resetn_flevel[0] (out)                                                                                 0.0267      0.9300    0.0079      0.0631 r    (61.75,16.77)
  data arrival time                                                                                                                            0.0631

  clock clock (rise edge)                                                                                                          0.0000      0.0000
  clock network delay (ideal)                                                                                                      0.0000      0.0000
  clock reconvergence pessimism                                                                                                   -0.0000      0.0000
  clock uncertainty                                                                                                                0.0480      0.0480
  output external delay                                                                                                           -0.5000     -0.4520
  data required time                                                                                                                          -0.4520
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          -0.4520
  data arrival time                                                                                                                           -0.0631
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                  0.5150


1
