.. _supported_hdl_labels:

Supported HDL labels
====================

.. csv-table:: Supported HDL labels
    :header: "VHDL", "Verilog/SV"
    :widths: auto
    :align: center

    "Entity description", "Module description"
    "Ports", "Ports"
    "Generics", "Parameters"
    "Constants", "Constants"
    "Signals", "regs/wires"
    "Processes", "Always"
    "Instances", "Instances"
    "Functions", "Functions"
    "Types", "Types"

Entity/module description
-------------------------

.. image:: images/labels/entity_vhdl.png

Ports
-----

Generics/parameters
-------------------

Constants
---------

Signals
-------

.. image:: images/labels/signal_vhdl.png


Processes/always
----------------

.. image:: images/labels/proc_verilog.png
.. image:: images/labels/proc_vhdl.png
    :align: center

Instances
---------

Functions
---------

Types
-----
