# Hierarchical-Design-of-a-4-1-Multiplexer-Using-2-1-MUX-Modules-in-Verilog
Designed a 4:1 multiplexer using 2:1 MUX modules in Verilog to demonstrate modular and hierarchical hardware design. Verified functionality using a custom testbench and simulated on EDA Playground. Showcases structural modeling and digital logic principles.
