// Seed: 1638541603
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input wor id_3
);
  wire id_5;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd26
) (
    output wand id_0,
    input wand _id_1,
    inout wire id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input tri0 id_6,
    input wire id_7,
    input tri1 id_8,
    input tri id_9,
    input wire id_10,
    output supply0 id_11
    , id_13
);
  logic [1 : id_1] id_14;
  ;
  integer id_15 = 1'b0;
  and primCall (id_0, id_2, id_14, id_9, id_8, id_7);
  wire id_16;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
