<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: I2S_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_i2_s___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">I2S_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_s___peripheral__access__layer___g_r_o_u_p.html">I2S Peripheral Access Layer</a> &raquo; <a class="el" href="group___i2_s__structs___g_r_o_u_p.html">I2S struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ac267d105f56a5a51a2f96ca821c3e4a7">TCSR</a></td></tr>
<tr class="memdesc:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: SAI Transmit Control Register  <a href="#ac267d105f56a5a51a2f96ca821c3e4a7">More...</a><br /></td></tr>
<tr class="separator:ac267d105f56a5a51a2f96ca821c3e4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402dc49c093c976d36ae655ab62d0df5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a402dc49c093c976d36ae655ab62d0df5">TCR1</a></td></tr>
<tr class="memdesc:a402dc49c093c976d36ae655ab62d0df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: SAI Transmit Configuration 1 Register  <a href="#a402dc49c093c976d36ae655ab62d0df5">More...</a><br /></td></tr>
<tr class="separator:a402dc49c093c976d36ae655ab62d0df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a4134a86cc4b66d8d7e59fed43bf833ca">TCR2</a></td></tr>
<tr class="memdesc:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">0008: SAI Transmit Configuration 2 Register  <a href="#a4134a86cc4b66d8d7e59fed43bf833ca">More...</a><br /></td></tr>
<tr class="separator:a4134a86cc4b66d8d7e59fed43bf833ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a79413b288cefdce2291865b42c6a31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a3a79413b288cefdce2291865b42c6a31">TCR3</a></td></tr>
<tr class="memdesc:a3a79413b288cefdce2291865b42c6a31"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: SAI Transmit Configuration 3 Register  <a href="#a3a79413b288cefdce2291865b42c6a31">More...</a><br /></td></tr>
<tr class="separator:a3a79413b288cefdce2291865b42c6a31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae01402cc631b47ce8128465aa287e6df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ae01402cc631b47ce8128465aa287e6df">TCR4</a></td></tr>
<tr class="memdesc:ae01402cc631b47ce8128465aa287e6df"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: SAI Transmit Configuration 4 Register  <a href="#ae01402cc631b47ce8128465aa287e6df">More...</a><br /></td></tr>
<tr class="separator:ae01402cc631b47ce8128465aa287e6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91337041fca47b36ff4f31f29cb273bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a91337041fca47b36ff4f31f29cb273bf">TCR5</a></td></tr>
<tr class="memdesc:a91337041fca47b36ff4f31f29cb273bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: SAI Transmit Configuration 5 Register  <a href="#a91337041fca47b36ff4f31f29cb273bf">More...</a><br /></td></tr>
<tr class="separator:a91337041fca47b36ff4f31f29cb273bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0d2ed7846b81e95718527b295ed9cfd"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ae0d2ed7846b81e95718527b295ed9cfd">RESERVED_0</a> [8]</td></tr>
<tr class="separator:ae0d2ed7846b81e95718527b295ed9cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9379a7df85dece6455e6a9fdee38b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a4b9379a7df85dece6455e6a9fdee38b1">TDR</a> [2]</td></tr>
<tr class="memdesc:a4b9379a7df85dece6455e6a9fdee38b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0020: Transmit Data Register  <a href="#a4b9379a7df85dece6455e6a9fdee38b1">More...</a><br /></td></tr>
<tr class="separator:a4b9379a7df85dece6455e6a9fdee38b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3184630603192886fe7c8f85cd0da6"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#abd3184630603192886fe7c8f85cd0da6">RESERVED_1</a> [24]</td></tr>
<tr class="separator:abd3184630603192886fe7c8f85cd0da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31a800a6f9528237c89326fb95c4694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ac31a800a6f9528237c89326fb95c4694">TFR</a> [2]</td></tr>
<tr class="memdesc:ac31a800a6f9528237c89326fb95c4694"><td class="mdescLeft">&#160;</td><td class="mdescRight">0040: SAI Transmit FIFO Register  <a href="#ac31a800a6f9528237c89326fb95c4694">More...</a><br /></td></tr>
<tr class="separator:ac31a800a6f9528237c89326fb95c4694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fe50f244820b25b8d97135603c77b5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a53fe50f244820b25b8d97135603c77b5">RESERVED_2</a> [24]</td></tr>
<tr class="separator:a53fe50f244820b25b8d97135603c77b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a2ddc0ba302f2eeb23c02a94fabab1af1">TMR</a></td></tr>
<tr class="memdesc:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0060: SAI Transmit Mask Register  <a href="#a2ddc0ba302f2eeb23c02a94fabab1af1">More...</a><br /></td></tr>
<tr class="separator:a2ddc0ba302f2eeb23c02a94fabab1af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6751ded0be94b1f27c4782a1df9483d1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a6751ded0be94b1f27c4782a1df9483d1">RESERVED_3</a> [28]</td></tr>
<tr class="separator:a6751ded0be94b1f27c4782a1df9483d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a3e9f96292f8fdc9b1b74b67e4f9f2b96">RCSR</a></td></tr>
<tr class="memdesc:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">0080: SAI Receive Control Register  <a href="#a3e9f96292f8fdc9b1b74b67e4f9f2b96">More...</a><br /></td></tr>
<tr class="separator:a3e9f96292f8fdc9b1b74b67e4f9f2b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77ddbd77c8641790f011e95f040dc221"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a77ddbd77c8641790f011e95f040dc221">RCR1</a></td></tr>
<tr class="memdesc:a77ddbd77c8641790f011e95f040dc221"><td class="mdescLeft">&#160;</td><td class="mdescRight">0084: SAI Receive Configuration 1 Register  <a href="#a77ddbd77c8641790f011e95f040dc221">More...</a><br /></td></tr>
<tr class="separator:a77ddbd77c8641790f011e95f040dc221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0bdbdf0882c75715cd446c6d677ace2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ac0bdbdf0882c75715cd446c6d677ace2">RCR2</a></td></tr>
<tr class="memdesc:ac0bdbdf0882c75715cd446c6d677ace2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0088: SAI Receive Configuration 2 Register  <a href="#ac0bdbdf0882c75715cd446c6d677ace2">More...</a><br /></td></tr>
<tr class="separator:ac0bdbdf0882c75715cd446c6d677ace2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d721096f492566c33c2354f7630624f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a4d721096f492566c33c2354f7630624f">RCR3</a></td></tr>
<tr class="memdesc:a4d721096f492566c33c2354f7630624f"><td class="mdescLeft">&#160;</td><td class="mdescRight">008C: SAI Receive Configuration 3 Register  <a href="#a4d721096f492566c33c2354f7630624f">More...</a><br /></td></tr>
<tr class="separator:a4d721096f492566c33c2354f7630624f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f97512ded526be9f3672d7db6793ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a29f97512ded526be9f3672d7db6793ac">RCR4</a></td></tr>
<tr class="memdesc:a29f97512ded526be9f3672d7db6793ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">0090: SAI Receive Configuration 4 Register  <a href="#a29f97512ded526be9f3672d7db6793ac">More...</a><br /></td></tr>
<tr class="separator:a29f97512ded526be9f3672d7db6793ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd777b7e9dafd3fd7185f034aab4b50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#affd777b7e9dafd3fd7185f034aab4b50">RCR5</a></td></tr>
<tr class="memdesc:affd777b7e9dafd3fd7185f034aab4b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">0094: SAI Receive Configuration 5 Register  <a href="#affd777b7e9dafd3fd7185f034aab4b50">More...</a><br /></td></tr>
<tr class="separator:affd777b7e9dafd3fd7185f034aab4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a106b10d2e03ebb44b60900eb1192e02f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a106b10d2e03ebb44b60900eb1192e02f">RESERVED_4</a> [8]</td></tr>
<tr class="separator:a106b10d2e03ebb44b60900eb1192e02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fa2f4592fa25d0dfd1dfecdd44b2b2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a8fa2f4592fa25d0dfd1dfecdd44b2b2e">RDR</a> [2]</td></tr>
<tr class="memdesc:a8fa2f4592fa25d0dfd1dfecdd44b2b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">00A0: SAI Receive Data Register  <a href="#a8fa2f4592fa25d0dfd1dfecdd44b2b2e">More...</a><br /></td></tr>
<tr class="separator:a8fa2f4592fa25d0dfd1dfecdd44b2b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a6189508bdc00093df01f1fdd7e880"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#af4a6189508bdc00093df01f1fdd7e880">RESERVED_5</a> [24]</td></tr>
<tr class="separator:af4a6189508bdc00093df01f1fdd7e880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac861684c5690d60103e39557930706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#adac861684c5690d60103e39557930706">RFR</a> [2]</td></tr>
<tr class="memdesc:adac861684c5690d60103e39557930706"><td class="mdescLeft">&#160;</td><td class="mdescRight">00C0: SAI Receive FIFO Register  <a href="#adac861684c5690d60103e39557930706">More...</a><br /></td></tr>
<tr class="separator:adac861684c5690d60103e39557930706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58135cfdbc4e9cde3364ff4e069518da"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a58135cfdbc4e9cde3364ff4e069518da">RESERVED_6</a> [24]</td></tr>
<tr class="separator:a58135cfdbc4e9cde3364ff4e069518da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b55d0a250082bacc98cb3845769560"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#ab2b55d0a250082bacc98cb3845769560">RMR</a></td></tr>
<tr class="memdesc:ab2b55d0a250082bacc98cb3845769560"><td class="mdescLeft">&#160;</td><td class="mdescRight">00E0: SAI Receive Mask Register  <a href="#ab2b55d0a250082bacc98cb3845769560">More...</a><br /></td></tr>
<tr class="separator:ab2b55d0a250082bacc98cb3845769560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814063bdea9047b69486bd1073ea8113"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a814063bdea9047b69486bd1073ea8113">RESERVED_7</a> [28]</td></tr>
<tr class="separator:a814063bdea9047b69486bd1073ea8113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1120f8317764b1cd8d7b624175c13a15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#a1120f8317764b1cd8d7b624175c13a15">MCR</a></td></tr>
<tr class="memdesc:a1120f8317764b1cd8d7b624175c13a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">0100: SAI MCLK Control Register  <a href="#a1120f8317764b1cd8d7b624175c13a15">More...</a><br /></td></tr>
<tr class="separator:a1120f8317764b1cd8d7b624175c13a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec34525af6f820dc003963ede5542ef1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_s___type.html#aec34525af6f820dc003963ede5542ef1">MDR</a></td></tr>
<tr class="memdesc:aec34525af6f820dc003963ede5542ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0104: SAI MCLK Divide Register  <a href="#aec34525af6f820dc003963ede5542ef1">More...</a><br /></td></tr>
<tr class="separator:aec34525af6f820dc003963ede5542ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a1120f8317764b1cd8d7b624175c13a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1120f8317764b1cd8d7b624175c13a15">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0100: SAI MCLK Control Register </p>

</div>
</div>
<a id="aec34525af6f820dc003963ede5542ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec34525af6f820dc003963ede5542ef1">&#9670;&nbsp;</a></span>MDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::MDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0104: SAI MCLK Divide Register </p>

</div>
</div>
<a id="a77ddbd77c8641790f011e95f040dc221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77ddbd77c8641790f011e95f040dc221">&#9670;&nbsp;</a></span>RCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0084: SAI Receive Configuration 1 Register </p>

</div>
</div>
<a id="ac0bdbdf0882c75715cd446c6d677ace2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0bdbdf0882c75715cd446c6d677ace2">&#9670;&nbsp;</a></span>RCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0088: SAI Receive Configuration 2 Register </p>

</div>
</div>
<a id="a4d721096f492566c33c2354f7630624f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d721096f492566c33c2354f7630624f">&#9670;&nbsp;</a></span>RCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>008C: SAI Receive Configuration 3 Register </p>

</div>
</div>
<a id="a29f97512ded526be9f3672d7db6793ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f97512ded526be9f3672d7db6793ac">&#9670;&nbsp;</a></span>RCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0090: SAI Receive Configuration 4 Register </p>

</div>
</div>
<a id="affd777b7e9dafd3fd7185f034aab4b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affd777b7e9dafd3fd7185f034aab4b50">&#9670;&nbsp;</a></span>RCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0094: SAI Receive Configuration 5 Register </p>

</div>
</div>
<a id="a3e9f96292f8fdc9b1b74b67e4f9f2b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e9f96292f8fdc9b1b74b67e4f9f2b96">&#9670;&nbsp;</a></span>RCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0080: SAI Receive Control Register </p>

</div>
</div>
<a id="a8fa2f4592fa25d0dfd1dfecdd44b2b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fa2f4592fa25d0dfd1dfecdd44b2b2e">&#9670;&nbsp;</a></span>RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RDR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00A0: SAI Receive Data Register </p>

</div>
</div>
<a id="ae0d2ed7846b81e95718527b295ed9cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0d2ed7846b81e95718527b295ed9cfd">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd3184630603192886fe7c8f85cd0da6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd3184630603192886fe7c8f85cd0da6">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_1[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53fe50f244820b25b8d97135603c77b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fe50f244820b25b8d97135603c77b5">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_2[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6751ded0be94b1f27c4782a1df9483d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6751ded0be94b1f27c4782a1df9483d1">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_3[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a106b10d2e03ebb44b60900eb1192e02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a106b10d2e03ebb44b60900eb1192e02f">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_4[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4a6189508bdc00093df01f1fdd7e880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a6189508bdc00093df01f1fdd7e880">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_5[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58135cfdbc4e9cde3364ff4e069518da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58135cfdbc4e9cde3364ff4e069518da">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_6[24]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a814063bdea9047b69486bd1073ea8113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a814063bdea9047b69486bd1073ea8113">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t I2S_Type::RESERVED_7[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adac861684c5690d60103e39557930706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac861684c5690d60103e39557930706">&#9670;&nbsp;</a></span>RFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::RFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00C0: SAI Receive FIFO Register </p>

</div>
</div>
<a id="ab2b55d0a250082bacc98cb3845769560"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2b55d0a250082bacc98cb3845769560">&#9670;&nbsp;</a></span>RMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::RMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00E0: SAI Receive Mask Register </p>

</div>
</div>
<a id="a402dc49c093c976d36ae655ab62d0df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402dc49c093c976d36ae655ab62d0df5">&#9670;&nbsp;</a></span>TCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: SAI Transmit Configuration 1 Register </p>

</div>
</div>
<a id="a4134a86cc4b66d8d7e59fed43bf833ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4134a86cc4b66d8d7e59fed43bf833ca">&#9670;&nbsp;</a></span>TCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0008: SAI Transmit Configuration 2 Register </p>

</div>
</div>
<a id="a3a79413b288cefdce2291865b42c6a31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a79413b288cefdce2291865b42c6a31">&#9670;&nbsp;</a></span>TCR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: SAI Transmit Configuration 3 Register </p>

</div>
</div>
<a id="ae01402cc631b47ce8128465aa287e6df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae01402cc631b47ce8128465aa287e6df">&#9670;&nbsp;</a></span>TCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: SAI Transmit Configuration 4 Register </p>

</div>
</div>
<a id="a91337041fca47b36ff4f31f29cb273bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91337041fca47b36ff4f31f29cb273bf">&#9670;&nbsp;</a></span>TCR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCR5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: SAI Transmit Configuration 5 Register </p>

</div>
</div>
<a id="ac267d105f56a5a51a2f96ca821c3e4a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac267d105f56a5a51a2f96ca821c3e4a7">&#9670;&nbsp;</a></span>TCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: SAI Transmit Control Register </p>

</div>
</div>
<a id="a4b9379a7df85dece6455e6a9fdee38b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9379a7df85dece6455e6a9fdee38b1">&#9670;&nbsp;</a></span>TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t I2S_Type::TDR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0020: Transmit Data Register </p>

</div>
</div>
<a id="ac31a800a6f9528237c89326fb95c4694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31a800a6f9528237c89326fb95c4694">&#9670;&nbsp;</a></span>TFR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t I2S_Type::TFR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0040: SAI Transmit FIFO Register </p>

</div>
</div>
<a id="a2ddc0ba302f2eeb23c02a94fabab1af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddc0ba302f2eeb23c02a94fabab1af1">&#9670;&nbsp;</a></span>TMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2S_Type::TMR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0060: SAI Transmit Mask Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:40 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
