Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Tue Jun 18 00:39:45 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_circuit_timing_summary_routed.rpt -pb top_level_circuit_timing_summary_routed.pb -rpx top_level_circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level_circuit
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-18  Warning           Missing input or output delay   13          
TIMING-20  Warning           Non-clocked latch               109         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21139)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21139)
----------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[0]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: io_cont/chip_select_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read1_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: processor/id/read2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[0][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[10][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[11][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[12][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[13][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[14][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[15][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[16][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[17][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[18][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[19][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[1][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[20][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[21][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[22][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[23][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[24][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[25][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[26][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[27][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[28][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[29][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[2][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[30][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[31][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[32][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[33][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[34][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[35][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[36][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[37][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[38][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[39][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[3][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[40][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[41][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[42][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[43][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[44][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[45][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[46][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[47][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[48][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[49][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[4][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[50][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[51][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[52][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[53][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[54][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[55][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[56][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[57][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[58][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[59][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[5][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[60][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[61][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[62][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[63][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[64][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[65][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[66][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[67][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[68][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[69][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[6][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[70][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[71][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[72][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[73][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[74][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[75][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[76][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[77][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[78][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[79][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[7][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[80][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[81][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[82][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[83][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[84][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[85][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[86][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[87][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[88][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[89][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[8][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[90][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[91][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[92][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[93][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[94][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[95][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[96][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[97][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[98][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[99][2][6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][1]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][2]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][3]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][5]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][0][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][1][6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: processor/memory/memory_reg[9][2][6]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[0]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[1]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[2]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[3]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[4]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[5]/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: processor/registers/IP_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     43.216        0.000                      0                 4560        0.165        0.000                      0                 4560       41.160        0.000                       0                  2284  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        43.216        0.000                      0                 4502        0.165        0.000                      0                 4502       41.160        0.000                       0                  2284  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             78.951        0.000                      0                   58        0.212        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       43.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             43.216ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[52][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.858ns  (logic 7.128ns (18.828%)  route 30.730ns (81.172%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.289 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    38.542    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    38.876 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    39.451    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    39.777 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    40.800    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    40.952 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.718    44.670    processor/memory/D[6]
    SLICE_X9Y46          FDRE                                         r  processor/memory/memory_reg[52][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.442    88.120    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  processor/memory/memory_reg[52][0][6]/C
                         clock pessimism              0.070    88.191    
                         clock uncertainty           -0.035    88.155    
    SLICE_X9Y46          FDRE (Setup_fdre_C_D)       -0.269    87.886    processor/memory/memory_reg[52][0][6]
  -------------------------------------------------------------------
                         required time                         87.886    
                         arrival time                         -44.670    
  -------------------------------------------------------------------
                         slack                                 43.216    

Slack (MET) :             43.341ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[43][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.719ns  (logic 7.128ns (18.898%)  route 30.591ns (81.102%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.289 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    38.542    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    38.876 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    39.451    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    39.777 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    40.800    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    40.952 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.579    44.531    processor/memory/D[6]
    SLICE_X9Y45          FDRE                                         r  processor/memory/memory_reg[43][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.442    88.120    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  processor/memory/memory_reg[43][0][6]/C
                         clock pessimism              0.070    88.191    
                         clock uncertainty           -0.035    88.155    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)       -0.283    87.872    processor/memory/memory_reg[43][0][6]
  -------------------------------------------------------------------
                         required time                         87.872    
                         arrival time                         -44.531    
  -------------------------------------------------------------------
                         slack                                 43.341    

Slack (MET) :             43.507ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[62][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.564ns  (logic 7.128ns (18.975%)  route 30.436ns (81.025%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.289 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    38.542    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    38.876 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    39.451    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    39.777 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    40.800    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    40.952 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.424    44.377    processor/memory/D[6]
    SLICE_X9Y38          FDRE                                         r  processor/memory/memory_reg[62][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.439    88.117    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  processor/memory/memory_reg[62][0][6]/C
                         clock pessimism              0.070    88.188    
                         clock uncertainty           -0.035    88.152    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.269    87.883    processor/memory/memory_reg[62][0][6]
  -------------------------------------------------------------------
                         required time                         87.883    
                         arrival time                         -44.377    
  -------------------------------------------------------------------
                         slack                                 43.507    

Slack (MET) :             43.540ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[46][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.516ns  (logic 7.128ns (19.000%)  route 30.388ns (81.000%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 88.116 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.289 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    38.542    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    38.876 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    39.451    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    39.777 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    40.800    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    40.952 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.376    44.328    processor/memory/D[6]
    SLICE_X9Y37          FDRE                                         r  processor/memory/memory_reg[46][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.438    88.116    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  processor/memory/memory_reg[46][0][6]/C
                         clock pessimism              0.070    88.187    
                         clock uncertainty           -0.035    88.151    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)       -0.283    87.868    processor/memory/memory_reg[46][0][6]
  -------------------------------------------------------------------
                         required time                         87.868    
                         arrival time                         -44.328    
  -------------------------------------------------------------------
                         slack                                 43.540    

Slack (MET) :             43.620ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[40][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.491ns  (logic 7.128ns (19.012%)  route 30.363ns (80.988%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.289 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    38.542    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    38.876 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    39.451    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    39.777 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    40.800    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    40.952 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.351    44.303    processor/memory/D[6]
    SLICE_X8Y40          FDRE                                         r  processor/memory/memory_reg[40][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.440    88.118    processor/memory/clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  processor/memory/memory_reg[40][0][6]/C
                         clock pessimism              0.070    88.189    
                         clock uncertainty           -0.035    88.153    
    SLICE_X8Y40          FDRE (Setup_fdre_C_D)       -0.230    87.923    processor/memory/memory_reg[40][0][6]
  -------------------------------------------------------------------
                         required time                         87.923    
                         arrival time                         -44.303    
  -------------------------------------------------------------------
                         slack                                 43.620    

Slack (MET) :             43.645ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[53][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.621ns  (logic 6.482ns (17.230%)  route 31.139ns (82.770%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.083 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    38.643    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    38.767 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    39.637    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    39.761 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    40.466    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    40.590 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.843    44.433    processor/memory/D[3]
    SLICE_X11Y29         FDRE                                         r  processor/memory/memory_reg[53][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.432    88.110    processor/memory/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  processor/memory/memory_reg[53][0][3]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.067    88.078    processor/memory/memory_reg[53][0][3]
  -------------------------------------------------------------------
                         required time                         88.078    
                         arrival time                         -44.433    
  -------------------------------------------------------------------
                         slack                                 43.645    

Slack (MET) :             43.654ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[55][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.612ns  (logic 6.482ns (17.234%)  route 31.130ns (82.766%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.962ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 88.110 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.083 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    38.643    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    38.767 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    39.637    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    39.761 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    40.466    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    40.590 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.834    44.424    processor/memory/D[3]
    SLICE_X9Y31          FDRE                                         r  processor/memory/memory_reg[55][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.432    88.110    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  processor/memory/memory_reg[55][0][3]/C
                         clock pessimism              0.070    88.181    
                         clock uncertainty           -0.035    88.145    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)       -0.067    88.078    processor/memory/memory_reg[55][0][3]
  -------------------------------------------------------------------
                         required time                         88.078    
                         arrival time                         -44.424    
  -------------------------------------------------------------------
                         slack                                 43.654    

Slack (MET) :             43.659ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[51][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.644ns  (logic 6.482ns (17.219%)  route 31.162ns (82.781%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=1 LUT5=4 LUT6=8 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.083 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    38.643    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    38.767 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    39.637    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    39.761 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    40.466    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    40.590 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.867    44.456    processor/memory/D[3]
    SLICE_X10Y31         FDRE                                         r  processor/memory/memory_reg[51][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.433    88.111    processor/memory/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  processor/memory/memory_reg[51][0][3]/C
                         clock pessimism              0.070    88.182    
                         clock uncertainty           -0.035    88.146    
    SLICE_X10Y31         FDRE (Setup_fdre_C_D)       -0.031    88.115    processor/memory/memory_reg[51][0][3]
  -------------------------------------------------------------------
                         required time                         88.115    
                         arrival time                         -44.456    
  -------------------------------------------------------------------
                         slack                                 43.659    

Slack (MET) :             43.664ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[35][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.476ns  (logic 7.128ns (19.020%)  route 30.348ns (80.980%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 88.186 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.289 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    38.542    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    38.876 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    39.451    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    39.777 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    40.800    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    40.952 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.336    44.288    processor/memory/D[6]
    SLICE_X7Y40          FDRE                                         r  processor/memory/memory_reg[35][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.508    88.186    processor/memory/clk_IBUF_BUFG
    SLICE_X7Y40          FDRE                                         r  processor/memory/memory_reg[35][0][6]/C
                         clock pessimism              0.070    88.257    
                         clock uncertainty           -0.035    88.221    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)       -0.269    87.952    processor/memory/memory_reg[35][0][6]
  -------------------------------------------------------------------
                         required time                         87.952    
                         arrival time                         -44.288    
  -------------------------------------------------------------------
                         slack                                 43.664    

Slack (MET) :             43.679ns  (required time - arrival time)
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/memory/memory_reg[34][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.395ns  (logic 7.128ns (19.061%)  route 30.267ns (80.939%))
  Logic Levels:           28  (CARRY4=6 LUT2=3 LUT3=3 LUT4=2 LUT5=4 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 88.120 - 83.330 ) 
    Source Clock Delay      (SCD):    6.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 r  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 r  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 r  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 r  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 r  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.729    17.606    processor/memory/mem_instruction[0]_218[1]
    SLICE_X24Y24         LUT2 (Prop_lut2_I0_O)        0.124    17.730 r  processor/memory/read2_reg[1]_i_2/O
                         net (fo=7, routed)           0.699    18.428    processor/memory/read2_reg[1]_i_2_n_0
    SLICE_X27Y23         LUT4 (Prop_lut4_I2_O)        0.124    18.552 r  processor/memory/memory[0][0][6]_i_10/O
                         net (fo=5, routed)           0.943    19.495    processor/registers/memory_reg[99][1][0]_0
    SLICE_X30Y26         LUT5 (Prop_lut5_I3_O)        0.124    19.619 r  processor/registers/memory[1][0][6]_i_2/O
                         net (fo=92, routed)          3.110    22.729    processor/registers/freeze_reg_0[2]
    SLICE_X18Y31         LUT3 (Prop_lut3_I1_O)        0.124    22.853 r  processor/registers/memory[0][0][2]_i_18/O
                         net (fo=35, routed)          1.456    24.309    processor/memory/registers[0][2][4]_i_17
    SLICE_X28Y33         MUXF7 (Prop_muxf7_S_O)       0.292    24.601 r  processor/memory/registers_reg[0][2][6]_i_42/O
                         net (fo=1, routed)           1.109    25.710    processor/id/memory[0][1][1]_i_38_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I2_O)        0.297    26.007 r  processor/id/registers[0][2][6]_i_21/O
                         net (fo=5, routed)           0.649    26.656    processor/id/registers[0][2][6]_i_44_0
    SLICE_X29Y28         LUT6 (Prop_lut6_I0_O)        0.124    26.780 r  processor/id/registers[0][2][6]_i_18/O
                         net (fo=3, routed)           0.901    27.681    processor/id/registers[0][2][6]_i_18_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    27.805 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    28.391    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    28.544 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    29.354    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    29.681 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    29.681    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.057 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    30.057    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    30.276 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    31.424    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    31.719 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    33.169    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    33.293 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    33.293    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    33.806 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    33.806    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.129 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    35.401    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    35.707 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    36.329    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    36.453 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    36.453    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.966 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    36.966    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.289 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    38.542    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    38.876 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    39.451    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    39.777 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    40.800    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    40.952 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.255    44.207    processor/memory/D[6]
    SLICE_X9Y44          FDRE                                         r  processor/memory/memory_reg[34][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.442    88.120    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  processor/memory/memory_reg[34][0][6]/C
                         clock pessimism              0.070    88.191    
                         clock uncertainty           -0.035    88.155    
    SLICE_X9Y44          FDRE (Setup_fdre_C_D)       -0.269    87.886    processor/memory/memory_reg[34][0][6]
  -------------------------------------------------------------------
                         required time                         87.886    
                         arrival time                         -44.207    
  -------------------------------------------------------------------
                         slack                                 43.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.586     1.476    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_controller/rx_clk_count_reg[0]/Q
                         net (fo=8, routed)           0.084     1.701    uart_controller/rx_clk_count_reg_n_0_[0]
    SLICE_X35Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.746 r  uart_controller/rx_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.746    uart_controller/rx_clk_count[2]_i_1_n_0
    SLICE_X35Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.855     1.989    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.092     1.581    uart_controller/rx_clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_bit_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.845%)  route 0.088ns (32.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.586     1.476    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  uart_controller/rx_clk_count_reg[1]/Q
                         net (fo=11, routed)          0.088     1.705    uart_controller/rx_clk_count_reg_n_0_[1]
    SLICE_X35Y17         LUT6 (Prop_lut6_I4_O)        0.045     1.750 r  uart_controller/rx_bit_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uart_controller/rx_bit_index[1]_i_1_n_0
    SLICE_X35Y17         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.855     1.989    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  uart_controller/rx_bit_index_reg[1]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.091     1.580    uart_controller/rx_bit_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/temp_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.584     1.474    pl/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pl/position_reg[1]/Q
                         net (fo=27, routed)          0.123     1.737    pl/position_reg_n_0_[1]
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.782 r  pl/temp[0][2]_i_1/O
                         net (fo=2, routed)           0.000     1.782    pl/temp_reg[0][2]
    SLICE_X36Y19         FDRE                                         r  pl/temp_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.853     1.987    pl/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  pl/temp_reg[0][2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.120     1.607    pl/temp_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 pl/position_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/temp_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.584     1.474    pl/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  pl/position_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pl/position_reg[1]/Q
                         net (fo=27, routed)          0.127     1.741    pl/position_reg_n_0_[1]
    SLICE_X36Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.786 r  pl/temp[0][3]_i_1/O
                         net (fo=2, routed)           0.000     1.786    pl/temp_reg[0][3]
    SLICE_X36Y19         FDRE                                         r  pl/temp_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.853     1.987    pl/clk_IBUF_BUFG
    SLICE_X36Y19         FDRE                                         r  pl/temp_reg[0][3]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X36Y19         FDRE (Hold_fdre_C_D)         0.121     1.608    pl/temp_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=8, routed)           0.133     1.752    uart_controller/tx_clk_count_reg_n_0_[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  uart_controller/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.797    uart_controller/FSM_sequential_tx_state[1]_i_1_n_0
    SLICE_X40Y13         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.120     1.612    uart_controller/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_controller/tx_clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/FSM_sequential_tx_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.589     1.479    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y13         FDRE                                         r  uart_controller/tx_clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  uart_controller/tx_clk_count_reg[1]/Q
                         net (fo=8, routed)           0.137     1.756    uart_controller/tx_clk_count_reg_n_0_[1]
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  uart_controller/FSM_sequential_tx_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.801    uart_controller/FSM_sequential_tx_state[2]_i_1_n_0
    SLICE_X40Y13         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.859     1.993    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y13         FDRE                                         r  uart_controller/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism             -0.501     1.492    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.121     1.613    uart_controller/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_controller/rx_clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_controller/rx_clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.860%)  route 0.125ns (40.140%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.586     1.476    uart_controller/clk_IBUF_BUFG
    SLICE_X35Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  uart_controller/rx_clk_count_reg[2]/Q
                         net (fo=11, routed)          0.125     1.742    uart_controller/rx_clk_count_reg_n_0_[2]
    SLICE_X34Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  uart_controller/rx_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    uart_controller/rx_clk_count[0]_i_1_n_0
    SLICE_X34Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.855     1.989    uart_controller/clk_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  uart_controller/rx_clk_count_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.092     1.581    uart_controller/rx_clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ex_handler/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            io_cont/chip_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.583     1.473    ex_handler/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  ex_handler/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.128     1.601 f  ex_handler/done_reg/Q
                         net (fo=4, routed)           0.091     1.692    io_cont/chip_select_reg[1]_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.099     1.791 r  io_cont/chip_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    io_cont/chip_select[1]_i_1_n_0
    SLICE_X34Y20         FDRE                                         r  io_cont/chip_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.852     1.986    io_cont/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  io_cont/chip_select_reg[1]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.092     1.565    io_cont/chip_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_controller/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pl/position_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.876%)  route 0.166ns (47.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.585     1.475    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  uart_controller/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  uart_controller/rx_data_reg[7]/Q
                         net (fo=15, routed)          0.166     1.782    pl/Q[7]
    SLICE_X37Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  pl/position[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    pl/position[1]_i_1_n_0
    SLICE_X37Y19         FDRE                                         r  pl/position_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.853     1.987    pl/clk_IBUF_BUFG
    SLICE_X37Y19         FDRE                                         r  pl/position_reg[1]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X37Y19         FDRE (Hold_fdre_C_D)         0.091     1.600    pl/position_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 ex_handler/done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            io_cont/chip_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.583     1.473    ex_handler/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  ex_handler/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  ex_handler/done_reg/Q
                         net (fo=4, routed)           0.092     1.693    io_cont/chip_select_reg[1]_2
    SLICE_X34Y20         LUT6 (Prop_lut6_I1_O)        0.099     1.792 r  io_cont/chip_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    io_cont/chip_select[0]_i_1_n_0
    SLICE_X34Y20         FDRE                                         r  io_cont/chip_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.852     1.986    io_cont/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  io_cont/chip_select_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.091     1.564    io_cont/chip_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  proc_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y20   ex_handler/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y20   ex_handler/done_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y23   ex_handler/handled_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y23   ex_handler/tx_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y24   ex_handler/tx_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y23   ex_handler/tx_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y23   ex_handler/tx_dv_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X34Y20   io_cont/chip_select_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y20   ex_handler/done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y20   ex_handler/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y20   ex_handler/done_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X34Y20   ex_handler/done_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y23   ex_handler/handled_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y23   ex_handler/handled_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y23   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y23   ex_handler/tx_data_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y24   ex_handler/tx_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y24   ex_handler/tx_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y20   ex_handler/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y20   ex_handler/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y20   ex_handler/done_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X34Y20   ex_handler/done_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y23   ex_handler/handled_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y23   ex_handler/handled_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y23   ex_handler/tx_data_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y23   ex_handler/tx_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y24   ex_handler/tx_data_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y24   ex_handler/tx_data_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.951ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.456ns (9.049%)  route 4.583ns (90.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.583    10.122    processor/registers/reset
    SLICE_X31Y25         FDCE                                         f  processor/registers/registers_reg[1][0][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.431    89.443    processor/registers/CLK
    SLICE_X31Y25         FDCE                                         r  processor/registers/registers_reg[1][0][6]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    89.073    processor/registers/registers_reg[1][0][6]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 78.951    

Slack (MET) :             78.951ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.456ns (9.049%)  route 4.583ns (90.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.583    10.122    processor/registers/reset
    SLICE_X31Y25         FDCE                                         f  processor/registers/registers_reg[1][1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.431    89.443    processor/registers/CLK
    SLICE_X31Y25         FDCE                                         r  processor/registers/registers_reg[1][1][6]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    89.073    processor/registers/registers_reg[1][1][6]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 78.951    

Slack (MET) :             78.951ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][2][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.456ns (9.049%)  route 4.583ns (90.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.583    10.122    processor/registers/reset
    SLICE_X31Y25         FDCE                                         f  processor/registers/registers_reg[1][2][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.431    89.443    processor/registers/CLK
    SLICE_X31Y25         FDCE                                         r  processor/registers/registers_reg[1][2][4]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    89.073    processor/registers/registers_reg[1][2][4]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 78.951    

Slack (MET) :             78.951ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][2][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.039ns  (logic 0.456ns (9.049%)  route 4.583ns (90.951%))
  Logic Levels:           0  
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.583    10.122    processor/registers/reset
    SLICE_X31Y25         FDCE                                         f  processor/registers/registers_reg[1][2][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.431    89.443    processor/registers/CLK
    SLICE_X31Y25         FDCE                                         r  processor/registers/registers_reg[1][2][5]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X31Y25         FDCE (Recov_fdce_C_CLR)     -0.405    89.073    processor/registers/registers_reg[1][2][5]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 78.951    

Slack (MET) :             79.211ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.323     9.862    processor/registers/reset
    SLICE_X29Y24         FDCE                                         f  processor/registers/IP_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.431    89.443    processor/registers/CLK
    SLICE_X29Y24         FDCE                                         r  processor/registers/IP_reg_reg[4]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405    89.073    processor/registers/IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 79.211    

Slack (MET) :             79.211ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.323     9.862    processor/registers/reset
    SLICE_X29Y24         FDCE                                         f  processor/registers/IP_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.431    89.443    processor/registers/CLK
    SLICE_X29Y24         FDCE                                         r  processor/registers/IP_reg_reg[5]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405    89.073    processor/registers/IP_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 79.211    

Slack (MET) :             79.211ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/IP_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.456ns (9.542%)  route 4.323ns (90.458%))
  Logic Levels:           0  
  Clock Path Skew:        1.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.113ns = ( 89.443 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.323     9.862    processor/registers/reset
    SLICE_X29Y24         FDCE                                         f  processor/registers/IP_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.431    89.443    processor/registers/CLK
    SLICE_X29Y24         FDCE                                         r  processor/registers/IP_reg_reg[6]/C
                         clock pessimism              0.070    89.513    
                         clock uncertainty           -0.035    89.478    
    SLICE_X29Y24         FDCE (Recov_fdce_C_CLR)     -0.405    89.073    processor/registers/IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 79.211    

Slack (MET) :             79.230ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.456ns (9.408%)  route 4.391ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 89.444 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.391     9.930    processor/registers/reset
    SLICE_X32Y24         FDCE                                         f  processor/registers/registers_reg[1][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.432    89.444    processor/registers/CLK
    SLICE_X32Y24         FDCE                                         r  processor/registers/registers_reg[1][0][4]/C
                         clock pessimism              0.070    89.514    
                         clock uncertainty           -0.035    89.479    
    SLICE_X32Y24         FDCE (Recov_fdce_C_CLR)     -0.319    89.160    processor/registers/registers_reg[1][0][4]
  -------------------------------------------------------------------
                         required time                         89.160    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                 79.230    

Slack (MET) :             79.230ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.456ns (9.408%)  route 4.391ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 89.444 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.391     9.930    processor/registers/reset
    SLICE_X32Y24         FDCE                                         f  processor/registers/registers_reg[1][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.432    89.444    processor/registers/CLK
    SLICE_X32Y24         FDCE                                         r  processor/registers/registers_reg[1][0][5]/C
                         clock pessimism              0.070    89.514    
                         clock uncertainty           -0.035    89.479    
    SLICE_X32Y24         FDCE (Recov_fdce_C_CLR)     -0.319    89.160    processor/registers/registers_reg[1][0][5]
  -------------------------------------------------------------------
                         required time                         89.160    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                 79.230    

Slack (MET) :             79.230ns  (required time - arrival time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.456ns (9.408%)  route 4.391ns (90.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.114ns = ( 89.444 - 83.330 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.556     5.083    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456     5.539 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          4.391     9.930    processor/registers/reset
    SLICE_X32Y24         FDCE                                         f  processor/registers/registers_reg[1][1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.656    86.381    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.100    86.481 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.439    87.920    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    88.011 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.432    89.444    processor/registers/CLK
    SLICE_X32Y24         FDCE                                         r  processor/registers/registers_reg[1][1][5]/C
                         clock pessimism              0.070    89.514    
                         clock uncertainty           -0.035    89.479    
    SLICE_X32Y24         FDCE (Recov_fdce_C_CLR)     -0.319    89.160    processor/registers/registers_reg[1][1][5]
  -------------------------------------------------------------------
                         required time                         89.160    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                 79.230    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.141ns (8.648%)  route 1.489ns (91.352%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.489     3.077    processor/registers/reset
    SLICE_X30Y19         FDCE                                         f  processor/registers/registers_reg[0][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.825     3.120    processor/registers/CLK
    SLICE_X30Y19         FDCE                                         r  processor/registers/registers_reg[0][1][0]/C
                         clock pessimism             -0.188     2.932    
    SLICE_X30Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.865    processor/registers/registers_reg[0][1][0]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.141ns (8.648%)  route 1.489ns (91.352%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.489     3.077    processor/registers/reset
    SLICE_X30Y19         FDCE                                         f  processor/registers/registers_reg[0][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.825     3.120    processor/registers/CLK
    SLICE_X30Y19         FDCE                                         r  processor/registers/registers_reg[0][1][2]/C
                         clock pessimism             -0.188     2.932    
    SLICE_X30Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.865    processor/registers/registers_reg[0][1][2]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][1][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.141ns (8.648%)  route 1.489ns (91.352%))
  Logic Levels:           0  
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.120ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.489     3.077    processor/registers/reset
    SLICE_X30Y19         FDCE                                         f  processor/registers/registers_reg[0][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.825     3.120    processor/registers/CLK
    SLICE_X30Y19         FDCE                                         r  processor/registers/registers_reg[0][1][3]/C
                         clock pessimism             -0.188     2.932    
    SLICE_X30Y19         FDCE (Remov_fdce_C_CLR)     -0.067     2.865    processor/registers/registers_reg[0][1][3]
  -------------------------------------------------------------------
                         required time                         -2.865    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.277%)  route 1.563ns (91.723%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.563     3.150    processor/registers/reset
    SLICE_X30Y20         FDCE                                         f  processor/registers/registers_reg[1][0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.824     3.119    processor/registers/CLK
    SLICE_X30Y20         FDCE                                         r  processor/registers/registers_reg[1][0][0]/C
                         clock pessimism             -0.188     2.931    
    SLICE_X30Y20         FDCE (Remov_fdce_C_CLR)     -0.067     2.864    processor/registers/registers_reg[1][0][0]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.277%)  route 1.563ns (91.723%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.563     3.150    processor/registers/reset
    SLICE_X30Y20         FDCE                                         f  processor/registers/registers_reg[1][1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.824     3.119    processor/registers/CLK
    SLICE_X30Y20         FDCE                                         r  processor/registers/registers_reg[1][1][0]/C
                         clock pessimism             -0.188     2.931    
    SLICE_X30Y20         FDCE (Remov_fdce_C_CLR)     -0.067     2.864    processor/registers/registers_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.141ns (8.277%)  route 1.563ns (91.723%))
  Logic Levels:           0  
  Clock Path Skew:        1.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.563     3.150    processor/registers/reset
    SLICE_X30Y20         FDCE                                         f  processor/registers/registers_reg[1][1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.824     3.119    processor/registers/CLK
    SLICE_X30Y20         FDCE                                         r  processor/registers/registers_reg[1][1][3]/C
                         clock pessimism             -0.188     2.931    
    SLICE_X30Y20         FDCE (Remov_fdce_C_CLR)     -0.067     2.864    processor/registers/registers_reg[1][1][3]
  -------------------------------------------------------------------
                         required time                         -2.864    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][1][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.141ns (7.705%)  route 1.689ns (92.295%))
  Logic Levels:           0  
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.689     3.277    processor/registers/reset
    SLICE_X29Y20         FDCE                                         f  processor/registers/registers_reg[1][1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.823     3.118    processor/registers/CLK
    SLICE_X29Y20         FDCE                                         r  processor/registers/registers_reg[1][1][2]/C
                         clock pessimism             -0.188     2.930    
    SLICE_X29Y20         FDCE (Remov_fdce_C_CLR)     -0.092     2.838    processor/registers/registers_reg[1][1][2]
  -------------------------------------------------------------------
                         required time                         -2.838    
                         arrival time                           3.277    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.141ns (7.670%)  route 1.697ns (92.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.697     3.285    processor/registers/reset
    SLICE_X31Y23         FDCE                                         f  processor/registers/registers_reg[0][0][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.820     3.115    processor/registers/CLK
    SLICE_X31Y23         FDCE                                         r  processor/registers/registers_reg[0][0][4]/C
                         clock pessimism             -0.188     2.927    
    SLICE_X31Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.835    processor/registers/registers_reg[0][0][4]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[0][0][5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.838ns  (logic 0.141ns (7.670%)  route 1.697ns (92.330%))
  Logic Levels:           0  
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.697     3.285    processor/registers/reset
    SLICE_X31Y23         FDCE                                         f  processor/registers/registers_reg[0][0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.820     3.115    processor/registers/CLK
    SLICE_X31Y23         FDCE                                         r  processor/registers/registers_reg[0][0][5]/C
                         clock pessimism             -0.188     2.927    
    SLICE_X31Y23         FDCE (Remov_fdce_C_CLR)     -0.092     2.835    processor/registers/registers_reg[0][0][5]
  -------------------------------------------------------------------
                         required time                         -2.835    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 io_cont/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/registers/registers_reg[1][0][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.141ns (7.497%)  route 1.740ns (92.503%))
  Logic Levels:           0  
  Clock Path Skew:        1.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.118ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.557     1.447    io_cont/clk_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  io_cont/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  io_cont/reset_reg/Q
                         net (fo=59, routed)          1.740     3.328    processor/registers/reset
    SLICE_X32Y21         FDCE                                         f  processor/registers/registers_reg[1][0][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.957     1.378    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.056     1.434 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.832     2.267    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.296 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          0.823     3.118    processor/registers/CLK
    SLICE_X32Y21         FDCE                                         r  processor/registers/registers_reg[1][0][1]/C
                         clock pessimism             -0.188     2.930    
    SLICE_X32Y21         FDCE (Remov_fdce_C_CLR)     -0.067     2.863    processor/registers/registers_reg[1][0][1]
  -------------------------------------------------------------------
                         required time                         -2.863    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.464    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.866ns  (logic 0.749ns (19.375%)  route 3.117ns (80.625%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.596     3.221    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X27Y22         LUT5 (Prop_lut5_I1_O)        0.124     3.345 r  processor/registers/Data1_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.521     3.866    processor/registers/Data1_reg[2][2]_i_1_n_0
    SLICE_X27Y24         LDCE                                         r  processor/registers/Data1_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.653ns  (logic 0.749ns (20.501%)  route 2.904ns (79.499%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.573     3.198    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X27Y22         LUT5 (Prop_lut5_I1_O)        0.124     3.322 r  processor/registers/Data1_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.331     3.653    processor/registers/Data1_reg[2][0]_i_1_n_0
    SLICE_X27Y21         LDCE                                         r  processor/registers/Data1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.559ns  (logic 0.749ns (21.043%)  route 2.810ns (78.957%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.330     2.955    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X32Y25         LUT4 (Prop_lut4_I1_O)        0.124     3.079 r  processor/registers/Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.480     3.559    processor/registers/Data1_reg[1][6]_i_1_n_0
    SLICE_X31Y26         LDCE                                         r  processor/registers/Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.545ns  (logic 0.749ns (21.128%)  route 2.796ns (78.872%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          2.170     2.795    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X32Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.919 r  processor/registers/Data1_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.626     3.545    processor/registers/Data1_reg[0][1]_i_1_n_0
    SLICE_X31Y20         LDCE                                         r  processor/registers/Data1_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.415ns  (logic 0.749ns (21.935%)  route 2.666ns (78.065%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y24         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          1.969     2.594    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X27Y22         LUT5 (Prop_lut5_I3_O)        0.124     2.718 r  processor/registers/Data2_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.697     3.415    processor/registers/Data2_reg[2][2]_i_1_n_0
    SLICE_X27Y25         LDCE                                         r  processor/registers/Data2_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.405ns  (logic 0.749ns (22.000%)  route 2.656ns (78.000%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.257     2.882    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X26Y21         LUT5 (Prop_lut5_I1_O)        0.124     3.006 r  processor/registers/Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.399     3.405    processor/registers/Data1_reg[2][1]_i_1_n_0
    SLICE_X27Y21         LDCE                                         r  processor/registers/Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.283ns  (logic 0.749ns (22.817%)  route 2.534ns (77.183%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          1.851     2.476    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I1_O)        0.124     2.600 r  processor/registers/Data1_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.683     3.283    processor/registers/Data1_reg[1][0]_i_1_n_0
    SLICE_X29Y23         LDCE                                         r  processor/registers/Data1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.211ns  (logic 0.749ns (23.325%)  route 2.462ns (76.675%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          1.818     2.443    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X28Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.567 r  processor/registers/Data1_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.645     3.211    processor/registers/Data1_reg[1][2]_i_1_n_0
    SLICE_X27Y20         LDCE                                         r  processor/registers/Data1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 0.749ns (23.709%)  route 2.410ns (76.291%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[0]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  processor/id/read1_reg[0]/Q
                         net (fo=22, routed)          1.862     2.487    processor/registers/Data1_reg[2][0]_0[0]
    SLICE_X32Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.611 r  processor/registers/Data1_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.548     3.159    processor/registers/Data1_reg[0][3]_i_1_n_0
    SLICE_X30Y21         LDCE                                         r  processor/registers/Data1_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.131ns  (logic 0.749ns (23.922%)  route 2.382ns (76.078%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          2.003     2.628    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X31Y20         LUT4 (Prop_lut4_I3_O)        0.124     2.752 r  processor/registers/Data1_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.379     3.131    processor/registers/Data1_reg[0][2]_i_1_n_0
    SLICE_X31Y20         LDCE                                         r  processor/registers/Data1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.223ns (56.367%)  route 0.173ns (43.633%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[1]/G
    SLICE_X24Y25         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  processor/id/internal_reg2_reg[1]/Q
                         net (fo=4, routed)           0.173     0.396    processor/id/internal_reg2_reg[1]_i_2[1]
    SLICE_X26Y24         LDCE                                         r  processor/id/read2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/read2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.223ns (56.096%)  route 0.175ns (43.904%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y25         LDCE                         0.000     0.000 r  processor/id/internal_reg2_reg[0]/G
    SLICE_X24Y25         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  processor/id/internal_reg2_reg[0]/Q
                         net (fo=4, routed)           0.175     0.398    processor/id/internal_reg2_reg[1]_i_2[0]
    SLICE_X26Y24         LDCE                                         r  processor/id/read2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.223ns (39.421%)  route 0.343ns (60.579%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.233     0.411    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X30Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.456 r  processor/registers/Data2_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.110     0.566    processor/registers/Data2_reg[1][3]_i_1_n_0
    SLICE_X31Y21         LDCE                                         r  processor/registers/Data2_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.606ns  (logic 0.223ns (36.770%)  route 0.383ns (63.230%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.131     0.309    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X28Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.354 r  processor/registers/Data2_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.252     0.606    processor/registers/Data2_reg[1][4]_i_1_n_0
    SLICE_X30Y25         LDCE                                         r  processor/registers/Data2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.613ns  (logic 0.223ns (36.350%)  route 0.390ns (63.650%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.201     0.379    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X28Y23         LUT5 (Prop_lut5_I1_O)        0.045     0.424 r  processor/registers/Data2_reg[2][3]_i_1/O
                         net (fo=1, routed)           0.190     0.613    processor/registers/Data2_reg[2][3]_i_1_n_0
    SLICE_X27Y25         LDCE                                         r  processor/registers/Data2_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.223ns (35.470%)  route 0.406ns (64.530%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.133     0.311    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X28Y24         LUT5 (Prop_lut5_I3_O)        0.045     0.356 r  processor/registers/Data2_reg[2][6]_i_1/O
                         net (fo=1, routed)           0.272     0.629    processor/registers/Data2_reg[2][6]_i_1_n_0
    SLICE_X27Y25         LDCE                                         r  processor/registers/Data2_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/internal_reg1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/id/write_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.632ns  (logic 0.204ns (32.283%)  route 0.428ns (67.717%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y26         LDCE                         0.000     0.000 r  processor/id/internal_reg1_reg[1]/G
    SLICE_X24Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  processor/id/internal_reg1_reg[1]/Q
                         net (fo=3, routed)           0.248     0.406    processor/memory/read1_reg[1]_i_1_1[1]
    SLICE_X24Y24         LUT4 (Prop_lut4_I3_O)        0.046     0.452 r  processor/memory/write_reg_reg[1]_i_1/O
                         net (fo=1, routed)           0.180     0.632    processor/id/registers_reg[1][1][0][1]
    SLICE_X26Y23         LDCE                                         r  processor/id/write_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read1_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data1_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.640ns  (logic 0.223ns (34.821%)  route 0.417ns (65.179%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         LDCE                         0.000     0.000 r  processor/id/read1_reg[1]/G
    SLICE_X26Y25         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  processor/id/read1_reg[1]/Q
                         net (fo=22, routed)          0.160     0.338    processor/registers/Data1_reg[2][0]_0[1]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  processor/registers/Data1_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.257     0.640    processor/registers/Data1_reg[1][4]_i_1_n_0
    SLICE_X30Y26         LDCE                                         r  processor/registers/Data1_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[0][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.223ns (34.197%)  route 0.429ns (65.803%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         LDCE                         0.000     0.000 r  processor/id/read2_reg[0]/G
    SLICE_X26Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[0]/Q
                         net (fo=22, routed)          0.317     0.495    processor/registers/Data2_reg[2][0]_0[0]
    SLICE_X30Y25         LUT4 (Prop_lut4_I1_O)        0.045     0.540 r  processor/registers/Data2_reg[0][6]_i_1/O
                         net (fo=1, routed)           0.112     0.652    processor/registers/Data2_reg[0][6]_i_1_n_0
    SLICE_X30Y25         LDCE                                         r  processor/registers/Data2_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/id/read2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/registers/Data2_reg[2][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.223ns (33.826%)  route 0.436ns (66.174%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         LDCE                         0.000     0.000 r  processor/id/read2_reg[1]/G
    SLICE_X26Y24         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  processor/id/read2_reg[1]/Q
                         net (fo=22, routed)          0.170     0.348    processor/registers/Data2_reg[2][0]_0[1]
    SLICE_X27Y22         LUT5 (Prop_lut5_I1_O)        0.045     0.393 r  processor/registers/Data2_reg[2][2]_i_1/O
                         net (fo=1, routed)           0.266     0.659    processor/registers/Data2_reg[2][2]_i_1_n_0
    SLICE_X27Y25         LDCE                                         r  processor/registers/Data2_reg[2][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           119 Endpoints
Min Delay           119 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            ja[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.816ns  (logic 5.043ns (25.450%)  route 14.773ns (74.550%))
  Logic Levels:           7  (LUT6=4 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.588    15.919    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.043 r  processor/memory/ja_OBUF[7]_inst_i_136/O
                         net (fo=1, routed)           0.000    16.043    processor/memory/ja_OBUF[7]_inst_i_136_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    16.257 r  processor/memory/ja_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    16.257    processor/memory/ja_OBUF[7]_inst_i_62_n_0
    SLICE_X30Y45         MUXF8 (Prop_muxf8_I1_O)      0.088    16.345 r  processor/memory/ja_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.025    17.369    processor/memory/ja_OBUF[7]_inst_i_25_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.319    17.688 r  processor/memory/ja_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.139    18.827    processor/memory/ja_OBUF[7]_inst_i_7_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.951 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=15, routed)          1.801    20.752    processor/memory/mem_instruction[0]_218[0]
    SLICE_X27Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.876 r  processor/memory/ja_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           2.220    23.096    ja_OBUF[7]
    F4                   OBUF (Prop_obuf_I_O)         3.532    26.628 r  ja_OBUF[7]_inst/O
                         net (fo=0)                   0.000    26.628    ja[7]
    F4                                                                r  ja[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.011ns  (logic 1.555ns (10.359%)  route 13.456ns (89.641%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.936    16.267    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.124    16.391 r  processor/memory/address_reg[2]_i_73/O
                         net (fo=1, routed)           0.000    16.391    processor/memory/address_reg[2]_i_73_n_0
    SLICE_X33Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    16.636 r  processor/memory/address_reg[2]_i_34/O
                         net (fo=1, routed)           0.000    16.636    processor/memory/address_reg[2]_i_34_n_0
    SLICE_X33Y47         MUXF8 (Prop_muxf8_I0_O)      0.104    16.740 r  processor/memory/address_reg[2]_i_15/O
                         net (fo=1, routed)           1.012    17.751    processor/memory/address_reg[2]_i_15_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.316    18.067 r  processor/memory/address_reg[2]_i_4/O
                         net (fo=1, routed)           1.510    19.577    processor/memory/address_reg[2]_i_4_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.701 r  processor/memory/address_reg[2]_i_2/O
                         net (fo=3, routed)           0.969    20.670    processor/memory/mem_instruction[1]_217[2]
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    20.794 r  processor/memory/constant_reg[2]_i_1/O
                         net (fo=1, routed)           1.029    21.824    processor/id/registers[0][2][6]_i_2_0[2]
    SLICE_X28Y26         LDCE                                         r  processor/id/constant_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.682ns  (logic 1.555ns (10.591%)  route 13.127ns (89.409%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.936    16.267    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X33Y47         LUT6 (Prop_lut6_I2_O)        0.124    16.391 r  processor/memory/address_reg[2]_i_73/O
                         net (fo=1, routed)           0.000    16.391    processor/memory/address_reg[2]_i_73_n_0
    SLICE_X33Y47         MUXF7 (Prop_muxf7_I1_O)      0.245    16.636 r  processor/memory/address_reg[2]_i_34/O
                         net (fo=1, routed)           0.000    16.636    processor/memory/address_reg[2]_i_34_n_0
    SLICE_X33Y47         MUXF8 (Prop_muxf8_I0_O)      0.104    16.740 r  processor/memory/address_reg[2]_i_15/O
                         net (fo=1, routed)           1.012    17.751    processor/memory/address_reg[2]_i_15_n_0
    SLICE_X28Y47         LUT6 (Prop_lut6_I5_O)        0.316    18.067 r  processor/memory/address_reg[2]_i_4/O
                         net (fo=1, routed)           1.510    19.577    processor/memory/address_reg[2]_i_4_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.701 r  processor/memory/address_reg[2]_i_2/O
                         net (fo=3, routed)           1.141    20.842    processor/memory/mem_instruction[1]_217[2]
    SLICE_X25Y26         LUT3 (Prop_lut3_I0_O)        0.124    20.966 r  processor/memory/address_reg[2]_i_1/O
                         net (fo=1, routed)           0.528    21.494    processor/id/memory[15][0][6]_i_3[2]
    SLICE_X26Y26         LDCE                                         r  processor/id/address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.486ns  (logic 1.635ns (11.287%)  route 12.851ns (88.713%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.588    15.919    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.043 r  processor/memory/ja_OBUF[7]_inst_i_136/O
                         net (fo=1, routed)           0.000    16.043    processor/memory/ja_OBUF[7]_inst_i_136_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    16.257 r  processor/memory/ja_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    16.257    processor/memory/ja_OBUF[7]_inst_i_62_n_0
    SLICE_X30Y45         MUXF8 (Prop_muxf8_I1_O)      0.088    16.345 r  processor/memory/ja_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.025    17.369    processor/memory/ja_OBUF[7]_inst_i_25_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.319    17.688 r  processor/memory/ja_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.139    18.827    processor/memory/ja_OBUF[7]_inst_i_7_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.951 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=15, routed)          1.434    20.385    processor/memory/mem_instruction[0]_218[0]
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.509 r  processor/memory/read1_reg[0]_i_2/O
                         net (fo=1, routed)           0.328    20.836    processor/memory/read1_reg[0]_i_2_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    20.960 r  processor/memory/read1_reg[0]_i_1/O
                         net (fo=1, routed)           0.338    21.298    processor/id/Data1_reg[2][0]_i_1[0]
    SLICE_X26Y25         LDCE                                         r  processor/id/read1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_B_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.421ns  (logic 1.511ns (10.478%)  route 12.910ns (89.522%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.588    15.919    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.043 r  processor/memory/ja_OBUF[7]_inst_i_136/O
                         net (fo=1, routed)           0.000    16.043    processor/memory/ja_OBUF[7]_inst_i_136_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    16.257 r  processor/memory/ja_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    16.257    processor/memory/ja_OBUF[7]_inst_i_62_n_0
    SLICE_X30Y45         MUXF8 (Prop_muxf8_I1_O)      0.088    16.345 r  processor/memory/ja_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.025    17.369    processor/memory/ja_OBUF[7]_inst_i_25_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.319    17.688 r  processor/memory/ja_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.139    18.827    processor/memory/ja_OBUF[7]_inst_i_7_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.951 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=15, routed)          1.644    20.595    processor/memory/mem_instruction[0]_218[0]
    SLICE_X26Y25         LUT4 (Prop_lut4_I3_O)        0.124    20.719 r  processor/memory/alu_B_reg[1]_i_1/O
                         net (fo=1, routed)           0.514    21.233    processor/id/registers[0][2][6]_i_35[1]
    SLICE_X28Y25         LDCE                                         r  processor/id/alu_B_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/read1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.350ns  (logic 1.635ns (11.394%)  route 12.715ns (88.606%))
  Logic Levels:           7  (LUT6=5 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.588    15.919    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.043 r  processor/memory/ja_OBUF[7]_inst_i_136/O
                         net (fo=1, routed)           0.000    16.043    processor/memory/ja_OBUF[7]_inst_i_136_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    16.257 r  processor/memory/ja_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    16.257    processor/memory/ja_OBUF[7]_inst_i_62_n_0
    SLICE_X30Y45         MUXF8 (Prop_muxf8_I1_O)      0.088    16.345 r  processor/memory/ja_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.025    17.369    processor/memory/ja_OBUF[7]_inst_i_25_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.319    17.688 r  processor/memory/ja_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.139    18.827    processor/memory/ja_OBUF[7]_inst_i_7_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.951 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=15, routed)          1.042    19.993    processor/memory/mem_instruction[0]_218[0]
    SLICE_X24Y24         LUT6 (Prop_lut6_I0_O)        0.124    20.117 r  processor/memory/read1_reg[1]_i_5/O
                         net (fo=1, routed)           0.280    20.396    processor/memory/read1_reg[1]_i_5_n_0
    SLICE_X24Y24         LUT6 (Prop_lut6_I5_O)        0.124    20.520 r  processor/memory/read1_reg[1]_i_1/O
                         net (fo=1, routed)           0.642    21.162    processor/id/Data1_reg[2][0]_i_1[1]
    SLICE_X26Y25         LDCE                                         r  processor/id/read1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_A_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.971ns  (logic 1.503ns (10.758%)  route 12.468ns (89.242%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.588    15.919    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.043 r  processor/memory/ja_OBUF[7]_inst_i_136/O
                         net (fo=1, routed)           0.000    16.043    processor/memory/ja_OBUF[7]_inst_i_136_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    16.257 r  processor/memory/ja_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    16.257    processor/memory/ja_OBUF[7]_inst_i_62_n_0
    SLICE_X30Y45         MUXF8 (Prop_muxf8_I1_O)      0.088    16.345 r  processor/memory/ja_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.025    17.369    processor/memory/ja_OBUF[7]_inst_i_25_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.319    17.688 r  processor/memory/ja_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.139    18.827    processor/memory/ja_OBUF[7]_inst_i_7_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.951 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=15, routed)          1.101    20.051    processor/memory/mem_instruction[0]_218[0]
    SLICE_X26Y22         LUT5 (Prop_lut5_I1_O)        0.116    20.167 r  processor/memory/alu_A_reg[1]_i_1/O
                         net (fo=1, routed)           0.615    20.783    processor/id/memory[0][1][0]_i_2[1]
    SLICE_X26Y22         LDCE                                         r  processor/id/alu_A_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/address_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.965ns  (logic 1.574ns (11.271%)  route 12.391ns (88.729%))
  Logic Levels:           6  (LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         7.859    15.189    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X40Y38         LUT6 (Prop_lut6_I2_O)        0.124    15.313 r  processor/memory/internal_reg2_reg[1]_i_38/O
                         net (fo=1, routed)           0.000    15.313    processor/memory/internal_reg2_reg[1]_i_38_n_0
    SLICE_X40Y38         MUXF7 (Prop_muxf7_I0_O)      0.241    15.554 r  processor/memory/internal_reg2_reg[1]_i_20/O
                         net (fo=1, routed)           0.000    15.554    processor/memory/internal_reg2_reg[1]_i_20_n_0
    SLICE_X40Y38         MUXF8 (Prop_muxf8_I0_O)      0.098    15.652 r  processor/memory/internal_reg2_reg[1]_i_11/O
                         net (fo=1, routed)           1.092    16.744    processor/memory/internal_reg2_reg[1]_i_11_n_0
    SLICE_X34Y36         LUT6 (Prop_lut6_I1_O)        0.319    17.063 r  processor/memory/internal_reg2_reg[1]_i_3/O
                         net (fo=1, routed)           1.209    18.272    processor/memory/internal_reg2_reg[1]_i_3_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I0_O)        0.124    18.396 r  processor/memory/internal_reg2_reg[1]_i_1/O
                         net (fo=5, routed)           1.281    19.677    processor/memory/IP_reg_reg[5][0]
    SLICE_X26Y26         LUT3 (Prop_lut3_I2_O)        0.150    19.827 r  processor/memory/address_reg[6]_i_1/O
                         net (fo=1, routed)           0.950    20.777    processor/id/memory[15][0][6]_i_3[6]
    SLICE_X26Y26         LDCE                                         r  processor/id/address_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/constant_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 1.861ns (13.909%)  route 11.519ns (86.091%))
  Logic Levels:           7  (LUT2=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         5.368    12.698    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X18Y49         LUT6 (Prop_lut6_I2_O)        0.124    12.822 f  processor/memory/read1_reg[1]_i_83/O
                         net (fo=1, routed)           0.000    12.822    processor/memory/read1_reg[1]_i_83_n_0
    SLICE_X18Y49         MUXF7 (Prop_muxf7_I1_O)      0.214    13.036 f  processor/memory/read1_reg[1]_i_49/O
                         net (fo=1, routed)           0.000    13.036    processor/memory/read1_reg[1]_i_49_n_0
    SLICE_X18Y49         MUXF8 (Prop_muxf8_I1_O)      0.088    13.124 f  processor/memory/read1_reg[1]_i_24/O
                         net (fo=1, routed)           0.981    14.105    processor/memory/read1_reg[1]_i_24_n_0
    SLICE_X20Y47         LUT6 (Prop_lut6_I0_O)        0.319    14.424 f  processor/memory/read1_reg[1]_i_12/O
                         net (fo=1, routed)           1.328    15.753    processor/memory/read1_reg[1]_i_12_n_0
    SLICE_X27Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.877 f  processor/memory/read1_reg[1]_i_7/O
                         net (fo=18, routed)          1.444    17.320    processor/memory/mem_instruction[0]_218[1]
    SLICE_X26Y24         LUT2 (Prop_lut2_I0_O)        0.146    17.466 r  processor/memory/ja_OBUF[7]_inst_i_3/O
                         net (fo=14, routed)          1.719    19.185    processor/memory/ja_OBUF[7]_inst_i_3_n_0
    SLICE_X24Y27         LUT5 (Prop_lut5_I0_O)        0.328    19.513 r  processor/memory/constant_reg[0]_i_1/O
                         net (fo=1, routed)           0.678    20.192    processor/id/registers[0][2][6]_i_2_0[0]
    SLICE_X26Y27         LDCE                                         r  processor/id/constant_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 processor/registers/IP_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            processor/id/alu_A_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.363ns  (logic 1.511ns (11.307%)  route 11.852ns (88.693%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.923     3.388    io_cont/clk_IBUF
    SLICE_X25Y24         LUT2 (Prop_lut2_I0_O)        0.124     3.512 r  io_cont/proc_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           1.650     5.163    proc_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     5.259 r  proc_clk_BUFG_inst/O
                         net (fo=59, routed)          1.553     6.812    processor/registers/CLK
    SLICE_X28Y21         FDCE                                         r  processor/registers/IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.518     7.330 r  processor/registers/IP_reg_reg[1]/Q
                         net (fo=532, routed)         8.588    15.919    processor/memory/internal_reg2_reg[1]_i_1_3[1]
    SLICE_X30Y45         LUT6 (Prop_lut6_I2_O)        0.124    16.043 r  processor/memory/ja_OBUF[7]_inst_i_136/O
                         net (fo=1, routed)           0.000    16.043    processor/memory/ja_OBUF[7]_inst_i_136_n_0
    SLICE_X30Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    16.257 r  processor/memory/ja_OBUF[7]_inst_i_62/O
                         net (fo=1, routed)           0.000    16.257    processor/memory/ja_OBUF[7]_inst_i_62_n_0
    SLICE_X30Y45         MUXF8 (Prop_muxf8_I1_O)      0.088    16.345 r  processor/memory/ja_OBUF[7]_inst_i_25/O
                         net (fo=1, routed)           1.025    17.369    processor/memory/ja_OBUF[7]_inst_i_25_n_0
    SLICE_X34Y45         LUT6 (Prop_lut6_I3_O)        0.319    17.688 r  processor/memory/ja_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.139    18.827    processor/memory/ja_OBUF[7]_inst_i_7_n_0
    SLICE_X34Y30         LUT6 (Prop_lut6_I0_O)        0.124    18.951 r  processor/memory/ja_OBUF[7]_inst_i_2/O
                         net (fo=15, routed)          1.101    20.051    processor/memory/mem_instruction[0]_218[0]
    SLICE_X26Y22         LUT5 (Prop_lut5_I1_O)        0.124    20.175 r  processor/memory/alu_A_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    20.175    processor/id/memory[0][1][0]_i_2[0]
    SLICE_X26Y22         LDCE                                         r  processor/id/alu_A_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pl/write_data_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.584     1.474    pl/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  pl/write_data_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pl/write_data_reg[0][2]/Q
                         net (fo=1, routed)           0.097     1.712    pl/pl_write_data[0][2]
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.757 r  pl/proc_override_mem_write_data_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.000     1.757    pl_n_13
    SLICE_X34Y19         LDCE                                         r  proc_override_mem_write_data_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (48.918%)  route 0.194ns (51.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.581     1.471    pl/clk_IBUF_BUFG
    SLICE_X39Y23         FDRE                                         r  pl/write_data_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y23         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  pl/write_data_reg[0][4]/Q
                         net (fo=1, routed)           0.194     1.806    pl/pl_write_data[0][4]
    SLICE_X37Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.851 r  pl/proc_override_mem_write_data_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.000     1.851    pl_n_11
    SLICE_X37Y22         LDCE                                         r  proc_override_mem_write_data_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.580     1.470    pl/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  pl/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pl/address_reg[5]/Q
                         net (fo=3, routed)           0.231     1.842    pl/pl_address[5]
    SLICE_X35Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.887 r  pl/proc_override_mem_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.887    pl_n_3
    SLICE_X35Y24         LDCE                                         r  proc_override_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.207ns (49.125%)  route 0.214ns (50.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.582     1.472    pl/clk_IBUF_BUFG
    SLICE_X36Y22         FDRE                                         r  pl/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  pl/address_reg[2]/Q
                         net (fo=6, routed)           0.214     1.850    pl/pl_address[2]
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.043     1.893 r  pl/proc_override_mem_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    pl_n_6
    SLICE_X34Y22         LDCE                                         r  proc_override_mem_address_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.440ns  (logic 0.186ns (42.272%)  route 0.254ns (57.728%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.586     1.476    pl/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  pl/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pl/tx_data_reg[1]/Q
                         net (fo=1, routed)           0.138     1.755    io_cont/tx_data__0[1]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.800 r  io_cont/uart_output_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     1.916    io_cont_n_33
    SLICE_X40Y18         LDCE                                         r  uart_output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/write_data_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.453ns  (logic 0.187ns (41.318%)  route 0.266ns (58.682%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.584     1.474    pl/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  pl/write_data_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  pl/write_data_reg[0][3]/Q
                         net (fo=1, routed)           0.146     1.761    pl/pl_write_data[0][3]
    SLICE_X34Y19         LUT2 (Prop_lut2_I0_O)        0.046     1.807 r  pl/proc_override_mem_write_data_reg[0][3]_i_1/O
                         net (fo=1, routed)           0.119     1.926    pl_n_12
    SLICE_X34Y19         LDCE                                         r  proc_override_mem_write_data_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.186ns (39.992%)  route 0.279ns (60.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.583     1.473    io_cont/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  io_cont/chip_select_reg[0]/Q
                         net (fo=42, routed)          0.170     1.784    pl/proc_override_mem_write_reg[0]
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.045     1.829 r  pl/proc_override_mem_write_data_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.109     1.938    pl_n_29
    SLICE_X34Y19         LDCE                                         r  proc_override_mem_write_data_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_cont/chip_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_write_data_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.189ns (39.825%)  route 0.286ns (60.175%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.583     1.473    io_cont/clk_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  io_cont/chip_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  io_cont/chip_select_reg[0]/Q
                         net (fo=42, routed)          0.170     1.784    pl/proc_override_mem_write_reg[0]
    SLICE_X35Y19         LUT2 (Prop_lut2_I1_O)        0.048     1.832 r  pl/proc_override_mem_write_data_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.116     1.947    pl_n_28
    SLICE_X35Y20         LDCE                                         r  proc_override_mem_write_data_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            proc_override_mem_address_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.186ns (38.061%)  route 0.303ns (61.939%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.580     1.470    pl/clk_IBUF_BUFG
    SLICE_X35Y23         FDRE                                         r  pl/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  pl/address_reg[4]/Q
                         net (fo=4, routed)           0.303     1.913    pl/pl_address[4]
    SLICE_X34Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.958 r  pl/proc_override_mem_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.958    pl_n_4
    SLICE_X34Y24         LDCE                                         r  proc_override_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pl/tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_output_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.186ns (38.257%)  route 0.300ns (61.743%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.586     1.476    pl/clk_IBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  pl/tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pl/tx_data_reg[3]/Q
                         net (fo=1, routed)           0.190     1.807    io_cont/tx_data__0[3]
    SLICE_X40Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.852 r  io_cont/uart_output_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.110     1.962    io_cont_n_31
    SLICE_X40Y18         LDCE                                         r  uart_output_data_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4327 Endpoints
Min Delay          4327 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[52][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.898ns  (logic 6.255ns (22.421%)  route 21.643ns (77.579%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.516 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    21.769    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    22.103 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    22.678    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    23.004 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    24.027    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    24.179 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.718    27.898    processor/memory/D[6]
    SLICE_X9Y46          FDRE                                         r  processor/memory/memory_reg[52][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.442     4.790    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y46          FDRE                                         r  processor/memory/memory_reg[52][0][6]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[43][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.759ns  (logic 6.255ns (22.534%)  route 21.504ns (77.466%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.516 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    21.769    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    22.103 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    22.678    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    23.004 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    24.027    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    24.179 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.579    27.759    processor/memory/D[6]
    SLICE_X9Y45          FDRE                                         r  processor/memory/memory_reg[43][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.442     4.790    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y45          FDRE                                         r  processor/memory/memory_reg[43][0][6]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[51][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.684ns  (logic 5.609ns (20.261%)  route 22.075ns (79.739%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.310 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    21.871    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.995 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    22.865    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.989 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    23.693    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.817 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.867    27.684    processor/memory/D[3]
    SLICE_X10Y31         FDRE                                         r  processor/memory/memory_reg[51][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.433     4.781    processor/memory/clk_IBUF_BUFG
    SLICE_X10Y31         FDRE                                         r  processor/memory/memory_reg[51][0][3]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[53][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.660ns  (logic 5.609ns (20.278%)  route 22.051ns (79.722%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.310 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    21.871    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.995 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    22.865    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.989 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    23.693    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.817 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.843    27.660    processor/memory/D[3]
    SLICE_X11Y29         FDRE                                         r  processor/memory/memory_reg[53][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.432     4.780    processor/memory/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  processor/memory/memory_reg[53][0][3]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[55][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.651ns  (logic 5.609ns (20.285%)  route 22.042ns (79.715%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.310 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    21.871    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.995 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    22.865    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.989 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    23.693    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.817 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.834    27.651    processor/memory/D[3]
    SLICE_X9Y31          FDRE                                         r  processor/memory/memory_reg[55][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.432     4.780    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  processor/memory/memory_reg[55][0][3]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[57][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.651ns  (logic 5.609ns (20.285%)  route 22.042ns (79.715%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.310 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    21.871    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.995 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    22.865    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.989 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    23.693    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.817 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.834    27.651    processor/memory/D[3]
    SLICE_X8Y31          FDRE                                         r  processor/memory/memory_reg[57][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.432     4.780    processor/memory/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  processor/memory/memory_reg[57][0][3]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[62][0][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.633ns  (logic 5.609ns (20.298%)  route 22.024ns (79.702%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT5=3 LUT6=8 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.310 r  processor/registers/registers_reg[0][0][6]_i_3/CO[3]
                         net (fo=4, routed)           1.561    21.871    processor/registers/registers_reg[0][0][6]_i_3_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.124    21.995 r  processor/registers/memory[0][0][2]_i_4/O
                         net (fo=5, routed)           0.870    22.865    processor/registers/memory[0][0][2]_i_4_n_0
    SLICE_X33Y22         LUT5 (Prop_lut5_I1_O)        0.124    22.989 r  processor/registers/registers[0][0][3]_i_1/O
                         net (fo=4, routed)           0.704    23.693    io_cont/memory_reg[99][0][6]_0[1]
    SLICE_X34Y22         LUT3 (Prop_lut3_I2_O)        0.124    23.817 r  io_cont/memory[0][0][3]_i_1/O
                         net (fo=100, routed)         3.816    27.633    processor/memory/D[3]
    SLICE_X10Y32         FDRE                                         r  processor/memory/memory_reg[62][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.435     4.783    processor/memory/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  processor/memory/memory_reg[62][0][3]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[62][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.604ns  (logic 6.255ns (22.660%)  route 21.349ns (77.340%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.516 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    21.769    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    22.103 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    22.678    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    23.004 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    24.027    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    24.179 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.424    27.604    processor/memory/D[6]
    SLICE_X9Y38          FDRE                                         r  processor/memory/memory_reg[62][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.439     4.787    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y38          FDRE                                         r  processor/memory/memory_reg[62][0][6]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[46][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.555ns  (logic 6.255ns (22.700%)  route 21.300ns (77.300%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.516 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    21.769    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    22.103 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    22.678    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    23.004 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    24.027    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    24.179 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.376    27.555    processor/memory/D[6]
    SLICE_X9Y37          FDRE                                         r  processor/memory/memory_reg[46][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.438     4.786    processor/memory/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  processor/memory/memory_reg[46][0][6]/C

Slack:                    inf
  Source:                 proc_override_mem_address_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[40][0][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.531ns  (logic 6.255ns (22.720%)  route 21.276ns (77.280%))
  Logic Levels:           24  (CARRY4=6 LDCE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y22         LDCE                         0.000     0.000 r  proc_override_mem_address_reg[1]/G
    SLICE_X34Y22         LDCE (EnToQ_ldce_G_Q)        0.562     0.562 r  proc_override_mem_address_reg[1]/Q
                         net (fo=1, routed)           1.356     1.918    processor/memory/Q[1]
    SLICE_X27Y23         LUT6 (Prop_lut6_I0_O)        0.124     2.042 r  processor/memory/memory[1][0][6]_i_3/O
                         net (fo=588, routed)         4.040     6.081    processor/memory/mem_address[1]
    SLICE_X9Y34          LUT6 (Prop_lut6_I2_O)        0.124     6.205 r  processor/memory/registers[0][2][1]_i_33/O
                         net (fo=1, routed)           0.000     6.205    processor/memory/registers[0][2][1]_i_33_n_0
    SLICE_X9Y34          MUXF7 (Prop_muxf7_I1_O)      0.245     6.450 r  processor/memory/registers_reg[0][2][1]_i_22/O
                         net (fo=1, routed)           0.000     6.450    processor/memory/registers_reg[0][2][1]_i_22_n_0
    SLICE_X9Y34          MUXF8 (Prop_muxf8_I0_O)      0.104     6.554 r  processor/memory/registers_reg[0][2][1]_i_9/O
                         net (fo=1, routed)           1.448     8.002    processor/memory/registers_reg[0][2][1]_i_9_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I1_O)        0.316     8.318 r  processor/memory/registers[0][2][1]_i_4/O
                         net (fo=2, routed)           0.670     8.989    processor/memory/registers[0][2][1]_i_4_n_0
    SLICE_X19Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.113 r  processor/memory/registers[0][2][1]_i_3/O
                         net (fo=2, routed)           1.102    10.214    processor/id/proc_override_mem_read_data[2][1]
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    10.338 f  processor/id/registers[0][2][4]_i_15/O
                         net (fo=4, routed)           0.570    10.908    processor/id/registers[0][2][4]_i_15_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I4_O)        0.124    11.032 f  processor/id/memory[0][1][1]_i_18/O
                         net (fo=5, routed)           0.586    11.618    processor/id/registers[0][2][4]_i_15_0
    SLICE_X29Y26         LUT3 (Prop_lut3_I2_O)        0.153    11.771 r  processor/id/registers[0][2][6]_i_20/O
                         net (fo=2, routed)           0.810    12.581    processor/id/registers[0][2][6]_i_20_n_0
    SLICE_X28Y26         LUT5 (Prop_lut5_I2_O)        0.327    12.908 r  processor/id/registers[0][2][4]_i_7/O
                         net (fo=1, routed)           0.000    12.908    processor/id/registers[0][2][4]_i_7_n_0
    SLICE_X28Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.284 r  processor/id/registers_reg[0][2][4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.284    processor/id/registers_reg[0][2][4]_i_3_n_0
    SLICE_X28Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.503 r  processor/id/registers_reg[0][2][6]_i_3/O[0]
                         net (fo=4, routed)           1.148    14.651    processor/id/registers_reg[0][2][6]_i_3_n_7
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.295    14.946 r  processor/id/registers[0][2][4]_i_4/O
                         net (fo=4, routed)           1.450    16.396    processor/registers/memory_reg[0][1][1]_i_3_2
    SLICE_X30Y22         LUT2 (Prop_lut2_I1_O)        0.124    16.520 r  processor/registers/memory[0][1][1]_i_13/O
                         net (fo=1, routed)           0.000    16.520    processor/registers/memory[0][1][1]_i_13_n_0
    SLICE_X30Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    17.033 r  processor/registers/memory_reg[0][1][1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.033    processor/registers/memory_reg[0][1][1]_i_3_n_0
    SLICE_X30Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.356 r  processor/registers/registers_reg[0][1][6]_i_3/O[1]
                         net (fo=3, routed)           1.271    18.628    processor/registers/registers_reg[0][1][6]_i_3_n_6
    SLICE_X31Y22         LUT6 (Prop_lut6_I1_O)        0.306    18.934 r  processor/registers/registers[0][1][4]_i_3/O
                         net (fo=4, routed)           0.622    19.556    processor/registers/registers[0][1][4]_i_3_n_0
    SLICE_X32Y22         LUT2 (Prop_lut2_I1_O)        0.124    19.680 r  processor/registers/memory[0][0][2]_i_13/O
                         net (fo=1, routed)           0.000    19.680    processor/registers/memory[0][0][2]_i_13_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.193 r  processor/registers/memory_reg[0][0][2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    20.193    processor/registers/memory_reg[0][0][2]_i_3_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.516 r  processor/registers/registers_reg[0][0][6]_i_3/O[1]
                         net (fo=4, routed)           1.253    21.769    processor/registers/registers_reg[0][0][6]_i_3_n_6
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.334    22.103 r  processor/registers/registers[0][0][6]_i_4/O
                         net (fo=1, routed)           0.575    22.678    processor/registers/registers[0][0][6]_i_4_n_0
    SLICE_X33Y24         LUT5 (Prop_lut5_I1_O)        0.326    23.004 r  processor/registers/registers[0][0][6]_i_2/O
                         net (fo=4, routed)           1.024    24.027    io_cont/memory_reg[99][0][6]_0[3]
    SLICE_X25Y24         LUT3 (Prop_lut3_I2_O)        0.152    24.179 r  io_cont/memory[0][0][6]_i_2/O
                         net (fo=100, routed)         3.351    27.531    processor/memory/D[6]
    SLICE_X8Y40          FDRE                                         r  processor/memory/memory_reg[40][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        1.440     4.788    processor/memory/clk_IBUF_BUFG
    SLICE_X8Y40          FDRE                                         r  processor/memory/memory_reg[40][0][6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_output_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.178ns (52.811%)  route 0.159ns (47.189%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[1]/G
    SLICE_X40Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[1]/Q
                         net (fo=1, routed)           0.159     0.337    uart_controller/tx_data_reg[7]_0[1]
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.857     1.991    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[1]/C

Slack:                    inf
  Source:                 uart_output_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.178ns (51.314%)  route 0.169ns (48.686%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[3]/G
    SLICE_X40Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[3]/Q
                         net (fo=1, routed)           0.169     0.347    uart_controller/tx_data_reg[7]_0[3]
    SLICE_X40Y17         FDRE                                         r  uart_controller/tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X40Y17         FDRE                                         r  uart_controller/tx_data_reg[3]/C

Slack:                    inf
  Source:                 uart_output_data_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.178ns (51.167%)  route 0.170ns (48.833%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[2]/G
    SLICE_X40Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[2]/Q
                         net (fo=1, routed)           0.170     0.348    uart_controller/tx_data_reg[7]_0[2]
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.857     1.991    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[2]/C

Slack:                    inf
  Source:                 uart_output_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.158ns (44.256%)  route 0.199ns (55.744%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[0]/G
    SLICE_X41Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[0]/Q
                         net (fo=1, routed)           0.199     0.357    uart_controller/tx_data_reg[7]_0[0]
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.857     1.991    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[0]/C

Slack:                    inf
  Source:                 uart_output_data_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.158ns (33.619%)  route 0.312ns (66.381%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[5]/G
    SLICE_X41Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[5]/Q
                         net (fo=1, routed)           0.312     0.470    uart_controller/tx_data_reg[7]_0[5]
    SLICE_X41Y17         FDRE                                         r  uart_controller/tx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/tx_data_reg[5]/C

Slack:                    inf
  Source:                 uart_output_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.158ns (33.547%)  route 0.313ns (66.453%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[6]/G
    SLICE_X41Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[6]/Q
                         net (fo=1, routed)           0.313     0.471    uart_controller/tx_data_reg[7]_0[6]
    SLICE_X41Y17         FDRE                                         r  uart_controller/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_output_data_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.158ns (33.547%)  route 0.313ns (66.453%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[7]/G
    SLICE_X41Y18         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  uart_output_data_reg[7]/Q
                         net (fo=1, routed)           0.313     0.471    uart_controller/tx_data_reg[7]_0[7]
    SLICE_X41Y17         FDRE                                         r  uart_controller/tx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.856     1.990    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y17         FDRE                                         r  uart_controller/tx_data_reg[7]/C

Slack:                    inf
  Source:                 uart_output_data_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            uart_controller/tx_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.178ns (32.670%)  route 0.367ns (67.330%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         LDCE                         0.000     0.000 r  uart_output_data_reg[4]/G
    SLICE_X40Y18         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  uart_output_data_reg[4]/Q
                         net (fo=1, routed)           0.367     0.545    uart_controller/tx_data_reg[7]_0[4]
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.857     1.991    uart_controller/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  uart_controller/tx_data_reg[4]/C

Slack:                    inf
  Source:                 proc_override_mem_write_data_reg[1][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[76][1][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.211ns (36.458%)  route 0.368ns (63.542%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         LDCE                         0.000     0.000 r  proc_override_mem_write_data_reg[1][4]/G
    SLICE_X35Y20         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  proc_override_mem_write_data_reg[1][4]/Q
                         net (fo=1, routed)           0.138     0.301    io_cont/memory_reg[99][1][6][2]
    SLICE_X35Y21         LUT3 (Prop_lut3_I0_O)        0.048     0.349 r  io_cont/memory[0][1][4]_i_1/O
                         net (fo=100, routed)         0.230     0.579    processor/memory/memory_reg[99][1][6]_0[4]
    SLICE_X34Y23         FDRE                                         r  processor/memory/memory_reg[76][1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.848     1.982    processor/memory/clk_IBUF_BUFG
    SLICE_X34Y23         FDRE                                         r  processor/memory/memory_reg[76][1][4]/C

Slack:                    inf
  Source:                 proc_override_mem_write_data_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            processor/memory/memory_reg[94][2][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.211ns (35.258%)  route 0.387ns (64.742%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         LDCE                         0.000     0.000 r  proc_override_mem_write_data_reg[2][4]/G
    SLICE_X34Y24         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  proc_override_mem_write_data_reg[2][4]/Q
                         net (fo=1, routed)           0.157     0.320    io_cont/Q[3]
    SLICE_X34Y24         LUT3 (Prop_lut3_I0_O)        0.048     0.368 r  io_cont/memory[0][2][4]_i_1/O
                         net (fo=100, routed)         0.231     0.598    processor/memory/memory_reg[99][2][6]_1[4]
    SLICE_X37Y27         FDRE                                         r  processor/memory/memory_reg[94][2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=2223, routed)        0.850     1.984    processor/memory/clk_IBUF_BUFG
    SLICE_X37Y27         FDRE                                         r  processor/memory/memory_reg[94][2][4]/C





