
*** Running vivado
    with args -log mig_7a_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mig_7a_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source mig_7a_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1203.602 ; gain = 269.152 ; free physical = 4306 ; free virtual = 14729
INFO: [Synth 8-638] synthesizing module 'mig_7a_0' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7a_0_mig' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0_mig.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_iodelay_ctrl' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (2#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (4#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16182]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_iodelay_ctrl' (5#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_clk_ibuf' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS__parameterized0' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS__parameterized0' (5#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14584]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_clk_ibuf' (6#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_infrastructure' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (7#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (8#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32674]
INFO: [Synth 8-638] synthesizing module 'BUFH' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (9#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_infrastructure' (10#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/clocking/mig_7series_v4_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_top' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_top.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_wr_top' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_wr_control_io' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_control_io.v:81]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_wr_control_io' (11#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_control_io.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_wr_data_io' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_data_io.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_wr_data_io' (12#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_data_io.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_wr_init_sm' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_init_sm.v:144]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_wr_init_sm' (13#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_init_sm.v:144]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq' (14#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_seq.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr.v:74]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr' (15#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_cntlr.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom.v:71]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom' (16#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom.v:71]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal' (17#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_wr_po_adj' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_adj.v:194]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_wr_po_adj' (18#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_adj.v:194]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_wr_po_cntlr' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_cntlr.v:94]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_wr_po_cntlr' (19#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_cntlr.v:94]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cntrl_init' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cntrl_init.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_cntrl_init' (20#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_cntrl_init.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_wr_po_init' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_init.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_wr_po_init' (21#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_po_init.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_top' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_tap_base' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v:99]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_tap_base' (22#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_tap_base.v:99]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_meta' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:106]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_meta' (23#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_meta.v:106]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_edge_store' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_edge_store' (24#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_edge_store.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_cc' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_cc' (25#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_cc.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_top' (26#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_top.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_poc_pd' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
INFO: [Synth 8-638] synthesizing module 'IDDR' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
INFO: [Synth 8-256] done synthesizing module 'IDDR' (27#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16060]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_poc_pd' (28#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_poc_pd.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_wr_top' (29#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_wr_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_top' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_top.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_data_align' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_data_align.v:73]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_data_align' (30#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_data_align.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_vld_gen' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_vld_gen.v:74]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (31#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_vld_gen' (32#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_vld_gen.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_rdlvl' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_rdlvl.v:235]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_rdlvl' (33#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_rdlvl.v:235]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_pi_comp_rom' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_pi_comp_rom.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_pi_comp_rom' (34#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_pi_comp_rom.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_stage2_cal' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_stage2_cal.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_stage2_cal' (35#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_stage2_cal.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_read_top' (36#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_read_top.v:72]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_phy_byte_lane_map' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_byte_lane_map.v:71]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (37#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_byte_lane_map' (38#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_byte_lane_map.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_mc_phy' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_mc_phy.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_4lanes' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32302]
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN' (39#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32302]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_of_pre_fifo' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_of_pre_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_of_pre_fifo' (40#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (41#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17265]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_if_post_fifo' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_if_post_fifo.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_if_post_fifo' (42#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_if_post_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (43#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:19685]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (44#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:16195]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io' (45#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane' (46#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized0' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized0' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized0' (46#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized0' (46#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized1' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized1' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized1' (46#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized1' (46#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized2' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized2' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized2' (46#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized2' (46#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'BUFMR' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:859]
INFO: [Synth 8-256] done synthesizing module 'BUFMR' (47#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:859]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (48#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32572]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_4lanes' (49#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized0' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v:67]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (50#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32588]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized3' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (51#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:32497]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (52#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25993]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized3' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (53#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25878]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized3' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized3' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized4' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized4' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized4' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized4' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized0' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized1' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized5' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized5' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized5' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized5' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized6' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized6' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized6' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized6' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized7' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized7' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized7' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized7' (53#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized8' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (54#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-638] synthesizing module 'ODDR' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-256] done synthesizing module 'ODDR' (55#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:25305]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (56#1) [/opt/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized8' [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_group_io__parameterized8' (56#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_group_io.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_byte_lane__parameterized8' (56#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_byte_lane.v:66]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_phy_4lanes__parameterized1' (56#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_phy_4lanes.v:67]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_rld_mc_phy' (57#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_rld_mc_phy.v:68]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v4_0_qdr_phy_top' (58#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/phy/mig_7series_v4_0_qdr_phy_top.v:77]
INFO: [Synth 8-256] done synthesizing module 'mig_7a_0_mig' (59#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'mig_7a_0' (60#1) [/root/sram_NetFPGA-SUME-live/sram0924/sram0924.srcs/sources_1/ip/mig_7a_0/mig_7a_0/user_design/rtl/mig_7a_0.v:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1317.859 ; gain = 383.410 ; free physical = 4189 ; free virtual = 14613
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1317.859 ; gain = 383.410 ; free physical = 4189 ; free virtual = 14613
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1788.668 ; gain = 0.000 ; free physical = 3834 ; free virtual = 14259
Finished Constraint Validation : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1788.668 ; gain = 854.219 ; free physical = 3834 ; free virtual = 14259
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1788.668 ; gain = 854.219 ; free physical = 3834 ; free virtual = 14259
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 1788.668 ; gain = 854.219 ; free physical = 3833 ; free virtual = 14258
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1788.668 ; gain = 854.219 ; free physical = 3816 ; free virtual = 14241
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1788.672 ; gain = 854.223 ; free physical = 3789 ; free virtual = 14214
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------------------+----------------------------------------------------------------+---------------+----------------+
|Module Name                                  | RTL Object                                                     | Depth x Width | Implemented As | 
+---------------------------------------------+----------------------------------------------------------------+---------------+----------------+
|mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal_rom | mem_out_r                                                      | 256x16        | LUT            | 
|mig_7series_v4_0_qdr_rld_phy_pi_comp_rom     | mem_out_dec_r                                                  | 4096x6        | LUT            | 
|mig_7series_v4_0_qdr_rld_phy_cmplx_rdcal     | u_cmplx_rdcal_rom/mem_out_r                                    | 256x16        | LUT            | 
|mig_7a_0                                     | u_qdr_rld_phy_read_top/u_qdr_rld_phy_pi_comp_rom/mem_out_dec_r | 4096x6        | LUT            | 
+---------------------------------------------+----------------------------------------------------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                                                                | Inference | Size (Depth x Width) | Primitives    | 
+------------+---------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|mig_7a_0    | qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/post_fifo.qdr_rld_if_post_fifo/mem_reg                                            | Implied   | 4 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/post_fifo.qdr_rld_if_post_fifo/mem_reg                                            | Implied   | 4 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/post_fifo.qdr_rld_if_post_fifo/mem_reg                                            | Implied   | 4 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/post_fifo.qdr_rld_if_post_fifo/mem_reg                                            | Implied   | 4 x 80               | RAM32M x 14   | 
|mig_7a_0    | GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg                                                                                   | Implied   | 8 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg                                           | Implied   | 8 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg                                           | Implied   | 8 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg                                           | Implied   | 8 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg | Implied   | 8 x 80               | RAM32M x 14   | 
|mig_7a_0    | qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/GEN_PRE_FIFO.u_qdr_rld_pre_fifo/mem_reg | Implied   | 8 x 80               | RAM32M x 14   | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_fd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_fd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_fd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[3].u_qdr_rld_phy_read_data_align/memory_fd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[0].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[1].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_rd0_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_rd0_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_rd1_0_reg                                       | Implied   | 16 x 4               | RAM32M x 1    | 
|mig_7a_0    | u_qdr_rld_phy_read_top/nd_io_inst[2].u_qdr_rld_phy_read_data_align/memory_rd1_1_reg                                       | Implied   | 16 x 5               | RAM32M x 1    | 
+------------+---------------------------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1788.672 ; gain = 854.223 ; free physical = 3749 ; free virtual = 14174
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:01:31 . Memory (MB): peak = 1803.676 ; gain = 869.227 ; free physical = 3729 ; free virtual = 14154
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1817.016 ; gain = 882.566 ; free physical = 3716 ; free virtual = 14141
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1817.020 ; gain = 882.570 ; free physical = 3716 ; free virtual = 14141
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:35 . Memory (MB): peak = 1817.020 ; gain = 882.570 ; free physical = 3716 ; free virtual = 14141
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1817.020 ; gain = 882.570 ; free physical = 3716 ; free virtual = 14141
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1817.020 ; gain = 882.570 ; free physical = 3716 ; free virtual = 14141
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1817.020 ; gain = 882.570 ; free physical = 3716 ; free virtual = 14141
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1817.020 ; gain = 882.570 ; free physical = 3716 ; free virtual = 14141

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |BUFG           |     4|
|2     |BUFH           |     1|
|3     |BUFMR          |     2|
|4     |CARRY4         |    88|
|5     |IDDR           |     2|
|6     |IDELAYCTRL     |     1|
|7     |IDELAYE2       |    36|
|8     |IN_FIFO        |     4|
|9     |ISERDESE2      |    36|
|10    |LUT1           |   224|
|11    |LUT2           |   513|
|12    |LUT3           |   708|
|13    |LUT4           |   326|
|14    |LUT5           |   337|
|15    |LUT6           |   977|
|16    |MMCME2_ADV     |     1|
|17    |MUXF7          |    46|
|18    |MUXF8          |     6|
|19    |ODDR           |     1|
|20    |OSERDESE2      |    61|
|21    |OUT_FIFO       |     6|
|22    |PHASER_IN      |     4|
|23    |PHASER_OUT_PHY |     6|
|24    |PHASER_REF     |     3|
|25    |PHY_CONTROL    |     2|
|26    |PLLE2_ADV      |     1|
|27    |RAM32M         |   144|
|28    |SRL16E         |     5|
|29    |SRLC32E        |    20|
|30    |FDPE           |    73|
|31    |FDRE           |  1801|
|32    |FDSE           |    90|
|33    |IBUF           |    39|
|34    |IBUFGDS        |     2|
|35    |IOBUFDS        |     1|
|36    |OBUF           |    62|
+------+---------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:36 . Memory (MB): peak = 1817.020 ; gain = 882.570 ; free physical = 3716 ; free virtual = 14141
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1817.023 ; gain = 731.070 ; free physical = 3717 ; free virtual = 14142
