{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698662174582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698662174582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 10:36:14 2023 " "Processing started: Mon Oct 30 10:36:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698662174582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698662174582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Disponibilite -c Disponibilite " "Command: quartus_map --read_settings_files=on --write_settings_files=off Disponibilite -c Disponibilite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698662174583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698662175180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test2-arch " "Found design unit 1: test2-arch" {  } { { "testbench.vhd" "" { Text "C:/Projetvhdl_bloc2/testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698662175776 ""} { "Info" "ISGN_ENTITY_NAME" "1 test2 " "Found entity 1: test2" {  } { { "testbench.vhd" "" { Text "C:/Projetvhdl_bloc2/testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698662175776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698662175776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disponibilite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disponibilite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Disponibilite-arch " "Found design unit 1: Disponibilite-arch" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698662175783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Disponibilite " "Found entity 1: Disponibilite" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698662175783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698662175783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Disponibilite " "Elaborating entity \"Disponibilite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698662175836 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M_dispo Disponibilite.vhd(22) " "VHDL Process Statement warning at Disponibilite.vhd(22): signal \"M_dispo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1698662175841 "|Disponibilite"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[0\]~reg0 dispo\[0\]~reg0_emulated dispo\[0\]~1 " "Register \"dispo\[0\]~reg0\" is converted into an equivalent circuit using register \"dispo\[0\]~reg0_emulated\" and latch \"dispo\[0\]~1\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[1\]~reg0 dispo\[1\]~reg0_emulated dispo\[1\]~5 " "Register \"dispo\[1\]~reg0\" is converted into an equivalent circuit using register \"dispo\[1\]~reg0_emulated\" and latch \"dispo\[1\]~5\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[2\]~reg0 dispo\[2\]~reg0_emulated dispo\[2\]~9 " "Register \"dispo\[2\]~reg0\" is converted into an equivalent circuit using register \"dispo\[2\]~reg0_emulated\" and latch \"dispo\[2\]~9\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[3\]~reg0 dispo\[3\]~reg0_emulated dispo\[3\]~13 " "Register \"dispo\[3\]~reg0\" is converted into an equivalent circuit using register \"dispo\[3\]~reg0_emulated\" and latch \"dispo\[3\]~13\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[4\]~reg0 dispo\[4\]~reg0_emulated dispo\[4\]~17 " "Register \"dispo\[4\]~reg0\" is converted into an equivalent circuit using register \"dispo\[4\]~reg0_emulated\" and latch \"dispo\[4\]~17\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[5\]~reg0 dispo\[5\]~reg0_emulated dispo\[5\]~21 " "Register \"dispo\[5\]~reg0\" is converted into an equivalent circuit using register \"dispo\[5\]~reg0_emulated\" and latch \"dispo\[5\]~21\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[6\]~reg0 dispo\[6\]~reg0_emulated dispo\[6\]~25 " "Register \"dispo\[6\]~reg0\" is converted into an equivalent circuit using register \"dispo\[6\]~reg0_emulated\" and latch \"dispo\[6\]~25\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[7\]~reg0 dispo\[7\]~reg0_emulated dispo\[7\]~29 " "Register \"dispo\[7\]~reg0\" is converted into an equivalent circuit using register \"dispo\[7\]~reg0_emulated\" and latch \"dispo\[7\]~29\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[8\]~reg0 dispo\[8\]~reg0_emulated dispo\[8\]~33 " "Register \"dispo\[8\]~reg0\" is converted into an equivalent circuit using register \"dispo\[8\]~reg0_emulated\" and latch \"dispo\[8\]~33\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[8]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[9\]~reg0 dispo\[9\]~reg0_emulated dispo\[9\]~37 " "Register \"dispo\[9\]~reg0\" is converted into an equivalent circuit using register \"dispo\[9\]~reg0_emulated\" and latch \"dispo\[9\]~37\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[9]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[10\]~reg0 dispo\[10\]~reg0_emulated dispo\[10\]~41 " "Register \"dispo\[10\]~reg0\" is converted into an equivalent circuit using register \"dispo\[10\]~reg0_emulated\" and latch \"dispo\[10\]~41\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[10]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dispo\[11\]~reg0 dispo\[11\]~reg0_emulated dispo\[11\]~45 " "Register \"dispo\[11\]~reg0\" is converted into an equivalent circuit using register \"dispo\[11\]~reg0_emulated\" and latch \"dispo\[11\]~45\"" {  } { { "Disponibilite.vhd" "" { Text "C:/Projetvhdl_bloc2/Disponibilite.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1698662176401 "|Disponibilite|dispo[11]~reg0"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1698662176401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698662176575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698662176976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698662176976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698662177061 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698662177061 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698662177061 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698662177061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4720 " "Peak virtual memory: 4720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698662177131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 10:36:17 2023 " "Processing ended: Mon Oct 30 10:36:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698662177131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698662177131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698662177131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698662177131 ""}
