ARM GAS  /tmp/cc36XrTP.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"lv_mem.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.lv_mem_walker,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	lv_mem_walker:
  26              	.LVL0:
  27              	.LFB37:
  28              		.file 1 "Middlewares/lvgl/src/misc/lv_mem.c"
   1:Middlewares/lvgl/src/misc/lv_mem.c **** /**
   2:Middlewares/lvgl/src/misc/lv_mem.c ****  * @file lv_mem.c
   3:Middlewares/lvgl/src/misc/lv_mem.c ****  * General and portable implementation of malloc and free.
   4:Middlewares/lvgl/src/misc/lv_mem.c ****  * The dynamic memory monitoring is also supported.
   5:Middlewares/lvgl/src/misc/lv_mem.c ****  */
   6:Middlewares/lvgl/src/misc/lv_mem.c **** 
   7:Middlewares/lvgl/src/misc/lv_mem.c **** /*********************
   8:Middlewares/lvgl/src/misc/lv_mem.c ****  *      INCLUDES
   9:Middlewares/lvgl/src/misc/lv_mem.c ****  *********************/
  10:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_mem.h"
  11:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_tlsf.h"
  12:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_gc.h"
  13:Middlewares/lvgl/src/misc/lv_mem.c **** #include "lv_assert.h"
  14:Middlewares/lvgl/src/misc/lv_mem.c **** #include <string.h>
  15:Middlewares/lvgl/src/misc/lv_mem.c **** 
  16:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM != 0
  17:Middlewares/lvgl/src/misc/lv_mem.c ****     #include LV_MEM_CUSTOM_INCLUDE
  18:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  19:Middlewares/lvgl/src/misc/lv_mem.c **** 
  20:Middlewares/lvgl/src/misc/lv_mem.c **** 
  21:Middlewares/lvgl/src/misc/lv_mem.c **** /*********************
  22:Middlewares/lvgl/src/misc/lv_mem.c ****  *      DEFINES
  23:Middlewares/lvgl/src/misc/lv_mem.c ****  *********************/
  24:Middlewares/lvgl/src/misc/lv_mem.c **** /*memset the allocated memories to 0xaa and freed memories to 0xbb (just for testing purposes)*/
  25:Middlewares/lvgl/src/misc/lv_mem.c **** #ifndef LV_MEM_ADD_JUNK
  26:Middlewares/lvgl/src/misc/lv_mem.c **** #  define LV_MEM_ADD_JUNK  0
  27:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  28:Middlewares/lvgl/src/misc/lv_mem.c **** 
  29:Middlewares/lvgl/src/misc/lv_mem.c **** #ifdef LV_ARCH_64
  30:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_UNIT         uint64_t
ARM GAS  /tmp/cc36XrTP.s 			page 2


  31:Middlewares/lvgl/src/misc/lv_mem.c **** #  define ALIGN_MASK       0x7
  32:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  33:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_UNIT         uint32_t
  34:Middlewares/lvgl/src/misc/lv_mem.c **** #  define ALIGN_MASK       0x7
  35:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  36:Middlewares/lvgl/src/misc/lv_mem.c **** 
  37:Middlewares/lvgl/src/misc/lv_mem.c **** #define ZERO_MEM_SENTINEL  0xa1b2c3d4
  38:Middlewares/lvgl/src/misc/lv_mem.c **** 
  39:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  40:Middlewares/lvgl/src/misc/lv_mem.c ****  *      TYPEDEFS
  41:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  42:Middlewares/lvgl/src/misc/lv_mem.c **** 
  43:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  44:Middlewares/lvgl/src/misc/lv_mem.c ****  *  STATIC PROTOTYPES
  45:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  46:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  47:Middlewares/lvgl/src/misc/lv_mem.c ****     static void lv_mem_walker(void * ptr, size_t size, int used, void * user);
  48:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  49:Middlewares/lvgl/src/misc/lv_mem.c **** 
  50:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  51:Middlewares/lvgl/src/misc/lv_mem.c ****  *  STATIC VARIABLES
  52:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  53:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  54:Middlewares/lvgl/src/misc/lv_mem.c ****     static lv_tlsf_t tlsf;
  55:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  56:Middlewares/lvgl/src/misc/lv_mem.c **** 
  57:Middlewares/lvgl/src/misc/lv_mem.c **** static uint32_t zero_mem = ZERO_MEM_SENTINEL; /*Give the address of this variable if 0 byte should 
  58:Middlewares/lvgl/src/misc/lv_mem.c **** 
  59:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  60:Middlewares/lvgl/src/misc/lv_mem.c ****  *      MACROS
  61:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  62:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_LOG_TRACE_MEM
  63:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_TRACE(...) LV_LOG_TRACE( __VA_ARGS__)
  64:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  65:Middlewares/lvgl/src/misc/lv_mem.c **** #  define MEM_TRACE(...)
  66:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  67:Middlewares/lvgl/src/misc/lv_mem.c **** 
  68:Middlewares/lvgl/src/misc/lv_mem.c **** #define COPY32 *d32 = *s32; d32++; s32++;
  69:Middlewares/lvgl/src/misc/lv_mem.c **** #define COPY8 *d8 = *s8; d8++; s8++;
  70:Middlewares/lvgl/src/misc/lv_mem.c **** #define SET32(x) *d32 = x; d32++;
  71:Middlewares/lvgl/src/misc/lv_mem.c **** #define SET8(x) *d8 = x; d8++;
  72:Middlewares/lvgl/src/misc/lv_mem.c **** #define REPEAT8(expr) expr expr expr expr expr expr expr expr
  73:Middlewares/lvgl/src/misc/lv_mem.c **** 
  74:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
  75:Middlewares/lvgl/src/misc/lv_mem.c ****  *   GLOBAL FUNCTIONS
  76:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
  77:Middlewares/lvgl/src/misc/lv_mem.c **** 
  78:Middlewares/lvgl/src/misc/lv_mem.c **** /**
  79:Middlewares/lvgl/src/misc/lv_mem.c ****  * Initialize the dyn_mem module (work memory and other variables)
  80:Middlewares/lvgl/src/misc/lv_mem.c ****  */
  81:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_init(void)
  82:Middlewares/lvgl/src/misc/lv_mem.c **** {
  83:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  84:Middlewares/lvgl/src/misc/lv_mem.c **** 
  85:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_ADR == 0
  86:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Allocate a large array to store the dynamically allocated data*/
  87:Middlewares/lvgl/src/misc/lv_mem.c ****     static LV_ATTRIBUTE_LARGE_RAM_ARRAY MEM_UNIT work_mem_int[LV_MEM_SIZE / sizeof(MEM_UNIT)];
ARM GAS  /tmp/cc36XrTP.s 			page 3


  88:Middlewares/lvgl/src/misc/lv_mem.c ****     tlsf = lv_tlsf_create_with_pool((void *)work_mem_int, LV_MEM_SIZE);
  89:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  90:Middlewares/lvgl/src/misc/lv_mem.c ****     tlsf = lv_tlsf_create_with_pool((void *)LV_MEM_ADR, LV_MEM_SIZE);
  91:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  92:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  93:Middlewares/lvgl/src/misc/lv_mem.c **** 
  94:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_ADD_JUNK
  95:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_LOG_WARN("LV_MEM_ADD_JUNK is enabled which makes LVGL much slower")
  96:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
  97:Middlewares/lvgl/src/misc/lv_mem.c **** }
  98:Middlewares/lvgl/src/misc/lv_mem.c **** 
  99:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 100:Middlewares/lvgl/src/misc/lv_mem.c ****  * Clean up the memory buffer which frees all the allocated memories.
 101:Middlewares/lvgl/src/misc/lv_mem.c ****  * @note It work only if `LV_MEM_CUSTOM == 0`
 102:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 103:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_deinit(void)
 104:Middlewares/lvgl/src/misc/lv_mem.c **** {
 105:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 106:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_tlsf_destroy(tlsf);
 107:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_mem_init();
 108:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 109:Middlewares/lvgl/src/misc/lv_mem.c **** }
 110:Middlewares/lvgl/src/misc/lv_mem.c **** 
 111:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 112:Middlewares/lvgl/src/misc/lv_mem.c ****  * Allocate a memory dynamically
 113:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param size size of the memory to allocate in bytes
 114:Middlewares/lvgl/src/misc/lv_mem.c ****  * @return pointer to the allocated memory
 115:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 116:Middlewares/lvgl/src/misc/lv_mem.c **** void * lv_mem_alloc(size_t size)
 117:Middlewares/lvgl/src/misc/lv_mem.c **** {
 118:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocating %d bytes", size);
 119:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) {
 120:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 121:Middlewares/lvgl/src/misc/lv_mem.c ****         return &zero_mem;
 122:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 123:Middlewares/lvgl/src/misc/lv_mem.c **** 
 124:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 125:Middlewares/lvgl/src/misc/lv_mem.c ****     void * alloc = lv_tlsf_malloc(tlsf, size);
 126:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 127:Middlewares/lvgl/src/misc/lv_mem.c ****     void * alloc = LV_MEM_CUSTOM_ALLOC(size);
 128:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 129:Middlewares/lvgl/src/misc/lv_mem.c **** 
 130:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_ADD_JUNK
 131:Middlewares/lvgl/src/misc/lv_mem.c ****     if(alloc != NULL) lv_memset(alloc, 0xaa, size);
 132:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 133:Middlewares/lvgl/src/misc/lv_mem.c **** 
 134:Middlewares/lvgl/src/misc/lv_mem.c ****     if(alloc == NULL) {
 135:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory (%d bytes)", size);
 136:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor_t mon;
 137:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor(&mon);
 138:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("used: %6d (%3d %%), frag: %3d %%, biggest free: %6d",
 139:Middlewares/lvgl/src/misc/lv_mem.c ****                (int)mon.total_size - mon.free_size, mon.used_pct, mon.frag_pct,
 140:Middlewares/lvgl/src/misc/lv_mem.c ****                (int)mon.free_biggest_size);
 141:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 142:Middlewares/lvgl/src/misc/lv_mem.c **** 
 143:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocated at %p", alloc);
 144:Middlewares/lvgl/src/misc/lv_mem.c ****     return alloc;
ARM GAS  /tmp/cc36XrTP.s 			page 4


 145:Middlewares/lvgl/src/misc/lv_mem.c **** }
 146:Middlewares/lvgl/src/misc/lv_mem.c **** 
 147:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 148:Middlewares/lvgl/src/misc/lv_mem.c ****  * Free an allocated data
 149:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param data pointer to an allocated memory
 150:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 151:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_free(void * data)
 152:Middlewares/lvgl/src/misc/lv_mem.c **** {
 153:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("freeing %p", data);
 154:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == &zero_mem) return;
 155:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == NULL) return;
 156:Middlewares/lvgl/src/misc/lv_mem.c **** 
 157:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 158:Middlewares/lvgl/src/misc/lv_mem.c **** #  if LV_MEM_ADD_JUNK
 159:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_memset(data, 0xbb, lv_tlsf_block_size(data));
 160:Middlewares/lvgl/src/misc/lv_mem.c **** #  endif
 161:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_tlsf_free(tlsf, data);
 162:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 163:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_MEM_CUSTOM_FREE(data);
 164:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 165:Middlewares/lvgl/src/misc/lv_mem.c **** }
 166:Middlewares/lvgl/src/misc/lv_mem.c **** 
 167:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 168:Middlewares/lvgl/src/misc/lv_mem.c ****  * Reallocate a memory with a new size. The old content will be kept.
 169:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param data pointer to an allocated memory.
 170:Middlewares/lvgl/src/misc/lv_mem.c ****  * Its content will be copied to the new memory block and freed
 171:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param new_size the desired new size in byte
 172:Middlewares/lvgl/src/misc/lv_mem.c ****  * @return pointer to the new memory
 173:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 174:Middlewares/lvgl/src/misc/lv_mem.c **** void * lv_mem_realloc(void * data_p, size_t new_size)
 175:Middlewares/lvgl/src/misc/lv_mem.c **** {
 176:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("reallocating %p with %d size", data_p, new_size);
 177:Middlewares/lvgl/src/misc/lv_mem.c ****     if(new_size == 0) {
 178:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 179:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_free(data_p);
 180:Middlewares/lvgl/src/misc/lv_mem.c ****         return &zero_mem;
 181:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 182:Middlewares/lvgl/src/misc/lv_mem.c **** 
 183:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data_p == &zero_mem) return lv_mem_alloc(new_size);
 184:Middlewares/lvgl/src/misc/lv_mem.c **** 
 185:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 186:Middlewares/lvgl/src/misc/lv_mem.c ****     void * new_p = lv_tlsf_realloc(tlsf, data_p, new_size);
 187:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 188:Middlewares/lvgl/src/misc/lv_mem.c ****     void * new_p = LV_MEM_CUSTOM_REALLOC(data_p, new_size);
 189:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 190:Middlewares/lvgl/src/misc/lv_mem.c ****     if(new_p == NULL) {
 191:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory");
 192:Middlewares/lvgl/src/misc/lv_mem.c ****         return NULL;
 193:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 194:Middlewares/lvgl/src/misc/lv_mem.c **** 
 195:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocated at %p", new_p);
 196:Middlewares/lvgl/src/misc/lv_mem.c ****     return new_p;
 197:Middlewares/lvgl/src/misc/lv_mem.c **** }
 198:Middlewares/lvgl/src/misc/lv_mem.c **** 
 199:Middlewares/lvgl/src/misc/lv_mem.c **** lv_res_t lv_mem_test(void)
 200:Middlewares/lvgl/src/misc/lv_mem.c **** {
 201:Middlewares/lvgl/src/misc/lv_mem.c ****     if(zero_mem != ZERO_MEM_SENTINEL) {
ARM GAS  /tmp/cc36XrTP.s 			page 5


 202:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
 203:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_RES_INV;
 204:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 205:Middlewares/lvgl/src/misc/lv_mem.c **** 
 206:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 207:Middlewares/lvgl/src/misc/lv_mem.c ****     if(lv_tlsf_check(tlsf)) {
 208:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 209:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_RES_INV;
 210:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 211:Middlewares/lvgl/src/misc/lv_mem.c **** 
 212:Middlewares/lvgl/src/misc/lv_mem.c ****     if (lv_tlsf_check_pool(lv_tlsf_get_pool(tlsf))) {
 213:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 214:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_RES_INV;
 215:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 216:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 217:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("passed");
 218:Middlewares/lvgl/src/misc/lv_mem.c ****     return LV_RES_OK;
 219:Middlewares/lvgl/src/misc/lv_mem.c **** }
 220:Middlewares/lvgl/src/misc/lv_mem.c **** 
 221:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 222:Middlewares/lvgl/src/misc/lv_mem.c ****  * Give information about the work memory of dynamic allocation
 223:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param mon_p pointer to a dm_mon_p variable,
 224:Middlewares/lvgl/src/misc/lv_mem.c ****  *              the result of the analysis will be stored here
 225:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 226:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_monitor(lv_mem_monitor_t * mon_p)
 227:Middlewares/lvgl/src/misc/lv_mem.c **** {
 228:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Init the data*/
 229:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_memset(mon_p, 0, sizeof(lv_mem_monitor_t));
 230:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 231:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin");
 232:Middlewares/lvgl/src/misc/lv_mem.c **** 
 233:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_tlsf_walk_pool(lv_tlsf_get_pool(tlsf), lv_mem_walker, mon_p);
 234:Middlewares/lvgl/src/misc/lv_mem.c **** 
 235:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->total_size = LV_MEM_SIZE;
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->used_pct = 100 - (100U * mon_p->free_size) / mon_p->total_size;
 237:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = mon_p->free_biggest_size * 100U / mon_p->free_size;
 239:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 240:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 241:Middlewares/lvgl/src/misc/lv_mem.c ****     else {
 242:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 0; /*no fragmentation if all the RAM is used*/
 243:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 244:Middlewares/lvgl/src/misc/lv_mem.c **** 
 245:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("finished");
 246:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 247:Middlewares/lvgl/src/misc/lv_mem.c **** }
 248:Middlewares/lvgl/src/misc/lv_mem.c **** 
 249:Middlewares/lvgl/src/misc/lv_mem.c **** 
 250:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 251:Middlewares/lvgl/src/misc/lv_mem.c ****  * Get a temporal buffer with the given size.
 252:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param size the required size
 253:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 254:Middlewares/lvgl/src/misc/lv_mem.c **** void * lv_mem_buf_get(uint32_t size)
 255:Middlewares/lvgl/src/misc/lv_mem.c **** {
 256:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) return NULL;
 257:Middlewares/lvgl/src/misc/lv_mem.c **** 
 258:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin, getting %d bytes", size);
ARM GAS  /tmp/cc36XrTP.s 			page 6


 259:Middlewares/lvgl/src/misc/lv_mem.c **** 
 260:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Try to find a free buffer with suitable size*/
 261:Middlewares/lvgl/src/misc/lv_mem.c ****     int8_t i_guess = -1;
 262:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 263:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 264:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 266:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 267:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 268:Middlewares/lvgl/src/misc/lv_mem.c ****             else if(i_guess < 0) {
 269:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 270:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 271:Middlewares/lvgl/src/misc/lv_mem.c ****             /*If size of `i` is closer to `size` prefer it*/
 272:Middlewares/lvgl/src/misc/lv_mem.c ****             else if(LV_GC_ROOT(lv_mem_buf[i]).size < LV_GC_ROOT(lv_mem_buf[i_guess]).size) {
 273:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 274:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 275:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 276:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 277:Middlewares/lvgl/src/misc/lv_mem.c **** 
 278:Middlewares/lvgl/src/misc/lv_mem.c ****     if(i_guess >= 0) {
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_GC_ROOT(lv_mem_buf[i_guess]).used = 1;
 280:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
 281:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_GC_ROOT(lv_mem_buf[i_guess]).p;
 282:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 283:Middlewares/lvgl/src/misc/lv_mem.c **** 
 284:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Reallocate a free buffer*/
 285:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 286:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 287:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             void * buf = lv_mem_realloc(LV_GC_ROOT(lv_mem_buf[i]).p, size);
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 290:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 291:Middlewares/lvgl/src/misc/lv_mem.c **** 
 292:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 293:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = size;
 294:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p    = buf;
 295:Middlewares/lvgl/src/misc/lv_mem.c ****             MEM_TRACE("allocated (buffer id: %d, address: %p)", i, LV_GC_ROOT(lv_mem_buf[i]).p);
 296:Middlewares/lvgl/src/misc/lv_mem.c ****             return LV_GC_ROOT(lv_mem_buf[i]).p;
 297:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 298:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 299:Middlewares/lvgl/src/misc/lv_mem.c **** 
 300:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_LOG_ERROR("no more buffers. (increase LV_MEM_BUF_MAX_NUM)");
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_ASSERT_MSG(false, "No more buffers. Increase LV_MEM_BUF_MAX_NUM.");
 302:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 303:Middlewares/lvgl/src/misc/lv_mem.c **** }
 304:Middlewares/lvgl/src/misc/lv_mem.c **** 
 305:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 306:Middlewares/lvgl/src/misc/lv_mem.c ****  * Release a memory buffer
 307:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param p buffer to release
 308:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 309:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_buf_release(void * p)
 310:Middlewares/lvgl/src/misc/lv_mem.c **** {
 311:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin (address: %p)", p);
 312:Middlewares/lvgl/src/misc/lv_mem.c **** 
 313:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 314:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
ARM GAS  /tmp/cc36XrTP.s 			page 7


 316:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
 317:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 318:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 319:Middlewares/lvgl/src/misc/lv_mem.c **** 
 320:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_LOG_ERROR("p is not a known buffer")
 321:Middlewares/lvgl/src/misc/lv_mem.c **** }
 322:Middlewares/lvgl/src/misc/lv_mem.c **** 
 323:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 324:Middlewares/lvgl/src/misc/lv_mem.c ****  * Free all memory buffers
 325:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 326:Middlewares/lvgl/src/misc/lv_mem.c **** void lv_mem_buf_free_all(void)
 327:Middlewares/lvgl/src/misc/lv_mem.c **** {
 328:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 329:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 330:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
 331:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p = NULL;
 332:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 333:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = 0;
 334:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 335:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 336:Middlewares/lvgl/src/misc/lv_mem.c **** }
 337:Middlewares/lvgl/src/misc/lv_mem.c **** 
 338:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEMCPY_MEMSET_STD == 0
 339:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 340:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memcpy` but optimized for 4 byte operation.
 341:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 342:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param src pointer to the source buffer
 343:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to copy
 344:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 345:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void * lv_memcpy(void * dst, const void * src, size_t len)
 346:Middlewares/lvgl/src/misc/lv_mem.c **** {
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = dst;
 348:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 349:Middlewares/lvgl/src/misc/lv_mem.c **** 
 350:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t d_align = (lv_uintptr_t)d8 & ALIGN_MASK;
 351:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t s_align = (lv_uintptr_t)s8 & ALIGN_MASK;
 352:Middlewares/lvgl/src/misc/lv_mem.c **** 
 353:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Byte copy for unaligned memories*/
 354:Middlewares/lvgl/src/misc/lv_mem.c ****     if(s_align != d_align) {
 355:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len > 32) {
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 360:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 361:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 362:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len) {
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8
 364:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 365:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 366:Middlewares/lvgl/src/misc/lv_mem.c ****         return dst;
 367:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 368:Middlewares/lvgl/src/misc/lv_mem.c **** 
 369:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the memories aligned*/
 370:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 371:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 372:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
ARM GAS  /tmp/cc36XrTP.s 			page 8


 373:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
 374:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 375:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 376:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 377:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 378:Middlewares/lvgl/src/misc/lv_mem.c **** 
 379:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 380:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint32_t * s32 = (uint32_t *)s8;
 381:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(COPY32)
 383:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 384:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 385:Middlewares/lvgl/src/misc/lv_mem.c **** 
 386:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY32;
 388:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 389:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 390:Middlewares/lvgl/src/misc/lv_mem.c **** 
 391:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 392:Middlewares/lvgl/src/misc/lv_mem.c ****     s8 = (const uint8_t *)s32;
 393:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY8
 395:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 396:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 397:Middlewares/lvgl/src/misc/lv_mem.c **** 
 398:Middlewares/lvgl/src/misc/lv_mem.c ****     return dst;
 399:Middlewares/lvgl/src/misc/lv_mem.c **** }
 400:Middlewares/lvgl/src/misc/lv_mem.c **** 
 401:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 402:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memset` but optimized for 4 byte operation.
 403:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 404:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param v value to set [0..255]
 405:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to set
 406:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 407:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void lv_memset(void * dst, uint8_t v, size_t len)
 408:Middlewares/lvgl/src/misc/lv_mem.c **** {
 409:Middlewares/lvgl/src/misc/lv_mem.c **** 
 410:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 411:Middlewares/lvgl/src/misc/lv_mem.c **** 
 412:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 413:Middlewares/lvgl/src/misc/lv_mem.c **** 
 414:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the address aligned*/
 415:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 416:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 417:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 419:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 420:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 421:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 422:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 423:Middlewares/lvgl/src/misc/lv_mem.c **** 
 424:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t v32 = (uint32_t)v + ((uint32_t)v << 8) + ((uint32_t)v << 16) + ((uint32_t)v << 24);
 425:Middlewares/lvgl/src/misc/lv_mem.c **** 
 426:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 427:Middlewares/lvgl/src/misc/lv_mem.c **** 
 428:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
ARM GAS  /tmp/cc36XrTP.s 			page 9


 430:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 431:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 432:Middlewares/lvgl/src/misc/lv_mem.c **** 
 433:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(v32);
 435:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 436:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 437:Middlewares/lvgl/src/misc/lv_mem.c **** 
 438:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 439:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(v);
 441:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 442:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 443:Middlewares/lvgl/src/misc/lv_mem.c **** }
 444:Middlewares/lvgl/src/misc/lv_mem.c **** 
 445:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 446:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memset(dst, 0x00, len)` but optimized for 4 byte operation.
 447:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 448:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to set
 449:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 450:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void lv_memset_00(void * dst, size_t len)
 451:Middlewares/lvgl/src/misc/lv_mem.c **** {
 452:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 453:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 454:Middlewares/lvgl/src/misc/lv_mem.c **** 
 455:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the address aligned*/
 456:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 457:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 458:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 459:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 460:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 461:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 462:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 463:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 464:Middlewares/lvgl/src/misc/lv_mem.c **** 
 465:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 466:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0));
 468:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 469:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 470:Middlewares/lvgl/src/misc/lv_mem.c **** 
 471:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0);
 473:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 474:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 475:Middlewares/lvgl/src/misc/lv_mem.c **** 
 476:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 477:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0);
 479:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 480:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 481:Middlewares/lvgl/src/misc/lv_mem.c **** }
 482:Middlewares/lvgl/src/misc/lv_mem.c **** 
 483:Middlewares/lvgl/src/misc/lv_mem.c **** /**
 484:Middlewares/lvgl/src/misc/lv_mem.c ****  * Same as `memset(dst, 0xFF, len)` but optimized for 4 byte operation.
 485:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param dst pointer to the destination buffer
 486:Middlewares/lvgl/src/misc/lv_mem.c ****  * @param len number of byte to set
ARM GAS  /tmp/cc36XrTP.s 			page 10


 487:Middlewares/lvgl/src/misc/lv_mem.c ****  */
 488:Middlewares/lvgl/src/misc/lv_mem.c **** LV_ATTRIBUTE_FAST_MEM void lv_memset_ff(void * dst, size_t len)
 489:Middlewares/lvgl/src/misc/lv_mem.c **** {
 490:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 491:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 492:Middlewares/lvgl/src/misc/lv_mem.c **** 
 493:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Make the address aligned*/
 494:Middlewares/lvgl/src/misc/lv_mem.c ****     if(d_align) {
 495:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 496:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
 498:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 499:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 500:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 501:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 502:Middlewares/lvgl/src/misc/lv_mem.c **** 
 503:Middlewares/lvgl/src/misc/lv_mem.c ****     uint32_t * d32 = (uint32_t *)d8;
 504:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 32) {
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0xFFFFFFFF));
 506:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 507:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 508:Middlewares/lvgl/src/misc/lv_mem.c **** 
 509:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len > 4) {
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0xFFFFFFFF);
 511:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 512:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 513:Middlewares/lvgl/src/misc/lv_mem.c **** 
 514:Middlewares/lvgl/src/misc/lv_mem.c ****     d8 = (uint8_t *)d32;
 515:Middlewares/lvgl/src/misc/lv_mem.c ****     while(len) {
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0xFF);
 517:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 518:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 519:Middlewares/lvgl/src/misc/lv_mem.c **** }
 520:Middlewares/lvgl/src/misc/lv_mem.c **** 
 521:Middlewares/lvgl/src/misc/lv_mem.c **** #endif /*LV_MEMCPY_MEMSET_STD*/
 522:Middlewares/lvgl/src/misc/lv_mem.c **** 
 523:Middlewares/lvgl/src/misc/lv_mem.c **** /**********************
 524:Middlewares/lvgl/src/misc/lv_mem.c ****  *   STATIC FUNCTIONS
 525:Middlewares/lvgl/src/misc/lv_mem.c ****  **********************/
 526:Middlewares/lvgl/src/misc/lv_mem.c **** 
 527:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 528:Middlewares/lvgl/src/misc/lv_mem.c **** static void lv_mem_walker(void * ptr, size_t size, int used, void * user)
 529:Middlewares/lvgl/src/misc/lv_mem.c **** {
  29              		.loc 1 529 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 530:Middlewares/lvgl/src/misc/lv_mem.c ****     LV_UNUSED(ptr);
  34              		.loc 1 530 5 view .LVU1
 531:Middlewares/lvgl/src/misc/lv_mem.c **** 
 532:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_mem_monitor_t * mon_p = user;
  35              		.loc 1 532 5 view .LVU2
 533:Middlewares/lvgl/src/misc/lv_mem.c ****     if(used) {
  36              		.loc 1 533 5 view .LVU3
  37              		.loc 1 533 7 is_stmt 0 view .LVU4
  38 0000 1AB1     		cbz	r2, .L2
ARM GAS  /tmp/cc36XrTP.s 			page 11


 534:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->used_cnt++;
  39              		.loc 1 534 9 is_stmt 1 view .LVU5
  40              		.loc 1 534 14 is_stmt 0 view .LVU6
  41 0002 1A69     		ldr	r2, [r3, #16]
  42              	.LVL1:
  43              		.loc 1 534 24 view .LVU7
  44 0004 0132     		adds	r2, r2, #1
  45 0006 1A61     		str	r2, [r3, #16]
  46 0008 7047     		bx	lr
  47              	.LVL2:
  48              	.L2:
 535:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 536:Middlewares/lvgl/src/misc/lv_mem.c ****     else {
 537:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->free_cnt++;
  49              		.loc 1 537 9 is_stmt 1 view .LVU8
  50              		.loc 1 537 14 is_stmt 0 view .LVU9
  51 000a 5A68     		ldr	r2, [r3, #4]
  52              	.LVL3:
  53              		.loc 1 537 24 view .LVU10
  54 000c 0132     		adds	r2, r2, #1
  55 000e 5A60     		str	r2, [r3, #4]
 538:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->free_size += size;
  56              		.loc 1 538 9 is_stmt 1 view .LVU11
  57              		.loc 1 538 26 is_stmt 0 view .LVU12
  58 0010 9A68     		ldr	r2, [r3, #8]
  59 0012 0A44     		add	r2, r2, r1
  60 0014 9A60     		str	r2, [r3, #8]
 539:Middlewares/lvgl/src/misc/lv_mem.c ****         if(size > mon_p->free_biggest_size)
  61              		.loc 1 539 9 is_stmt 1 view .LVU13
  62              		.loc 1 539 24 is_stmt 0 view .LVU14
  63 0016 DA68     		ldr	r2, [r3, #12]
  64              		.loc 1 539 11 view .LVU15
  65 0018 8A42     		cmp	r2, r1
  66 001a 00D2     		bcs	.L1
 540:Middlewares/lvgl/src/misc/lv_mem.c ****             mon_p->free_biggest_size = size;
  67              		.loc 1 540 13 is_stmt 1 view .LVU16
  68              		.loc 1 540 38 is_stmt 0 view .LVU17
  69 001c D960     		str	r1, [r3, #12]
  70              	.L1:
 541:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 542:Middlewares/lvgl/src/misc/lv_mem.c **** }
  71              		.loc 1 542 1 view .LVU18
  72 001e 7047     		bx	lr
  73              		.cfi_endproc
  74              	.LFE37:
  76              		.section	.text.lv_mem_init,"ax",%progbits
  77              		.align	1
  78              		.global	lv_mem_init
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu fpv4-sp-d16
  84              	lv_mem_init:
  85              	.LFB23:
  82:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
  86              		.loc 1 82 1 is_stmt 1 view -0
  87              		.cfi_startproc
ARM GAS  /tmp/cc36XrTP.s 			page 12


  88              		@ args = 0, pretend = 0, frame = 0
  89              		@ frame_needed = 0, uses_anonymous_args = 0
  90 0000 08B5     		push	{r3, lr}
  91              	.LCFI0:
  92              		.cfi_def_cfa_offset 8
  93              		.cfi_offset 3, -8
  94              		.cfi_offset 14, -4
  87:Middlewares/lvgl/src/misc/lv_mem.c ****     tlsf = lv_tlsf_create_with_pool((void *)work_mem_int, LV_MEM_SIZE);
  95              		.loc 1 87 5 view .LVU20
  88:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  96              		.loc 1 88 5 view .LVU21
  88:Middlewares/lvgl/src/misc/lv_mem.c **** #else
  97              		.loc 1 88 12 is_stmt 0 view .LVU22
  98 0002 4FF48041 		mov	r1, #16384
  99 0006 0348     		ldr	r0, .L6
 100 0008 FFF7FEFF 		bl	lv_tlsf_create_with_pool
 101              	.LVL4:
  88:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 102              		.loc 1 88 10 view .LVU23
 103 000c 024B     		ldr	r3, .L6+4
 104 000e 1860     		str	r0, [r3]
  97:Middlewares/lvgl/src/misc/lv_mem.c **** 
 105              		.loc 1 97 1 view .LVU24
 106 0010 08BD     		pop	{r3, pc}
 107              	.L7:
 108 0012 00BF     		.align	2
 109              	.L6:
 110 0014 00000000 		.word	work_mem_int.0
 111 0018 00000000 		.word	.LANCHOR0
 112              		.cfi_endproc
 113              	.LFE23:
 115              		.section	.text.lv_mem_deinit,"ax",%progbits
 116              		.align	1
 117              		.global	lv_mem_deinit
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv4-sp-d16
 123              	lv_mem_deinit:
 124              	.LFB24:
 104:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 125              		.loc 1 104 1 is_stmt 1 view -0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 0
 128              		@ frame_needed = 0, uses_anonymous_args = 0
 129 0000 08B5     		push	{r3, lr}
 130              	.LCFI1:
 131              		.cfi_def_cfa_offset 8
 132              		.cfi_offset 3, -8
 133              		.cfi_offset 14, -4
 106:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_mem_init();
 134              		.loc 1 106 5 view .LVU26
 135 0002 034B     		ldr	r3, .L10
 136 0004 1868     		ldr	r0, [r3]
 137 0006 FFF7FEFF 		bl	lv_tlsf_destroy
 138              	.LVL5:
 107:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
ARM GAS  /tmp/cc36XrTP.s 			page 13


 139              		.loc 1 107 5 view .LVU27
 140 000a FFF7FEFF 		bl	lv_mem_init
 141              	.LVL6:
 109:Middlewares/lvgl/src/misc/lv_mem.c **** 
 142              		.loc 1 109 1 is_stmt 0 view .LVU28
 143 000e 08BD     		pop	{r3, pc}
 144              	.L11:
 145              		.align	2
 146              	.L10:
 147 0010 00000000 		.word	.LANCHOR0
 148              		.cfi_endproc
 149              	.LFE24:
 151              		.section	.text.lv_mem_free,"ax",%progbits
 152              		.align	1
 153              		.global	lv_mem_free
 154              		.syntax unified
 155              		.thumb
 156              		.thumb_func
 157              		.fpu fpv4-sp-d16
 159              	lv_mem_free:
 160              	.LVL7:
 161              	.LFB26:
 152:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("freeing %p", data);
 162              		.loc 1 152 1 is_stmt 1 view -0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 152:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("freeing %p", data);
 166              		.loc 1 152 1 is_stmt 0 view .LVU30
 167 0000 08B5     		push	{r3, lr}
 168              	.LCFI2:
 169              		.cfi_def_cfa_offset 8
 170              		.cfi_offset 3, -8
 171              		.cfi_offset 14, -4
 153:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == &zero_mem) return;
 172              		.loc 1 153 34 is_stmt 1 view .LVU31
 154:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == NULL) return;
 173              		.loc 1 154 5 view .LVU32
 154:Middlewares/lvgl/src/misc/lv_mem.c ****     if(data == NULL) return;
 174              		.loc 1 154 7 is_stmt 0 view .LVU33
 175 0002 054B     		ldr	r3, .L15
 176 0004 9842     		cmp	r0, r3
 177 0006 05D0     		beq	.L12
 178 0008 0146     		mov	r1, r0
 155:Middlewares/lvgl/src/misc/lv_mem.c **** 
 179              		.loc 1 155 5 is_stmt 1 view .LVU34
 155:Middlewares/lvgl/src/misc/lv_mem.c **** 
 180              		.loc 1 155 7 is_stmt 0 view .LVU35
 181 000a 18B1     		cbz	r0, .L12
 161:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 182              		.loc 1 161 5 is_stmt 1 view .LVU36
 183 000c 034B     		ldr	r3, .L15+4
 184 000e 1868     		ldr	r0, [r3]
 185              	.LVL8:
 161:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 186              		.loc 1 161 5 is_stmt 0 view .LVU37
 187 0010 FFF7FEFF 		bl	lv_tlsf_free
ARM GAS  /tmp/cc36XrTP.s 			page 14


 188              	.LVL9:
 189              	.L12:
 165:Middlewares/lvgl/src/misc/lv_mem.c **** 
 190              		.loc 1 165 1 view .LVU38
 191 0014 08BD     		pop	{r3, pc}
 192              	.L16:
 193 0016 00BF     		.align	2
 194              	.L15:
 195 0018 00000000 		.word	.LANCHOR1
 196 001c 00000000 		.word	.LANCHOR0
 197              		.cfi_endproc
 198              	.LFE26:
 200              		.section	.text.lv_mem_test,"ax",%progbits
 201              		.align	1
 202              		.global	lv_mem_test
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 206              		.fpu fpv4-sp-d16
 208              	lv_mem_test:
 209              	.LFB28:
 200:Middlewares/lvgl/src/misc/lv_mem.c ****     if(zero_mem != ZERO_MEM_SENTINEL) {
 210              		.loc 1 200 1 is_stmt 1 view -0
 211              		.cfi_startproc
 212              		@ args = 0, pretend = 0, frame = 0
 213              		@ frame_needed = 0, uses_anonymous_args = 0
 214 0000 08B5     		push	{r3, lr}
 215              	.LCFI3:
 216              		.cfi_def_cfa_offset 8
 217              		.cfi_offset 3, -8
 218              		.cfi_offset 14, -4
 201:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
 219              		.loc 1 201 5 view .LVU40
 201:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
 220              		.loc 1 201 17 is_stmt 0 view .LVU41
 221 0002 0C4B     		ldr	r3, .L25
 222 0004 1A68     		ldr	r2, [r3]
 201:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("zero_mem is written");
 223              		.loc 1 201 7 view .LVU42
 224 0006 0C4B     		ldr	r3, .L25+4
 225 0008 9A42     		cmp	r2, r3
 226 000a 01D0     		beq	.L23
 203:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 227              		.loc 1 203 16 view .LVU43
 228 000c 0020     		movs	r0, #0
 229              	.L18:
 219:Middlewares/lvgl/src/misc/lv_mem.c **** 
 230              		.loc 1 219 1 view .LVU44
 231 000e 08BD     		pop	{r3, pc}
 232              	.L23:
 207:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 233              		.loc 1 207 5 is_stmt 1 view .LVU45
 207:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 234              		.loc 1 207 8 is_stmt 0 view .LVU46
 235 0010 0A4B     		ldr	r3, .L25+8
 236 0012 1868     		ldr	r0, [r3]
 237 0014 FFF7FEFF 		bl	lv_tlsf_check
ARM GAS  /tmp/cc36XrTP.s 			page 15


 238              	.LVL10:
 207:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("failed");
 239              		.loc 1 207 7 view .LVU47
 240 0018 08B1     		cbz	r0, .L24
 209:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 241              		.loc 1 209 16 view .LVU48
 242 001a 0020     		movs	r0, #0
 243 001c F7E7     		b	.L18
 244              	.L24:
 212:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 245              		.loc 1 212 5 is_stmt 1 view .LVU49
 212:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 246              		.loc 1 212 9 is_stmt 0 view .LVU50
 247 001e 074B     		ldr	r3, .L25+8
 248 0020 1868     		ldr	r0, [r3]
 249 0022 FFF7FEFF 		bl	lv_tlsf_get_pool
 250              	.LVL11:
 251 0026 FFF7FEFF 		bl	lv_tlsf_check_pool
 252              	.LVL12:
 212:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_WARN("pool failed");
 253              		.loc 1 212 8 view .LVU51
 254 002a 08B9     		cbnz	r0, .L21
 218:Middlewares/lvgl/src/misc/lv_mem.c **** }
 255              		.loc 1 218 12 view .LVU52
 256 002c 0120     		movs	r0, #1
 257 002e EEE7     		b	.L18
 258              	.L21:
 214:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 259              		.loc 1 214 16 view .LVU53
 260 0030 0020     		movs	r0, #0
 261 0032 ECE7     		b	.L18
 262              	.L26:
 263              		.align	2
 264              	.L25:
 265 0034 00000000 		.word	.LANCHOR1
 266 0038 D4C3B2A1 		.word	-1582119980
 267 003c 00000000 		.word	.LANCHOR0
 268              		.cfi_endproc
 269              	.LFE28:
 271              		.section	.text.lv_mem_buf_release,"ax",%progbits
 272              		.align	1
 273              		.global	lv_mem_buf_release
 274              		.syntax unified
 275              		.thumb
 276              		.thumb_func
 277              		.fpu fpv4-sp-d16
 279              	lv_mem_buf_release:
 280              	.LVL13:
 281              	.LFB31:
 310:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("begin (address: %p)", p);
 282              		.loc 1 310 1 is_stmt 1 view -0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 0
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 311:Middlewares/lvgl/src/misc/lv_mem.c **** 
 287              		.loc 1 311 40 view .LVU55
ARM GAS  /tmp/cc36XrTP.s 			page 16


 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 288              		.loc 1 313 5 view .LVU56
 289              	.LBB2:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 290              		.loc 1 313 9 view .LVU57
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 291              		.loc 1 313 17 is_stmt 0 view .LVU58
 292 0000 0023     		movs	r3, #0
 293              	.LVL14:
 294              	.L28:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 295              		.loc 1 313 24 is_stmt 1 discriminator 1 view .LVU59
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 296              		.loc 1 313 5 is_stmt 0 discriminator 1 view .LVU60
 297 0002 0F2B     		cmp	r3, #15
 298 0004 10D8     		bhi	.L32
 314:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 299              		.loc 1 314 9 is_stmt 1 view .LVU61
 314:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 300              		.loc 1 314 37 is_stmt 0 view .LVU62
 301 0006 1946     		mov	r1, r3
 302 0008 084A     		ldr	r2, .L34
 303 000a 52F83320 		ldr	r2, [r2, r3, lsl #3]
 314:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 304              		.loc 1 314 11 view .LVU63
 305 000e 8242     		cmp	r2, r0
 306 0010 02D0     		beq	.L33
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 307              		.loc 1 313 48 is_stmt 1 discriminator 2 view .LVU64
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 308              		.loc 1 313 49 is_stmt 0 discriminator 2 view .LVU65
 309 0012 0133     		adds	r3, r3, #1
 310              	.LVL15:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 311              		.loc 1 313 49 discriminator 2 view .LVU66
 312 0014 DBB2     		uxtb	r3, r3
 313              	.LVL16:
 313:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p == p) {
 314              		.loc 1 313 49 discriminator 2 view .LVU67
 315 0016 F4E7     		b	.L28
 316              	.L33:
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
 317              		.loc 1 315 13 is_stmt 1 view .LVU68
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
 318              		.loc 1 315 44 is_stmt 0 view .LVU69
 319 0018 044B     		ldr	r3, .L34
 320              	.LVL17:
 315:Middlewares/lvgl/src/misc/lv_mem.c ****             return;
 321              		.loc 1 315 44 view .LVU70
 322 001a 03EBC101 		add	r1, r3, r1, lsl #3
 323 001e 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 324 0020 6FF30003 		bfc	r3, #0, #1
 325 0024 8B71     		strb	r3, [r1, #6]
 316:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 326              		.loc 1 316 13 is_stmt 1 view .LVU71
 327 0026 7047     		bx	lr
 328              	.LVL18:
ARM GAS  /tmp/cc36XrTP.s 			page 17


 329              	.L32:
 316:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 330              		.loc 1 316 13 is_stmt 0 view .LVU72
 331              	.LBE2:
 321:Middlewares/lvgl/src/misc/lv_mem.c **** 
 332              		.loc 1 321 1 view .LVU73
 333 0028 7047     		bx	lr
 334              	.L35:
 335 002a 00BF     		.align	2
 336              	.L34:
 337 002c 00000000 		.word	lv_mem_buf
 338              		.cfi_endproc
 339              	.LFE31:
 341              		.section	.text.lv_mem_buf_free_all,"ax",%progbits
 342              		.align	1
 343              		.global	lv_mem_buf_free_all
 344              		.syntax unified
 345              		.thumb
 346              		.thumb_func
 347              		.fpu fpv4-sp-d16
 349              	lv_mem_buf_free_all:
 350              	.LFB32:
 327:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 351              		.loc 1 327 1 is_stmt 1 view -0
 352              		.cfi_startproc
 353              		@ args = 0, pretend = 0, frame = 0
 354              		@ frame_needed = 0, uses_anonymous_args = 0
 355 0000 10B5     		push	{r4, lr}
 356              	.LCFI4:
 357              		.cfi_def_cfa_offset 8
 358              		.cfi_offset 4, -8
 359              		.cfi_offset 14, -4
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 360              		.loc 1 328 5 view .LVU75
 361              	.LBB3:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 362              		.loc 1 328 9 view .LVU76
 363              	.LVL19:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 364              		.loc 1 328 17 is_stmt 0 view .LVU77
 365 0002 0024     		movs	r4, #0
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 366              		.loc 1 328 5 view .LVU78
 367 0004 01E0     		b	.L37
 368              	.LVL20:
 369              	.L38:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 370              		.loc 1 328 48 is_stmt 1 discriminator 2 view .LVU79
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 371              		.loc 1 328 49 is_stmt 0 discriminator 2 view .LVU80
 372 0006 0134     		adds	r4, r4, #1
 373              	.LVL21:
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 374              		.loc 1 328 49 discriminator 2 view .LVU81
 375 0008 E4B2     		uxtb	r4, r4
 376              	.LVL22:
 377              	.L37:
ARM GAS  /tmp/cc36XrTP.s 			page 18


 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 378              		.loc 1 328 24 is_stmt 1 discriminator 1 view .LVU82
 328:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).p) {
 379              		.loc 1 328 5 is_stmt 0 discriminator 1 view .LVU83
 380 000a 0F2C     		cmp	r4, #15
 381 000c 12D8     		bhi	.L41
 329:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
 382              		.loc 1 329 9 is_stmt 1 view .LVU84
 329:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
 383              		.loc 1 329 37 is_stmt 0 view .LVU85
 384 000e 0A4B     		ldr	r3, .L42
 385 0010 53F83400 		ldr	r0, [r3, r4, lsl #3]
 329:Middlewares/lvgl/src/misc/lv_mem.c ****             lv_mem_free(LV_GC_ROOT(lv_mem_buf[i]).p);
 386              		.loc 1 329 11 view .LVU86
 387 0014 0028     		cmp	r0, #0
 388 0016 F6D0     		beq	.L38
 330:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p = NULL;
 389              		.loc 1 330 13 is_stmt 1 view .LVU87
 390 0018 FFF7FEFF 		bl	lv_mem_free
 391              	.LVL23:
 331:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 392              		.loc 1 331 13 view .LVU88
 331:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).used = 0;
 393              		.loc 1 331 41 is_stmt 0 view .LVU89
 394 001c 064B     		ldr	r3, .L42
 395 001e 0022     		movs	r2, #0
 396 0020 43F83420 		str	r2, [r3, r4, lsl #3]
 332:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = 0;
 397              		.loc 1 332 13 is_stmt 1 view .LVU90
 332:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = 0;
 398              		.loc 1 332 44 is_stmt 0 view .LVU91
 399 0024 03EBC403 		add	r3, r3, r4, lsl #3
 400 0028 9979     		ldrb	r1, [r3, #6]	@ zero_extendqisi2
 401 002a 62F30001 		bfi	r1, r2, #0, #1
 402 002e 9971     		strb	r1, [r3, #6]
 333:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 403              		.loc 1 333 13 is_stmt 1 view .LVU92
 333:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 404              		.loc 1 333 44 is_stmt 0 view .LVU93
 405 0030 9A80     		strh	r2, [r3, #4]	@ movhi
 406 0032 E8E7     		b	.L38
 407              	.L41:
 408              	.LBE3:
 336:Middlewares/lvgl/src/misc/lv_mem.c **** 
 409              		.loc 1 336 1 view .LVU94
 410 0034 10BD     		pop	{r4, pc}
 411              	.LVL24:
 412              	.L43:
 336:Middlewares/lvgl/src/misc/lv_mem.c **** 
 413              		.loc 1 336 1 view .LVU95
 414 0036 00BF     		.align	2
 415              	.L42:
 416 0038 00000000 		.word	lv_mem_buf
 417              		.cfi_endproc
 418              	.LFE32:
 420              		.section	.text.lv_memcpy,"ax",%progbits
 421              		.align	1
ARM GAS  /tmp/cc36XrTP.s 			page 19


 422              		.global	lv_memcpy
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 426              		.fpu fpv4-sp-d16
 428              	lv_memcpy:
 429              	.LVL25:
 430              	.LFB33:
 346:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = dst;
 431              		.loc 1 346 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 346:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = dst;
 436              		.loc 1 346 1 is_stmt 0 view .LVU97
 437 0000 10B4     		push	{r4}
 438              	.LCFI5:
 439              		.cfi_def_cfa_offset 4
 440              		.cfi_offset 4, -4
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 441              		.loc 1 347 5 is_stmt 1 view .LVU98
 442              	.LVL26:
 348:Middlewares/lvgl/src/misc/lv_mem.c **** 
 443              		.loc 1 348 5 view .LVU99
 350:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t s_align = (lv_uintptr_t)s8 & ALIGN_MASK;
 444              		.loc 1 350 5 view .LVU100
 350:Middlewares/lvgl/src/misc/lv_mem.c ****     lv_uintptr_t s_align = (lv_uintptr_t)s8 & ALIGN_MASK;
 445              		.loc 1 350 18 is_stmt 0 view .LVU101
 446 0002 00F00704 		and	r4, r0, #7
 447              	.LVL27:
 351:Middlewares/lvgl/src/misc/lv_mem.c **** 
 448              		.loc 1 351 5 is_stmt 1 view .LVU102
 351:Middlewares/lvgl/src/misc/lv_mem.c **** 
 449              		.loc 1 351 18 is_stmt 0 view .LVU103
 450 0006 01F00703 		and	r3, r1, #7
 451              	.LVL28:
 354:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len > 32) {
 452              		.loc 1 354 5 is_stmt 1 view .LVU104
 354:Middlewares/lvgl/src/misc/lv_mem.c ****         while(len > 32) {
 453              		.loc 1 354 7 is_stmt 0 view .LVU105
 454 000a 9C42     		cmp	r4, r3
 455 000c 4BD1     		bne	.L60
 370:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 456              		.loc 1 370 5 is_stmt 1 view .LVU106
 370:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 457              		.loc 1 370 7 is_stmt 0 view .LVU107
 458 000e 002C     		cmp	r4, #0
 459 0010 75D0     		beq	.L61
 371:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 460              		.loc 1 371 9 is_stmt 1 view .LVU108
 371:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 461              		.loc 1 371 17 is_stmt 0 view .LVU109
 462 0012 C4F10804 		rsb	r4, r4, #8
 463              	.LVL29:
 372:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
 464              		.loc 1 372 9 is_stmt 1 view .LVU110
ARM GAS  /tmp/cc36XrTP.s 			page 20


 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 465              		.loc 1 347 15 is_stmt 0 view .LVU111
 466 0016 0346     		mov	r3, r0
 467              	.LVL30:
 372:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
 468              		.loc 1 372 14 view .LVU112
 469 0018 57E0     		b	.L52
 470              	.LVL31:
 471              	.L47:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 472              		.loc 1 356 13 is_stmt 1 view .LVU113
 473 001a 0C78     		ldrb	r4, [r1]	@ zero_extendqisi2
 474 001c 1C70     		strb	r4, [r3]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 475              		.loc 1 356 13 view .LVU114
 476              	.LVL32:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 477              		.loc 1 356 13 view .LVU115
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 478              		.loc 1 356 13 view .LVU116
 479 001e 4C78     		ldrb	r4, [r1, #1]	@ zero_extendqisi2
 480 0020 5C70     		strb	r4, [r3, #1]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 481              		.loc 1 356 13 view .LVU117
 482              	.LVL33:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 483              		.loc 1 356 13 view .LVU118
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 484              		.loc 1 356 13 view .LVU119
 485 0022 8C78     		ldrb	r4, [r1, #2]	@ zero_extendqisi2
 486 0024 9C70     		strb	r4, [r3, #2]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 487              		.loc 1 356 13 view .LVU120
 488              	.LVL34:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 489              		.loc 1 356 13 view .LVU121
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 490              		.loc 1 356 13 view .LVU122
 491 0026 CC78     		ldrb	r4, [r1, #3]	@ zero_extendqisi2
 492 0028 DC70     		strb	r4, [r3, #3]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 493              		.loc 1 356 13 view .LVU123
 494              	.LVL35:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 495              		.loc 1 356 13 view .LVU124
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 496              		.loc 1 356 13 view .LVU125
 497 002a 0C79     		ldrb	r4, [r1, #4]	@ zero_extendqisi2
 498 002c 1C71     		strb	r4, [r3, #4]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 499              		.loc 1 356 13 view .LVU126
 500              	.LVL36:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 501              		.loc 1 356 13 view .LVU127
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 502              		.loc 1 356 13 view .LVU128
 503 002e 4C79     		ldrb	r4, [r1, #5]	@ zero_extendqisi2
ARM GAS  /tmp/cc36XrTP.s 			page 21


 504 0030 5C71     		strb	r4, [r3, #5]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 505              		.loc 1 356 13 view .LVU129
 506              	.LVL37:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 507              		.loc 1 356 13 view .LVU130
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 508              		.loc 1 356 13 view .LVU131
 509 0032 8C79     		ldrb	r4, [r1, #6]	@ zero_extendqisi2
 510 0034 9C71     		strb	r4, [r3, #6]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 511              		.loc 1 356 13 view .LVU132
 512              	.LVL38:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 513              		.loc 1 356 13 view .LVU133
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 514              		.loc 1 356 13 view .LVU134
 515 0036 CC79     		ldrb	r4, [r1, #7]	@ zero_extendqisi2
 516 0038 DC71     		strb	r4, [r3, #7]
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 517              		.loc 1 356 13 view .LVU135
 518              	.LVL39:
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 519              		.loc 1 356 13 view .LVU136
 356:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 520              		.loc 1 356 27 view .LVU137
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 521              		.loc 1 357 13 view .LVU138
 522 003a 0C7A     		ldrb	r4, [r1, #8]	@ zero_extendqisi2
 523 003c 1C72     		strb	r4, [r3, #8]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 524              		.loc 1 357 13 view .LVU139
 525              	.LVL40:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 526              		.loc 1 357 13 view .LVU140
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 527              		.loc 1 357 13 view .LVU141
 528 003e 4C7A     		ldrb	r4, [r1, #9]	@ zero_extendqisi2
 529 0040 5C72     		strb	r4, [r3, #9]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 530              		.loc 1 357 13 view .LVU142
 531              	.LVL41:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 532              		.loc 1 357 13 view .LVU143
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 533              		.loc 1 357 13 view .LVU144
 534 0042 8C7A     		ldrb	r4, [r1, #10]	@ zero_extendqisi2
 535 0044 9C72     		strb	r4, [r3, #10]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 536              		.loc 1 357 13 view .LVU145
 537              	.LVL42:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 538              		.loc 1 357 13 view .LVU146
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 539              		.loc 1 357 13 view .LVU147
 540 0046 CC7A     		ldrb	r4, [r1, #11]	@ zero_extendqisi2
 541 0048 DC72     		strb	r4, [r3, #11]
ARM GAS  /tmp/cc36XrTP.s 			page 22


 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 542              		.loc 1 357 13 view .LVU148
 543              	.LVL43:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 544              		.loc 1 357 13 view .LVU149
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 545              		.loc 1 357 13 view .LVU150
 546 004a 0C7B     		ldrb	r4, [r1, #12]	@ zero_extendqisi2
 547 004c 1C73     		strb	r4, [r3, #12]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 548              		.loc 1 357 13 view .LVU151
 549              	.LVL44:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 550              		.loc 1 357 13 view .LVU152
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 551              		.loc 1 357 13 view .LVU153
 552 004e 4C7B     		ldrb	r4, [r1, #13]	@ zero_extendqisi2
 553 0050 5C73     		strb	r4, [r3, #13]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 554              		.loc 1 357 13 view .LVU154
 555              	.LVL45:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 556              		.loc 1 357 13 view .LVU155
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 557              		.loc 1 357 13 view .LVU156
 558 0052 8C7B     		ldrb	r4, [r1, #14]	@ zero_extendqisi2
 559 0054 9C73     		strb	r4, [r3, #14]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 560              		.loc 1 357 13 view .LVU157
 561              	.LVL46:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 562              		.loc 1 357 13 view .LVU158
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 563              		.loc 1 357 13 view .LVU159
 564 0056 CC7B     		ldrb	r4, [r1, #15]	@ zero_extendqisi2
 565 0058 DC73     		strb	r4, [r3, #15]
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 566              		.loc 1 357 13 view .LVU160
 567              	.LVL47:
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 568              		.loc 1 357 13 view .LVU161
 357:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 569              		.loc 1 357 27 view .LVU162
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 570              		.loc 1 358 13 view .LVU163
 571 005a 0C7C     		ldrb	r4, [r1, #16]	@ zero_extendqisi2
 572 005c 1C74     		strb	r4, [r3, #16]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 573              		.loc 1 358 13 view .LVU164
 574              	.LVL48:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 575              		.loc 1 358 13 view .LVU165
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 576              		.loc 1 358 13 view .LVU166
 577 005e 4C7C     		ldrb	r4, [r1, #17]	@ zero_extendqisi2
 578 0060 5C74     		strb	r4, [r3, #17]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
ARM GAS  /tmp/cc36XrTP.s 			page 23


 579              		.loc 1 358 13 view .LVU167
 580              	.LVL49:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 581              		.loc 1 358 13 view .LVU168
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 582              		.loc 1 358 13 view .LVU169
 583 0062 8C7C     		ldrb	r4, [r1, #18]	@ zero_extendqisi2
 584 0064 9C74     		strb	r4, [r3, #18]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 585              		.loc 1 358 13 view .LVU170
 586              	.LVL50:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 587              		.loc 1 358 13 view .LVU171
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 588              		.loc 1 358 13 view .LVU172
 589 0066 CC7C     		ldrb	r4, [r1, #19]	@ zero_extendqisi2
 590 0068 DC74     		strb	r4, [r3, #19]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 591              		.loc 1 358 13 view .LVU173
 592              	.LVL51:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 593              		.loc 1 358 13 view .LVU174
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 594              		.loc 1 358 13 view .LVU175
 595 006a 0C7D     		ldrb	r4, [r1, #20]	@ zero_extendqisi2
 596 006c 1C75     		strb	r4, [r3, #20]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 597              		.loc 1 358 13 view .LVU176
 598              	.LVL52:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 599              		.loc 1 358 13 view .LVU177
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 600              		.loc 1 358 13 view .LVU178
 601 006e 4C7D     		ldrb	r4, [r1, #21]	@ zero_extendqisi2
 602 0070 5C75     		strb	r4, [r3, #21]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 603              		.loc 1 358 13 view .LVU179
 604              	.LVL53:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 605              		.loc 1 358 13 view .LVU180
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 606              		.loc 1 358 13 view .LVU181
 607 0072 8C7D     		ldrb	r4, [r1, #22]	@ zero_extendqisi2
 608 0074 9C75     		strb	r4, [r3, #22]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 609              		.loc 1 358 13 view .LVU182
 610              	.LVL54:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 611              		.loc 1 358 13 view .LVU183
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 612              		.loc 1 358 13 view .LVU184
 613 0076 CC7D     		ldrb	r4, [r1, #23]	@ zero_extendqisi2
 614 0078 DC75     		strb	r4, [r3, #23]
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 615              		.loc 1 358 13 view .LVU185
 616              	.LVL55:
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
ARM GAS  /tmp/cc36XrTP.s 			page 24


 617              		.loc 1 358 13 view .LVU186
 358:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 618              		.loc 1 358 27 view .LVU187
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 619              		.loc 1 359 13 view .LVU188
 620 007a 0C7E     		ldrb	r4, [r1, #24]	@ zero_extendqisi2
 621 007c 1C76     		strb	r4, [r3, #24]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 622              		.loc 1 359 13 view .LVU189
 623              	.LVL56:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 624              		.loc 1 359 13 view .LVU190
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 625              		.loc 1 359 13 view .LVU191
 626 007e 4C7E     		ldrb	r4, [r1, #25]	@ zero_extendqisi2
 627 0080 5C76     		strb	r4, [r3, #25]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 628              		.loc 1 359 13 view .LVU192
 629              	.LVL57:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 630              		.loc 1 359 13 view .LVU193
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 631              		.loc 1 359 13 view .LVU194
 632 0082 8C7E     		ldrb	r4, [r1, #26]	@ zero_extendqisi2
 633 0084 9C76     		strb	r4, [r3, #26]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 634              		.loc 1 359 13 view .LVU195
 635              	.LVL58:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 636              		.loc 1 359 13 view .LVU196
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 637              		.loc 1 359 13 view .LVU197
 638 0086 CC7E     		ldrb	r4, [r1, #27]	@ zero_extendqisi2
 639 0088 DC76     		strb	r4, [r3, #27]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 640              		.loc 1 359 13 view .LVU198
 641              	.LVL59:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 642              		.loc 1 359 13 view .LVU199
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 643              		.loc 1 359 13 view .LVU200
 644 008a 0C7F     		ldrb	r4, [r1, #28]	@ zero_extendqisi2
 645 008c 1C77     		strb	r4, [r3, #28]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 646              		.loc 1 359 13 view .LVU201
 647              	.LVL60:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 648              		.loc 1 359 13 view .LVU202
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 649              		.loc 1 359 13 view .LVU203
 650 008e 4C7F     		ldrb	r4, [r1, #29]	@ zero_extendqisi2
 651 0090 5C77     		strb	r4, [r3, #29]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 652              		.loc 1 359 13 view .LVU204
 653              	.LVL61:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 654              		.loc 1 359 13 view .LVU205
ARM GAS  /tmp/cc36XrTP.s 			page 25


 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 655              		.loc 1 359 13 view .LVU206
 656 0092 8C7F     		ldrb	r4, [r1, #30]	@ zero_extendqisi2
 657 0094 9C77     		strb	r4, [r3, #30]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 658              		.loc 1 359 13 view .LVU207
 659              	.LVL62:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 660              		.loc 1 359 13 view .LVU208
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 661              		.loc 1 359 13 view .LVU209
 662 0096 CC7F     		ldrb	r4, [r1, #31]	@ zero_extendqisi2
 663 0098 DC77     		strb	r4, [r3, #31]
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 664              		.loc 1 359 13 view .LVU210
 665 009a 2033     		adds	r3, r3, #32
 666              	.LVL63:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 667              		.loc 1 359 13 view .LVU211
 668 009c 2031     		adds	r1, r1, #32
 669              	.LVL64:
 359:Middlewares/lvgl/src/misc/lv_mem.c ****             len -= 32;
 670              		.loc 1 359 27 view .LVU212
 360:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 671              		.loc 1 360 13 view .LVU213
 360:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 672              		.loc 1 360 17 is_stmt 0 view .LVU214
 673 009e 203A     		subs	r2, r2, #32
 674              	.LVL65:
 675              	.L45:
 355:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 676              		.loc 1 355 14 is_stmt 1 view .LVU215
 677 00a0 202A     		cmp	r2, #32
 678 00a2 BAD8     		bhi	.L47
 355:Middlewares/lvgl/src/misc/lv_mem.c ****             REPEAT8(COPY8);
 679              		.loc 1 355 14 is_stmt 0 view .LVU216
 680 00a4 06E0     		b	.L48
 681              	.LVL66:
 682              	.L60:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 683              		.loc 1 347 15 view .LVU217
 684 00a6 0346     		mov	r3, r0
 685              	.LVL67:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 686              		.loc 1 347 15 view .LVU218
 687 00a8 FAE7     		b	.L45
 688              	.LVL68:
 689              	.L49:
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 690              		.loc 1 363 13 is_stmt 1 view .LVU219
 691 00aa 11F8014B 		ldrb	r4, [r1], #1	@ zero_extendqisi2
 692              	.LVL69:
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 693              		.loc 1 363 13 is_stmt 0 view .LVU220
 694 00ae 03F8014B 		strb	r4, [r3], #1
 695              	.LVL70:
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
ARM GAS  /tmp/cc36XrTP.s 			page 26


 696              		.loc 1 363 13 is_stmt 1 view .LVU221
 363:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 697              		.loc 1 363 13 view .LVU222
 364:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 698              		.loc 1 364 13 view .LVU223
 364:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 699              		.loc 1 364 16 is_stmt 0 view .LVU224
 700 00b2 013A     		subs	r2, r2, #1
 701              	.LVL71:
 702              	.L48:
 362:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8
 703              		.loc 1 362 14 is_stmt 1 view .LVU225
 704 00b4 002A     		cmp	r2, #0
 705 00b6 F8D1     		bne	.L49
 706              	.LVL72:
 707              	.L50:
 399:Middlewares/lvgl/src/misc/lv_mem.c **** 
 708              		.loc 1 399 1 is_stmt 0 view .LVU226
 709 00b8 5DF8044B 		ldr	r4, [sp], #4
 710              	.LCFI6:
 711              		.cfi_remember_state
 712              		.cfi_restore 4
 713              		.cfi_def_cfa_offset 0
 714 00bc 7047     		bx	lr
 715              	.LVL73:
 716              	.L53:
 717              	.LCFI7:
 718              		.cfi_restore_state
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 719              		.loc 1 373 13 is_stmt 1 view .LVU227
 720 00be 11F801CB 		ldrb	ip, [r1], #1	@ zero_extendqisi2
 721              	.LVL74:
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 722              		.loc 1 373 13 is_stmt 0 view .LVU228
 723 00c2 03F801CB 		strb	ip, [r3], #1
 724              	.LVL75:
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 725              		.loc 1 373 13 is_stmt 1 view .LVU229
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 726              		.loc 1 373 13 view .LVU230
 373:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 727              		.loc 1 373 18 view .LVU231
 374:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 728              		.loc 1 374 13 view .LVU232
 374:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 729              		.loc 1 374 20 is_stmt 0 view .LVU233
 730 00c6 013C     		subs	r4, r4, #1
 731              	.LVL76:
 375:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 732              		.loc 1 375 13 is_stmt 1 view .LVU234
 375:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 733              		.loc 1 375 16 is_stmt 0 view .LVU235
 734 00c8 013A     		subs	r2, r2, #1
 735              	.LVL77:
 736              	.L52:
 372:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
 737              		.loc 1 372 14 is_stmt 1 view .LVU236
ARM GAS  /tmp/cc36XrTP.s 			page 27


 738 00ca ACB1     		cbz	r4, .L54
 372:Middlewares/lvgl/src/misc/lv_mem.c ****             COPY8;
 739              		.loc 1 372 23 is_stmt 0 discriminator 1 view .LVU237
 740 00cc 002A     		cmp	r2, #0
 741 00ce F6D1     		bne	.L53
 742 00d0 12E0     		b	.L54
 743              	.LVL78:
 744              	.L55:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 745              		.loc 1 382 9 is_stmt 1 view .LVU238
 746 00d2 0C68     		ldr	r4, [r1]
 747 00d4 1C60     		str	r4, [r3]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 748              		.loc 1 382 9 view .LVU239
 749              	.LVL79:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 750              		.loc 1 382 9 view .LVU240
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 751              		.loc 1 382 9 view .LVU241
 752 00d6 4C68     		ldr	r4, [r1, #4]
 753 00d8 5C60     		str	r4, [r3, #4]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 754              		.loc 1 382 9 view .LVU242
 755              	.LVL80:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 756              		.loc 1 382 9 view .LVU243
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 757              		.loc 1 382 9 view .LVU244
 758 00da 8C68     		ldr	r4, [r1, #8]
 759 00dc 9C60     		str	r4, [r3, #8]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 760              		.loc 1 382 9 view .LVU245
 761              	.LVL81:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 762              		.loc 1 382 9 view .LVU246
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 763              		.loc 1 382 9 view .LVU247
 764 00de CC68     		ldr	r4, [r1, #12]
 765 00e0 DC60     		str	r4, [r3, #12]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 766              		.loc 1 382 9 view .LVU248
 767              	.LVL82:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 768              		.loc 1 382 9 view .LVU249
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 769              		.loc 1 382 9 view .LVU250
 770 00e2 0C69     		ldr	r4, [r1, #16]
 771 00e4 1C61     		str	r4, [r3, #16]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 772              		.loc 1 382 9 view .LVU251
 773              	.LVL83:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 774              		.loc 1 382 9 view .LVU252
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 775              		.loc 1 382 9 view .LVU253
 776 00e6 4C69     		ldr	r4, [r1, #20]
 777 00e8 5C61     		str	r4, [r3, #20]
ARM GAS  /tmp/cc36XrTP.s 			page 28


 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 778              		.loc 1 382 9 view .LVU254
 779              	.LVL84:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 780              		.loc 1 382 9 view .LVU255
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 781              		.loc 1 382 9 view .LVU256
 782 00ea 8C69     		ldr	r4, [r1, #24]
 783 00ec 9C61     		str	r4, [r3, #24]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 784              		.loc 1 382 9 view .LVU257
 785              	.LVL85:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 786              		.loc 1 382 9 view .LVU258
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 787              		.loc 1 382 9 view .LVU259
 788 00ee CC69     		ldr	r4, [r1, #28]
 789 00f0 DC61     		str	r4, [r3, #28]
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 790              		.loc 1 382 9 view .LVU260
 791 00f2 2033     		adds	r3, r3, #32
 792              	.LVL86:
 382:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 793              		.loc 1 382 9 view .LVU261
 794 00f4 2031     		adds	r1, r1, #32
 795              	.LVL87:
 383:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 796              		.loc 1 383 9 view .LVU262
 383:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 797              		.loc 1 383 13 is_stmt 0 view .LVU263
 798 00f6 203A     		subs	r2, r2, #32
 799              	.LVL88:
 800              	.L54:
 381:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(COPY32)
 801              		.loc 1 381 10 is_stmt 1 view .LVU264
 802 00f8 202A     		cmp	r2, #32
 803 00fa EAD8     		bhi	.L55
 381:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(COPY32)
 804              		.loc 1 381 10 is_stmt 0 view .LVU265
 805 00fc 06E0     		b	.L56
 806              	.LVL89:
 807              	.L61:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 808              		.loc 1 347 15 view .LVU266
 809 00fe 0346     		mov	r3, r0
 810              	.LVL90:
 347:Middlewares/lvgl/src/misc/lv_mem.c ****     const uint8_t * s8 = src;
 811              		.loc 1 347 15 view .LVU267
 812 0100 FAE7     		b	.L54
 813              	.LVL91:
 814              	.L57:
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 815              		.loc 1 387 9 is_stmt 1 view .LVU268
 816 0102 51F8044B 		ldr	r4, [r1], #4
 817              	.LVL92:
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 818              		.loc 1 387 9 is_stmt 0 view .LVU269
ARM GAS  /tmp/cc36XrTP.s 			page 29


 819 0106 43F8044B 		str	r4, [r3], #4
 820              	.LVL93:
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 821              		.loc 1 387 9 is_stmt 1 view .LVU270
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 822              		.loc 1 387 9 view .LVU271
 387:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 823              		.loc 1 387 15 view .LVU272
 388:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 824              		.loc 1 388 9 view .LVU273
 388:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 825              		.loc 1 388 13 is_stmt 0 view .LVU274
 826 010a 043A     		subs	r2, r2, #4
 827              	.LVL94:
 828              	.L56:
 386:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY32;
 829              		.loc 1 386 10 is_stmt 1 view .LVU275
 830 010c 042A     		cmp	r2, #4
 831 010e F8D8     		bhi	.L57
 832              	.LVL95:
 833              	.L58:
 393:Middlewares/lvgl/src/misc/lv_mem.c ****         COPY8
 834              		.loc 1 393 10 view .LVU276
 835 0110 002A     		cmp	r2, #0
 836 0112 D1D0     		beq	.L50
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 837              		.loc 1 394 9 view .LVU277
 838 0114 11F8014B 		ldrb	r4, [r1], #1	@ zero_extendqisi2
 839              	.LVL96:
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 840              		.loc 1 394 9 is_stmt 0 view .LVU278
 841 0118 03F8014B 		strb	r4, [r3], #1
 842              	.LVL97:
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 843              		.loc 1 394 9 is_stmt 1 view .LVU279
 394:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 844              		.loc 1 394 9 view .LVU280
 395:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 845              		.loc 1 395 9 view .LVU281
 395:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 846              		.loc 1 395 12 is_stmt 0 view .LVU282
 847 011c 013A     		subs	r2, r2, #1
 848              	.LVL98:
 395:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 849              		.loc 1 395 12 view .LVU283
 850 011e F7E7     		b	.L58
 851              		.cfi_endproc
 852              	.LFE33:
 854              		.section	.text.lv_memset,"ax",%progbits
 855              		.align	1
 856              		.global	lv_memset
 857              		.syntax unified
 858              		.thumb
 859              		.thumb_func
 860              		.fpu fpv4-sp-d16
 862              	lv_memset:
 863              	.LVL99:
ARM GAS  /tmp/cc36XrTP.s 			page 30


 864              	.LFB34:
 408:Middlewares/lvgl/src/misc/lv_mem.c **** 
 865              		.loc 1 408 1 is_stmt 1 view -0
 866              		.cfi_startproc
 867              		@ args = 0, pretend = 0, frame = 0
 868              		@ frame_needed = 0, uses_anonymous_args = 0
 869              		@ link register save eliminated.
 410:Middlewares/lvgl/src/misc/lv_mem.c **** 
 870              		.loc 1 410 5 view .LVU285
 412:Middlewares/lvgl/src/misc/lv_mem.c **** 
 871              		.loc 1 412 5 view .LVU286
 415:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 872              		.loc 1 415 5 view .LVU287
 415:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 873              		.loc 1 415 7 is_stmt 0 view .LVU288
 874 0000 10F00703 		ands	r3, r0, #7
 875              	.LVL100:
 415:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 876              		.loc 1 415 7 view .LVU289
 877 0004 09D0     		beq	.L65
 416:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 878              		.loc 1 416 9 is_stmt 1 view .LVU290
 416:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 879              		.loc 1 416 17 is_stmt 0 view .LVU291
 880 0006 C3F10803 		rsb	r3, r3, #8
 881              	.LVL101:
 417:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 882              		.loc 1 417 9 is_stmt 1 view .LVU292
 417:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 883              		.loc 1 417 14 is_stmt 0 view .LVU293
 884 000a 03E0     		b	.L66
 885              	.LVL102:
 886              	.L67:
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 887              		.loc 1 418 13 is_stmt 1 view .LVU294
 888 000c 00F8011B 		strb	r1, [r0], #1
 889              	.LVL103:
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 890              		.loc 1 418 13 view .LVU295
 418:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 891              		.loc 1 418 20 view .LVU296
 419:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 892              		.loc 1 419 13 view .LVU297
 419:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 893              		.loc 1 419 16 is_stmt 0 view .LVU298
 894 0010 013A     		subs	r2, r2, #1
 895              	.LVL104:
 420:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 896              		.loc 1 420 13 is_stmt 1 view .LVU299
 420:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 897              		.loc 1 420 20 is_stmt 0 view .LVU300
 898 0012 013B     		subs	r3, r3, #1
 899              	.LVL105:
 900              	.L66:
 417:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 901              		.loc 1 417 14 is_stmt 1 view .LVU301
 902 0014 0BB1     		cbz	r3, .L65
ARM GAS  /tmp/cc36XrTP.s 			page 31


 417:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(v);
 903              		.loc 1 417 23 is_stmt 0 discriminator 1 view .LVU302
 904 0016 002A     		cmp	r2, #0
 905 0018 F8D1     		bne	.L67
 906              	.L65:
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 907              		.loc 1 424 5 is_stmt 1 view .LVU303
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 908              		.loc 1 424 32 is_stmt 0 view .LVU304
 909 001a 01EB0123 		add	r3, r1, r1, lsl #8
 910              	.LVL106:
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 911              		.loc 1 424 53 view .LVU305
 912 001e 03EB0143 		add	r3, r3, r1, lsl #16
 424:Middlewares/lvgl/src/misc/lv_mem.c **** 
 913              		.loc 1 424 14 view .LVU306
 914 0022 03EB0163 		add	r3, r3, r1, lsl #24
 915              	.LVL107:
 426:Middlewares/lvgl/src/misc/lv_mem.c **** 
 916              		.loc 1 426 5 is_stmt 1 view .LVU307
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 917              		.loc 1 428 5 view .LVU308
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 918              		.loc 1 428 10 is_stmt 0 view .LVU309
 919 0026 09E0     		b	.L68
 920              	.LVL108:
 921              	.L69:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 922              		.loc 1 429 9 is_stmt 1 view .LVU310
 923 0028 0360     		str	r3, [r0]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 924              		.loc 1 429 9 view .LVU311
 925              	.LVL109:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 926              		.loc 1 429 9 view .LVU312
 927 002a 4360     		str	r3, [r0, #4]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 928              		.loc 1 429 9 view .LVU313
 929              	.LVL110:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 930              		.loc 1 429 9 view .LVU314
 931 002c 8360     		str	r3, [r0, #8]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 932              		.loc 1 429 9 view .LVU315
 933              	.LVL111:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 934              		.loc 1 429 9 view .LVU316
 935 002e C360     		str	r3, [r0, #12]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 936              		.loc 1 429 9 view .LVU317
 937              	.LVL112:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 938              		.loc 1 429 9 view .LVU318
 939 0030 0361     		str	r3, [r0, #16]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 940              		.loc 1 429 9 view .LVU319
 941              	.LVL113:
ARM GAS  /tmp/cc36XrTP.s 			page 32


 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 942              		.loc 1 429 9 view .LVU320
 943 0032 4361     		str	r3, [r0, #20]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 944              		.loc 1 429 9 view .LVU321
 945              	.LVL114:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 946              		.loc 1 429 9 view .LVU322
 947 0034 8361     		str	r3, [r0, #24]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 948              		.loc 1 429 9 view .LVU323
 949              	.LVL115:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 950              		.loc 1 429 9 view .LVU324
 951 0036 C361     		str	r3, [r0, #28]
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 952              		.loc 1 429 9 view .LVU325
 953 0038 2030     		adds	r0, r0, #32
 954              	.LVL116:
 429:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 955              		.loc 1 429 28 view .LVU326
 430:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 956              		.loc 1 430 9 view .LVU327
 430:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 957              		.loc 1 430 13 is_stmt 0 view .LVU328
 958 003a 203A     		subs	r2, r2, #32
 959              	.LVL117:
 960              	.L68:
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 961              		.loc 1 428 10 is_stmt 1 view .LVU329
 962 003c 202A     		cmp	r2, #32
 963 003e F3D8     		bhi	.L69
 428:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(v32));
 964              		.loc 1 428 10 is_stmt 0 view .LVU330
 965 0040 02E0     		b	.L70
 966              	.L71:
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 967              		.loc 1 434 9 is_stmt 1 view .LVU331
 968 0042 40F8043B 		str	r3, [r0], #4
 969              	.LVL118:
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 970              		.loc 1 434 9 view .LVU332
 434:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 971              		.loc 1 434 19 view .LVU333
 435:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 972              		.loc 1 435 9 view .LVU334
 435:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 973              		.loc 1 435 13 is_stmt 0 view .LVU335
 974 0046 043A     		subs	r2, r2, #4
 975              	.LVL119:
 976              	.L70:
 433:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(v32);
 977              		.loc 1 433 10 is_stmt 1 view .LVU336
 978 0048 042A     		cmp	r2, #4
 979 004a FAD8     		bhi	.L71
 980              	.LVL120:
 981              	.L72:
ARM GAS  /tmp/cc36XrTP.s 			page 33


 439:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(v);
 982              		.loc 1 439 10 view .LVU337
 983 004c 1AB1     		cbz	r2, .L74
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 984              		.loc 1 440 9 view .LVU338
 985 004e 00F8011B 		strb	r1, [r0], #1
 986              	.LVL121:
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 987              		.loc 1 440 9 view .LVU339
 440:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 988              		.loc 1 440 16 view .LVU340
 441:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 989              		.loc 1 441 9 view .LVU341
 441:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 990              		.loc 1 441 12 is_stmt 0 view .LVU342
 991 0052 013A     		subs	r2, r2, #1
 992              	.LVL122:
 441:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 993              		.loc 1 441 12 view .LVU343
 994 0054 FAE7     		b	.L72
 995              	.L74:
 443:Middlewares/lvgl/src/misc/lv_mem.c **** 
 996              		.loc 1 443 1 view .LVU344
 997 0056 7047     		bx	lr
 998              		.cfi_endproc
 999              	.LFE34:
 1001              		.section	.text.lv_mem_monitor,"ax",%progbits
 1002              		.align	1
 1003              		.global	lv_mem_monitor
 1004              		.syntax unified
 1005              		.thumb
 1006              		.thumb_func
 1007              		.fpu fpv4-sp-d16
 1009              	lv_mem_monitor:
 1010              	.LVL123:
 1011              	.LFB29:
 227:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Init the data*/
 1012              		.loc 1 227 1 is_stmt 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 0
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 227:Middlewares/lvgl/src/misc/lv_mem.c ****     /*Init the data*/
 1016              		.loc 1 227 1 is_stmt 0 view .LVU346
 1017 0000 10B5     		push	{r4, lr}
 1018              	.LCFI8:
 1019              		.cfi_def_cfa_offset 8
 1020              		.cfi_offset 4, -8
 1021              		.cfi_offset 14, -4
 1022 0002 0446     		mov	r4, r0
 229:Middlewares/lvgl/src/misc/lv_mem.c **** #if LV_MEM_CUSTOM == 0
 1023              		.loc 1 229 5 is_stmt 1 view .LVU347
 1024 0004 1C22     		movs	r2, #28
 1025 0006 0021     		movs	r1, #0
 1026 0008 FFF7FEFF 		bl	lv_memset
 1027              	.LVL124:
 231:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1028              		.loc 1 231 23 view .LVU348
ARM GAS  /tmp/cc36XrTP.s 			page 34


 233:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1029              		.loc 1 233 5 view .LVU349
 1030 000c 114B     		ldr	r3, .L79
 1031 000e 1868     		ldr	r0, [r3]
 1032 0010 FFF7FEFF 		bl	lv_tlsf_get_pool
 1033              	.LVL125:
 1034 0014 2246     		mov	r2, r4
 1035 0016 1049     		ldr	r1, .L79+4
 1036 0018 FFF7FEFF 		bl	lv_tlsf_walk_pool
 1037              	.LVL126:
 235:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->used_pct = 100 - (100U * mon_p->free_size) / mon_p->total_size;
 1038              		.loc 1 235 5 view .LVU350
 235:Middlewares/lvgl/src/misc/lv_mem.c ****     mon_p->used_pct = 100 - (100U * mon_p->free_size) / mon_p->total_size;
 1039              		.loc 1 235 23 is_stmt 0 view .LVU351
 1040 001c 4FF48043 		mov	r3, #16384
 1041 0020 2360     		str	r3, [r4]
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1042              		.loc 1 236 5 is_stmt 1 view .LVU352
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1043              		.loc 1 236 42 is_stmt 0 view .LVU353
 1044 0022 A168     		ldr	r1, [r4, #8]
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1045              		.loc 1 236 35 view .LVU354
 1046 0024 6423     		movs	r3, #100
 1047 0026 01FB03F3 		mul	r3, r1, r3
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1048              		.loc 1 236 55 view .LVU355
 1049 002a 9B0B     		lsrs	r3, r3, #14
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1050              		.loc 1 236 27 view .LVU356
 1051 002c C3F16403 		rsb	r3, r3, #100
 236:Middlewares/lvgl/src/misc/lv_mem.c ****     if(mon_p->free_size > 0) {
 1052              		.loc 1 236 21 view .LVU357
 1053 0030 2376     		strb	r3, [r4, #24]
 237:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = mon_p->free_biggest_size * 100U / mon_p->free_size;
 1054              		.loc 1 237 5 is_stmt 1 view .LVU358
 237:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = mon_p->free_biggest_size * 100U / mon_p->free_size;
 1055              		.loc 1 237 7 is_stmt 0 view .LVU359
 1056 0032 59B1     		cbz	r1, .L76
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1057              		.loc 1 238 9 is_stmt 1 view .LVU360
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1058              		.loc 1 238 32 is_stmt 0 view .LVU361
 1059 0034 E268     		ldr	r2, [r4, #12]
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1060              		.loc 1 238 52 view .LVU362
 1061 0036 6423     		movs	r3, #100
 1062 0038 02FB03F3 		mul	r3, r2, r3
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1063              		.loc 1 238 59 view .LVU363
 1064 003c B3FBF1F3 		udiv	r3, r3, r1
 238:Middlewares/lvgl/src/misc/lv_mem.c ****         mon_p->frag_pct = 100 - mon_p->frag_pct;
 1065              		.loc 1 238 25 view .LVU364
 1066 0040 DBB2     		uxtb	r3, r3
 1067 0042 6376     		strb	r3, [r4, #25]
 239:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1068              		.loc 1 239 9 is_stmt 1 view .LVU365
ARM GAS  /tmp/cc36XrTP.s 			page 35


 239:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1069              		.loc 1 239 31 is_stmt 0 view .LVU366
 1070 0044 C3F16403 		rsb	r3, r3, #100
 239:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1071              		.loc 1 239 25 view .LVU367
 1072 0048 6376     		strb	r3, [r4, #25]
 1073              	.L75:
 247:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1074              		.loc 1 247 1 view .LVU368
 1075 004a 10BD     		pop	{r4, pc}
 1076              	.LVL127:
 1077              	.L76:
 242:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1078              		.loc 1 242 9 is_stmt 1 view .LVU369
 242:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1079              		.loc 1 242 25 is_stmt 0 view .LVU370
 1080 004c 0023     		movs	r3, #0
 1081 004e 6376     		strb	r3, [r4, #25]
 245:Middlewares/lvgl/src/misc/lv_mem.c **** #endif
 1082              		.loc 1 245 26 is_stmt 1 view .LVU371
 247:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1083              		.loc 1 247 1 is_stmt 0 view .LVU372
 1084 0050 FBE7     		b	.L75
 1085              	.L80:
 1086 0052 00BF     		.align	2
 1087              	.L79:
 1088 0054 00000000 		.word	.LANCHOR0
 1089 0058 00000000 		.word	lv_mem_walker
 1090              		.cfi_endproc
 1091              	.LFE29:
 1093              		.section	.text.lv_mem_alloc,"ax",%progbits
 1094              		.align	1
 1095              		.global	lv_mem_alloc
 1096              		.syntax unified
 1097              		.thumb
 1098              		.thumb_func
 1099              		.fpu fpv4-sp-d16
 1101              	lv_mem_alloc:
 1102              	.LVL128:
 1103              	.LFB25:
 117:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocating %d bytes", size);
 1104              		.loc 1 117 1 is_stmt 1 view -0
 1105              		.cfi_startproc
 1106              		@ args = 0, pretend = 0, frame = 32
 1107              		@ frame_needed = 0, uses_anonymous_args = 0
 117:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("allocating %d bytes", size);
 1108              		.loc 1 117 1 is_stmt 0 view .LVU374
 1109 0000 10B5     		push	{r4, lr}
 1110              	.LCFI9:
 1111              		.cfi_def_cfa_offset 8
 1112              		.cfi_offset 4, -8
 1113              		.cfi_offset 14, -4
 1114 0002 88B0     		sub	sp, sp, #32
 1115              	.LCFI10:
 1116              		.cfi_def_cfa_offset 40
 118:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) {
 1117              		.loc 1 118 43 is_stmt 1 view .LVU375
ARM GAS  /tmp/cc36XrTP.s 			page 36


 119:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1118              		.loc 1 119 5 view .LVU376
 119:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1119              		.loc 1 119 7 is_stmt 0 view .LVU377
 1120 0004 18B9     		cbnz	r0, .L85
 121:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1121              		.loc 1 121 16 view .LVU378
 1122 0006 084C     		ldr	r4, .L86
 1123              	.LVL129:
 1124              	.L81:
 145:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1125              		.loc 1 145 1 view .LVU379
 1126 0008 2046     		mov	r0, r4
 1127 000a 08B0     		add	sp, sp, #32
 1128              	.LCFI11:
 1129              		.cfi_remember_state
 1130              		.cfi_def_cfa_offset 8
 1131              		@ sp needed
 1132 000c 10BD     		pop	{r4, pc}
 1133              	.LVL130:
 1134              	.L85:
 1135              	.LCFI12:
 1136              		.cfi_restore_state
 145:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1137              		.loc 1 145 1 view .LVU380
 1138 000e 0146     		mov	r1, r0
 125:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1139              		.loc 1 125 5 is_stmt 1 view .LVU381
 125:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1140              		.loc 1 125 20 is_stmt 0 view .LVU382
 1141 0010 064B     		ldr	r3, .L86+4
 1142 0012 1868     		ldr	r0, [r3]
 1143              	.LVL131:
 125:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1144              		.loc 1 125 20 view .LVU383
 1145 0014 FFF7FEFF 		bl	lv_tlsf_malloc
 1146              	.LVL132:
 134:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory (%d bytes)", size);
 1147              		.loc 1 134 5 is_stmt 1 view .LVU384
 134:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory (%d bytes)", size);
 1148              		.loc 1 134 7 is_stmt 0 view .LVU385
 1149 0018 0446     		mov	r4, r0
 1150 001a 0028     		cmp	r0, #0
 1151 001c F4D1     		bne	.L81
 1152              	.LBB4:
 135:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor_t mon;
 1153              		.loc 1 135 66 is_stmt 1 view .LVU386
 136:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_monitor(&mon);
 1154              		.loc 1 136 9 view .LVU387
 137:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("used: %6d (%3d %%), frag: %3d %%, biggest free: %6d",
 1155              		.loc 1 137 9 view .LVU388
 1156 001e 01A8     		add	r0, sp, #4
 1157              	.LVL133:
 137:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("used: %6d (%3d %%), frag: %3d %%, biggest free: %6d",
 1158              		.loc 1 137 9 is_stmt 0 view .LVU389
 1159 0020 FFF7FEFF 		bl	lv_mem_monitor
 1160              	.LVL134:
ARM GAS  /tmp/cc36XrTP.s 			page 37


 140:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1161              		.loc 1 140 43 is_stmt 1 view .LVU390
 1162 0024 F0E7     		b	.L81
 1163              	.L87:
 1164 0026 00BF     		.align	2
 1165              	.L86:
 1166 0028 00000000 		.word	.LANCHOR1
 1167 002c 00000000 		.word	.LANCHOR0
 1168              	.LBE4:
 1169              		.cfi_endproc
 1170              	.LFE25:
 1172              		.section	.text.lv_mem_realloc,"ax",%progbits
 1173              		.align	1
 1174              		.global	lv_mem_realloc
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1178              		.fpu fpv4-sp-d16
 1180              	lv_mem_realloc:
 1181              	.LVL135:
 1182              	.LFB27:
 175:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("reallocating %p with %d size", data_p, new_size);
 1183              		.loc 1 175 1 view -0
 1184              		.cfi_startproc
 1185              		@ args = 0, pretend = 0, frame = 0
 1186              		@ frame_needed = 0, uses_anonymous_args = 0
 175:Middlewares/lvgl/src/misc/lv_mem.c ****     MEM_TRACE("reallocating %p with %d size", data_p, new_size);
 1187              		.loc 1 175 1 is_stmt 0 view .LVU392
 1188 0000 08B5     		push	{r3, lr}
 1189              	.LCFI13:
 1190              		.cfi_def_cfa_offset 8
 1191              		.cfi_offset 3, -8
 1192              		.cfi_offset 14, -4
 176:Middlewares/lvgl/src/misc/lv_mem.c ****     if(new_size == 0) {
 1193              		.loc 1 176 64 is_stmt 1 view .LVU393
 177:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1194              		.loc 1 177 5 view .LVU394
 177:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("using zero_mem");
 1195              		.loc 1 177 7 is_stmt 0 view .LVU395
 1196 0002 49B1     		cbz	r1, .L93
 1197 0004 0A46     		mov	r2, r1
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1198              		.loc 1 183 5 is_stmt 1 view .LVU396
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1199              		.loc 1 183 7 is_stmt 0 view .LVU397
 1200 0006 084B     		ldr	r3, .L95
 1201 0008 9842     		cmp	r0, r3
 1202 000a 09D0     		beq	.L94
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1203              		.loc 1 186 5 is_stmt 1 view .LVU398
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1204              		.loc 1 186 20 is_stmt 0 view .LVU399
 1205 000c 0146     		mov	r1, r0
 1206              	.LVL136:
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1207              		.loc 1 186 20 view .LVU400
 1208 000e 074B     		ldr	r3, .L95+4
ARM GAS  /tmp/cc36XrTP.s 			page 38


 1209 0010 1868     		ldr	r0, [r3]
 1210              	.LVL137:
 186:Middlewares/lvgl/src/misc/lv_mem.c **** #else
 1211              		.loc 1 186 20 view .LVU401
 1212 0012 FFF7FEFF 		bl	lv_tlsf_realloc
 1213              	.LVL138:
 190:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_LOG_ERROR("couldn't allocate memory");
 1214              		.loc 1 190 5 is_stmt 1 view .LVU402
 1215              	.L88:
 197:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1216              		.loc 1 197 1 is_stmt 0 view .LVU403
 1217 0016 08BD     		pop	{r3, pc}
 1218              	.LVL139:
 1219              	.L93:
 178:Middlewares/lvgl/src/misc/lv_mem.c ****         lv_mem_free(data_p);
 1220              		.loc 1 178 36 is_stmt 1 view .LVU404
 179:Middlewares/lvgl/src/misc/lv_mem.c ****         return &zero_mem;
 1221              		.loc 1 179 9 view .LVU405
 1222 0018 FFF7FEFF 		bl	lv_mem_free
 1223              	.LVL140:
 180:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1224              		.loc 1 180 9 view .LVU406
 180:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1225              		.loc 1 180 16 is_stmt 0 view .LVU407
 1226 001c 0248     		ldr	r0, .L95
 1227 001e FAE7     		b	.L88
 1228              	.LVL141:
 1229              	.L94:
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1230              		.loc 1 183 29 is_stmt 1 discriminator 1 view .LVU408
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1231              		.loc 1 183 36 is_stmt 0 discriminator 1 view .LVU409
 1232 0020 0846     		mov	r0, r1
 1233              	.LVL142:
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1234              		.loc 1 183 36 discriminator 1 view .LVU410
 1235 0022 FFF7FEFF 		bl	lv_mem_alloc
 1236              	.LVL143:
 183:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1237              		.loc 1 183 36 discriminator 1 view .LVU411
 1238 0026 F6E7     		b	.L88
 1239              	.L96:
 1240              		.align	2
 1241              	.L95:
 1242 0028 00000000 		.word	.LANCHOR1
 1243 002c 00000000 		.word	.LANCHOR0
 1244              		.cfi_endproc
 1245              	.LFE27:
 1247              		.section	.text.lv_mem_buf_get,"ax",%progbits
 1248              		.align	1
 1249              		.global	lv_mem_buf_get
 1250              		.syntax unified
 1251              		.thumb
 1252              		.thumb_func
 1253              		.fpu fpv4-sp-d16
 1255              	lv_mem_buf_get:
 1256              	.LVL144:
ARM GAS  /tmp/cc36XrTP.s 			page 39


 1257              	.LFB30:
 255:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) return NULL;
 1258              		.loc 1 255 1 is_stmt 1 view -0
 1259              		.cfi_startproc
 1260              		@ args = 0, pretend = 0, frame = 0
 1261              		@ frame_needed = 0, uses_anonymous_args = 0
 256:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1262              		.loc 1 256 5 view .LVU413
 256:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1263              		.loc 1 256 7 is_stmt 0 view .LVU414
 1264 0000 0028     		cmp	r0, #0
 1265 0002 5BD0     		beq	.L110
 255:Middlewares/lvgl/src/misc/lv_mem.c ****     if(size == 0) return NULL;
 1266              		.loc 1 255 1 view .LVU415
 1267 0004 38B5     		push	{r3, r4, r5, lr}
 1268              	.LCFI14:
 1269              		.cfi_def_cfa_offset 16
 1270              		.cfi_offset 3, -16
 1271              		.cfi_offset 4, -12
 1272              		.cfi_offset 5, -8
 1273              		.cfi_offset 14, -4
 1274 0006 0446     		mov	r4, r0
 1275              	.LBB5:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1276              		.loc 1 262 17 view .LVU416
 1277 0008 0023     		movs	r3, #0
 1278              	.LBE5:
 261:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 1279              		.loc 1 261 12 view .LVU417
 1280 000a 4FF0FF30 		mov	r0, #-1
 1281              	.LVL145:
 261:Middlewares/lvgl/src/misc/lv_mem.c ****     for(uint8_t i = 0; i < LV_MEM_BUF_MAX_NUM; i++) {
 1282              		.loc 1 261 12 view .LVU418
 1283 000e 0CE0     		b	.L99
 1284              	.LVL146:
 1285              	.L117:
 1286              	.LBB6:
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1287              		.loc 1 265 17 is_stmt 1 view .LVU419
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1288              		.loc 1 265 48 is_stmt 0 view .LVU420
 1289 0010 2B4A     		ldr	r2, .L121
 1290 0012 02EBC300 		add	r0, r2, r3, lsl #3
 1291              	.LVL147:
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1292              		.loc 1 265 48 view .LVU421
 1293 0016 8379     		ldrb	r3, [r0, #6]	@ zero_extendqisi2
 1294              	.LVL148:
 265:Middlewares/lvgl/src/misc/lv_mem.c ****                 return LV_GC_ROOT(lv_mem_buf[i]).p;
 1295              		.loc 1 265 48 view .LVU422
 1296 0018 43F00103 		orr	r3, r3, #1
 1297 001c 8371     		strb	r3, [r0, #6]
 266:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1298              		.loc 1 266 17 is_stmt 1 view .LVU423
 266:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1299              		.loc 1 266 49 is_stmt 0 view .LVU424
 1300 001e 52F83100 		ldr	r0, [r2, r1, lsl #3]
ARM GAS  /tmp/cc36XrTP.s 			page 40


 1301 0022 36E0     		b	.L97
 1302              	.LVL149:
 1303              	.L118:
 269:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1304              		.loc 1 269 17 is_stmt 1 view .LVU425
 269:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1305              		.loc 1 269 25 is_stmt 0 view .LVU426
 1306 0024 58B2     		sxtb	r0, r3
 1307              	.LVL150:
 1308              	.L100:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1309              		.loc 1 262 48 is_stmt 1 discriminator 2 view .LVU427
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1310              		.loc 1 262 49 is_stmt 0 discriminator 2 view .LVU428
 1311 0026 0133     		adds	r3, r3, #1
 1312              	.LVL151:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1313              		.loc 1 262 49 discriminator 2 view .LVU429
 1314 0028 DBB2     		uxtb	r3, r3
 1315              	.LVL152:
 1316              	.L99:
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1317              		.loc 1 262 24 is_stmt 1 discriminator 1 view .LVU430
 262:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0 && LV_GC_ROOT(lv_mem_buf[i]).size >= size) {
 1318              		.loc 1 262 5 is_stmt 0 discriminator 1 view .LVU431
 1319 002a 0F2B     		cmp	r3, #15
 1320 002c 18D8     		bhi	.L116
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1321              		.loc 1 263 9 is_stmt 1 view .LVU432
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1322              		.loc 1 263 37 is_stmt 0 view .LVU433
 1323 002e 1946     		mov	r1, r3
 1324 0030 234A     		ldr	r2, .L121
 1325 0032 02EBC302 		add	r2, r2, r3, lsl #3
 1326 0036 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1327              		.loc 1 263 11 view .LVU434
 1328 0038 12F0010F 		tst	r2, #1
 1329 003c F3D1     		bne	.L100
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1330              		.loc 1 263 76 discriminator 1 view .LVU435
 1331 003e 204A     		ldr	r2, .L121
 1332 0040 02EBC302 		add	r2, r2, r3, lsl #3
 1333 0044 9288     		ldrh	r2, [r2, #4]
 263:Middlewares/lvgl/src/misc/lv_mem.c ****             if(LV_GC_ROOT(lv_mem_buf[i]).size == size) {
 1334              		.loc 1 263 48 discriminator 1 view .LVU436
 1335 0046 A242     		cmp	r2, r4
 1336 0048 EDD3     		bcc	.L100
 264:Middlewares/lvgl/src/misc/lv_mem.c ****                 LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 1337              		.loc 1 264 13 is_stmt 1 view .LVU437
 264:Middlewares/lvgl/src/misc/lv_mem.c ****                 LV_GC_ROOT(lv_mem_buf[i]).used = 1;
 1338              		.loc 1 264 15 is_stmt 0 view .LVU438
 1339 004a E1D0     		beq	.L117
 268:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1340              		.loc 1 268 18 is_stmt 1 view .LVU439
 268:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1341              		.loc 1 268 20 is_stmt 0 view .LVU440
ARM GAS  /tmp/cc36XrTP.s 			page 41


 1342 004c 0028     		cmp	r0, #0
 1343 004e E9DB     		blt	.L118
 272:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1344              		.loc 1 272 18 is_stmt 1 view .LVU441
 272:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1345              		.loc 1 272 85 is_stmt 0 view .LVU442
 1346 0050 1B49     		ldr	r1, .L121
 1347 0052 01EBC001 		add	r1, r1, r0, lsl #3
 1348 0056 8988     		ldrh	r1, [r1, #4]
 272:Middlewares/lvgl/src/misc/lv_mem.c ****                 i_guess = i;
 1349              		.loc 1 272 20 view .LVU443
 1350 0058 8A42     		cmp	r2, r1
 1351 005a E4D2     		bcs	.L100
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1352              		.loc 1 273 17 is_stmt 1 view .LVU444
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1353              		.loc 1 273 25 is_stmt 0 view .LVU445
 1354 005c 58B2     		sxtb	r0, r3
 1355              	.LVL153:
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1356              		.loc 1 273 25 view .LVU446
 1357 005e E2E7     		b	.L100
 1358              	.L116:
 273:Middlewares/lvgl/src/misc/lv_mem.c ****             }
 1359              		.loc 1 273 25 view .LVU447
 1360              	.LBE6:
 278:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_GC_ROOT(lv_mem_buf[i_guess]).used = 1;
 1361              		.loc 1 278 5 is_stmt 1 view .LVU448
 278:Middlewares/lvgl/src/misc/lv_mem.c ****         LV_GC_ROOT(lv_mem_buf[i_guess]).used = 1;
 1362              		.loc 1 278 7 is_stmt 0 view .LVU449
 1363 0060 0028     		cmp	r0, #0
 1364 0062 0DDA     		bge	.L119
 1365              	.LBB7:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1366              		.loc 1 285 17 view .LVU450
 1367 0064 0023     		movs	r3, #0
 1368              	.LVL154:
 1369              	.L104:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1370              		.loc 1 285 24 is_stmt 1 discriminator 1 view .LVU451
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1371              		.loc 1 285 5 is_stmt 0 discriminator 1 view .LVU452
 1372 0066 0F2B     		cmp	r3, #15
 1373 0068 27D8     		bhi	.L109
 286:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 1374              		.loc 1 286 9 is_stmt 1 view .LVU453
 286:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 1375              		.loc 1 286 37 is_stmt 0 view .LVU454
 1376 006a 1D46     		mov	r5, r3
 1377 006c 144A     		ldr	r2, .L121
 1378 006e 02EBC302 		add	r2, r2, r3, lsl #3
 1379 0072 9279     		ldrb	r2, [r2, #6]	@ zero_extendqisi2
 286:Middlewares/lvgl/src/misc/lv_mem.c ****             /*if this fails you probably need to increase your LV_MEM_SIZE/heap size*/
 1380              		.loc 1 286 11 view .LVU455
 1381 0074 12F0010F 		tst	r2, #1
 1382 0078 0CD0     		beq	.L120
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
ARM GAS  /tmp/cc36XrTP.s 			page 42


 1383              		.loc 1 285 48 is_stmt 1 discriminator 2 view .LVU456
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1384              		.loc 1 285 49 is_stmt 0 discriminator 2 view .LVU457
 1385 007a 0133     		adds	r3, r3, #1
 1386              	.LVL155:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1387              		.loc 1 285 49 discriminator 2 view .LVU458
 1388 007c DBB2     		uxtb	r3, r3
 1389              	.LVL156:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1390              		.loc 1 285 49 discriminator 2 view .LVU459
 1391 007e F2E7     		b	.L104
 1392              	.LVL157:
 1393              	.L119:
 285:Middlewares/lvgl/src/misc/lv_mem.c ****         if(LV_GC_ROOT(lv_mem_buf[i]).used == 0) {
 1394              		.loc 1 285 49 discriminator 2 view .LVU460
 1395              	.LBE7:
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
 1396              		.loc 1 279 9 is_stmt 1 view .LVU461
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
 1397              		.loc 1 279 46 is_stmt 0 view .LVU462
 1398 0080 0F4A     		ldr	r2, .L121
 1399 0082 02EBC001 		add	r1, r2, r0, lsl #3
 1400 0086 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 1401              	.LVL158:
 279:Middlewares/lvgl/src/misc/lv_mem.c ****         MEM_TRACE("returning already allocated buffer (buffer id: %d, address: %p)", i_guess, LV_GC
 1402              		.loc 1 279 46 view .LVU463
 1403 0088 43F00103 		orr	r3, r3, #1
 1404 008c 8B71     		strb	r3, [r1, #6]
 280:Middlewares/lvgl/src/misc/lv_mem.c ****         return LV_GC_ROOT(lv_mem_buf[i_guess]).p;
 1405              		.loc 1 280 129 is_stmt 1 view .LVU464
 281:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1406              		.loc 1 281 9 view .LVU465
 281:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1407              		.loc 1 281 47 is_stmt 0 view .LVU466
 1408 008e 52F83000 		ldr	r0, [r2, r0, lsl #3]
 1409              	.LVL159:
 1410              	.L97:
 303:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1411              		.loc 1 303 1 view .LVU467
 1412 0092 38BD     		pop	{r3, r4, r5, pc}
 1413              	.LVL160:
 1414              	.L120:
 1415              	.LBB9:
 1416              	.LBB8:
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 1417              		.loc 1 288 13 is_stmt 1 view .LVU468
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 1418              		.loc 1 288 26 is_stmt 0 view .LVU469
 1419 0094 2146     		mov	r1, r4
 1420 0096 0A4B     		ldr	r3, .L121
 1421              	.LVL161:
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
 1422              		.loc 1 288 26 view .LVU470
 1423 0098 53F83500 		ldr	r0, [r3, r5, lsl #3]
 1424              	.LVL162:
 288:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_ASSERT_MSG(buf != NULL, "Out of memory, can't allocate a new buffer (increase your L
ARM GAS  /tmp/cc36XrTP.s 			page 43


 1425              		.loc 1 288 26 view .LVU471
 1426 009c FFF7FEFF 		bl	lv_mem_realloc
 1427              	.LVL163:
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1428              		.loc 1 289 13 is_stmt 1 view .LVU472
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1429              		.loc 1 289 13 view .LVU473
 1430 00a0 50B1     		cbz	r0, .L107
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1431              		.loc 1 289 13 view .LVU474
 290:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1432              		.loc 1 290 13 view .LVU475
 292:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = size;
 1433              		.loc 1 292 13 view .LVU476
 292:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).size = size;
 1434              		.loc 1 292 44 is_stmt 0 view .LVU477
 1435 00a2 0749     		ldr	r1, .L121
 1436 00a4 01EBC503 		add	r3, r1, r5, lsl #3
 1437 00a8 9A79     		ldrb	r2, [r3, #6]	@ zero_extendqisi2
 1438 00aa 42F00102 		orr	r2, r2, #1
 1439 00ae 9A71     		strb	r2, [r3, #6]
 293:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p    = buf;
 1440              		.loc 1 293 13 is_stmt 1 view .LVU478
 293:Middlewares/lvgl/src/misc/lv_mem.c ****             LV_GC_ROOT(lv_mem_buf[i]).p    = buf;
 1441              		.loc 1 293 44 is_stmt 0 view .LVU479
 1442 00b0 9C80     		strh	r4, [r3, #4]	@ movhi
 294:Middlewares/lvgl/src/misc/lv_mem.c ****             MEM_TRACE("allocated (buffer id: %d, address: %p)", i, LV_GC_ROOT(lv_mem_buf[i]).p);
 1443              		.loc 1 294 13 is_stmt 1 view .LVU480
 294:Middlewares/lvgl/src/misc/lv_mem.c ****             MEM_TRACE("allocated (buffer id: %d, address: %p)", i, LV_GC_ROOT(lv_mem_buf[i]).p);
 1444              		.loc 1 294 44 is_stmt 0 view .LVU481
 1445 00b2 41F83500 		str	r0, [r1, r5, lsl #3]
 295:Middlewares/lvgl/src/misc/lv_mem.c ****             return LV_GC_ROOT(lv_mem_buf[i]).p;
 1446              		.loc 1 295 96 is_stmt 1 view .LVU482
 296:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1447              		.loc 1 296 13 view .LVU483
 296:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1448              		.loc 1 296 45 is_stmt 0 view .LVU484
 1449 00b6 ECE7     		b	.L97
 1450              	.L107:
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1451              		.loc 1 289 13 is_stmt 1 discriminator 1 view .LVU485
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1452              		.loc 1 289 13 discriminator 1 view .LVU486
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1453              		.loc 1 289 13 discriminator 1 view .LVU487
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1454              		.loc 1 289 13 discriminator 1 view .LVU488
 1455 00b8 FEE7     		b	.L107
 1456              	.LVL164:
 1457              	.L109:
 289:Middlewares/lvgl/src/misc/lv_mem.c ****             if(buf == NULL) return NULL;
 1458              		.loc 1 289 13 is_stmt 0 discriminator 1 view .LVU489
 1459              	.LBE8:
 1460              	.LBE9:
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 1461              		.loc 1 301 5 is_stmt 1 discriminator 2 view .LVU490
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
ARM GAS  /tmp/cc36XrTP.s 			page 44


 1462              		.loc 1 301 5 discriminator 2 view .LVU491
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 1463              		.loc 1 301 5 discriminator 2 view .LVU492
 301:Middlewares/lvgl/src/misc/lv_mem.c ****     return NULL;
 1464              		.loc 1 301 5 discriminator 2 view .LVU493
 1465 00ba FEE7     		b	.L109
 1466              	.LVL165:
 1467              	.L110:
 1468              	.LCFI15:
 1469              		.cfi_def_cfa_offset 0
 1470              		.cfi_restore 3
 1471              		.cfi_restore 4
 1472              		.cfi_restore 5
 1473              		.cfi_restore 14
 256:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1474              		.loc 1 256 26 is_stmt 0 view .LVU494
 1475 00bc 0020     		movs	r0, #0
 1476              	.LVL166:
 303:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1477              		.loc 1 303 1 view .LVU495
 1478 00be 7047     		bx	lr
 1479              	.L122:
 1480              		.align	2
 1481              	.L121:
 1482 00c0 00000000 		.word	lv_mem_buf
 1483              		.cfi_endproc
 1484              	.LFE30:
 1486              		.section	.text.lv_memset_00,"ax",%progbits
 1487              		.align	1
 1488              		.global	lv_memset_00
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
 1492              		.fpu fpv4-sp-d16
 1494              	lv_memset_00:
 1495              	.LVL167:
 1496              	.LFB35:
 451:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
 1497              		.loc 1 451 1 is_stmt 1 view -0
 1498              		.cfi_startproc
 1499              		@ args = 0, pretend = 0, frame = 0
 1500              		@ frame_needed = 0, uses_anonymous_args = 0
 1501              		@ link register save eliminated.
 452:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 1502              		.loc 1 452 5 view .LVU497
 453:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1503              		.loc 1 453 5 view .LVU498
 456:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1504              		.loc 1 456 5 view .LVU499
 456:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1505              		.loc 1 456 7 is_stmt 0 view .LVU500
 1506 0000 10F00703 		ands	r3, r0, #7
 1507              	.LVL168:
 456:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1508              		.loc 1 456 7 view .LVU501
 1509 0004 16D0     		beq	.L127
 457:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
ARM GAS  /tmp/cc36XrTP.s 			page 45


 1510              		.loc 1 457 9 is_stmt 1 view .LVU502
 457:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 1511              		.loc 1 457 17 is_stmt 0 view .LVU503
 1512 0006 C3F10803 		rsb	r3, r3, #8
 1513              	.LVL169:
 458:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 1514              		.loc 1 458 9 is_stmt 1 view .LVU504
 458:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 1515              		.loc 1 458 14 is_stmt 0 view .LVU505
 1516 000a 04E0     		b	.L125
 1517              	.LVL170:
 1518              	.L126:
 459:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1519              		.loc 1 459 13 is_stmt 1 view .LVU506
 1520 000c 0022     		movs	r2, #0
 1521 000e 00F8012B 		strb	r2, [r0], #1
 1522              	.LVL171:
 459:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1523              		.loc 1 459 13 view .LVU507
 459:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1524              		.loc 1 459 20 view .LVU508
 460:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1525              		.loc 1 460 13 view .LVU509
 460:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1526              		.loc 1 460 16 is_stmt 0 view .LVU510
 1527 0012 0139     		subs	r1, r1, #1
 1528              	.LVL172:
 461:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1529              		.loc 1 461 13 is_stmt 1 view .LVU511
 461:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1530              		.loc 1 461 20 is_stmt 0 view .LVU512
 1531 0014 013B     		subs	r3, r3, #1
 1532              	.LVL173:
 1533              	.L125:
 458:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 1534              		.loc 1 458 14 is_stmt 1 view .LVU513
 1535 0016 6BB1     		cbz	r3, .L127
 458:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0);
 1536              		.loc 1 458 23 is_stmt 0 discriminator 1 view .LVU514
 1537 0018 0029     		cmp	r1, #0
 1538 001a F7D1     		bne	.L126
 1539 001c 0AE0     		b	.L127
 1540              	.LVL174:
 1541              	.L128:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1542              		.loc 1 467 9 is_stmt 1 view .LVU515
 1543 001e 0023     		movs	r3, #0
 1544 0020 0360     		str	r3, [r0]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1545              		.loc 1 467 9 view .LVU516
 1546              	.LVL175:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1547              		.loc 1 467 9 view .LVU517
 1548 0022 4360     		str	r3, [r0, #4]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1549              		.loc 1 467 9 view .LVU518
 1550              	.LVL176:
ARM GAS  /tmp/cc36XrTP.s 			page 46


 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1551              		.loc 1 467 9 view .LVU519
 1552 0024 8360     		str	r3, [r0, #8]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1553              		.loc 1 467 9 view .LVU520
 1554              	.LVL177:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1555              		.loc 1 467 9 view .LVU521
 1556 0026 C360     		str	r3, [r0, #12]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1557              		.loc 1 467 9 view .LVU522
 1558              	.LVL178:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1559              		.loc 1 467 9 view .LVU523
 1560 0028 0361     		str	r3, [r0, #16]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1561              		.loc 1 467 9 view .LVU524
 1562              	.LVL179:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1563              		.loc 1 467 9 view .LVU525
 1564 002a 4361     		str	r3, [r0, #20]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1565              		.loc 1 467 9 view .LVU526
 1566              	.LVL180:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1567              		.loc 1 467 9 view .LVU527
 1568 002c 8361     		str	r3, [r0, #24]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1569              		.loc 1 467 9 view .LVU528
 1570              	.LVL181:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1571              		.loc 1 467 9 view .LVU529
 1572 002e C361     		str	r3, [r0, #28]
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1573              		.loc 1 467 9 view .LVU530
 1574 0030 2030     		adds	r0, r0, #32
 1575              	.LVL182:
 467:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1576              		.loc 1 467 26 view .LVU531
 468:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1577              		.loc 1 468 9 view .LVU532
 468:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1578              		.loc 1 468 13 is_stmt 0 view .LVU533
 1579 0032 2039     		subs	r1, r1, #32
 1580              	.LVL183:
 1581              	.L127:
 466:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0));
 1582              		.loc 1 466 10 is_stmt 1 view .LVU534
 1583 0034 2029     		cmp	r1, #32
 1584 0036 F2D8     		bhi	.L128
 466:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0));
 1585              		.loc 1 466 10 is_stmt 0 view .LVU535
 1586 0038 03E0     		b	.L129
 1587              	.L130:
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1588              		.loc 1 472 9 is_stmt 1 view .LVU536
 1589 003a 0023     		movs	r3, #0
ARM GAS  /tmp/cc36XrTP.s 			page 47


 1590 003c 40F8043B 		str	r3, [r0], #4
 1591              	.LVL184:
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1592              		.loc 1 472 9 view .LVU537
 472:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1593              		.loc 1 472 17 view .LVU538
 473:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1594              		.loc 1 473 9 view .LVU539
 473:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1595              		.loc 1 473 13 is_stmt 0 view .LVU540
 1596 0040 0439     		subs	r1, r1, #4
 1597              	.LVL185:
 1598              	.L129:
 471:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0);
 1599              		.loc 1 471 10 is_stmt 1 view .LVU541
 1600 0042 0429     		cmp	r1, #4
 1601 0044 F9D8     		bhi	.L130
 1602              	.LVL186:
 1603              	.L131:
 477:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0);
 1604              		.loc 1 477 10 view .LVU542
 1605 0046 21B1     		cbz	r1, .L133
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1606              		.loc 1 478 9 view .LVU543
 1607 0048 0023     		movs	r3, #0
 1608 004a 00F8013B 		strb	r3, [r0], #1
 1609              	.LVL187:
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1610              		.loc 1 478 9 view .LVU544
 478:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1611              		.loc 1 478 16 view .LVU545
 479:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1612              		.loc 1 479 9 view .LVU546
 479:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1613              		.loc 1 479 12 is_stmt 0 view .LVU547
 1614 004e 0139     		subs	r1, r1, #1
 1615              	.LVL188:
 479:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1616              		.loc 1 479 12 view .LVU548
 1617 0050 F9E7     		b	.L131
 1618              	.L133:
 481:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1619              		.loc 1 481 1 view .LVU549
 1620 0052 7047     		bx	lr
 1621              		.cfi_endproc
 1622              	.LFE35:
 1624              		.section	.text.lv_memset_ff,"ax",%progbits
 1625              		.align	1
 1626              		.global	lv_memset_ff
 1627              		.syntax unified
 1628              		.thumb
 1629              		.thumb_func
 1630              		.fpu fpv4-sp-d16
 1632              	lv_memset_ff:
 1633              	.LVL189:
 1634              	.LFB36:
 489:Middlewares/lvgl/src/misc/lv_mem.c ****     uint8_t * d8 = (uint8_t *)dst;
ARM GAS  /tmp/cc36XrTP.s 			page 48


 1635              		.loc 1 489 1 is_stmt 1 view -0
 1636              		.cfi_startproc
 1637              		@ args = 0, pretend = 0, frame = 0
 1638              		@ frame_needed = 0, uses_anonymous_args = 0
 1639              		@ link register save eliminated.
 490:Middlewares/lvgl/src/misc/lv_mem.c ****     uintptr_t d_align = (lv_uintptr_t) d8 & ALIGN_MASK;
 1640              		.loc 1 490 5 view .LVU551
 491:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1641              		.loc 1 491 5 view .LVU552
 494:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1642              		.loc 1 494 5 view .LVU553
 494:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1643              		.loc 1 494 7 is_stmt 0 view .LVU554
 1644 0000 10F00703 		ands	r3, r0, #7
 1645              	.LVL190:
 494:Middlewares/lvgl/src/misc/lv_mem.c ****         d_align = ALIGN_MASK + 1 - d_align;
 1646              		.loc 1 494 7 view .LVU555
 1647 0004 17D0     		beq	.L138
 495:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 1648              		.loc 1 495 9 is_stmt 1 view .LVU556
 495:Middlewares/lvgl/src/misc/lv_mem.c ****         while(d_align && len) {
 1649              		.loc 1 495 17 is_stmt 0 view .LVU557
 1650 0006 C3F10803 		rsb	r3, r3, #8
 1651              	.LVL191:
 496:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
 1652              		.loc 1 496 9 is_stmt 1 view .LVU558
 496:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
 1653              		.loc 1 496 14 is_stmt 0 view .LVU559
 1654 000a 04E0     		b	.L136
 1655              	.LVL192:
 1656              	.L137:
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1657              		.loc 1 497 13 is_stmt 1 view .LVU560
 1658 000c FF22     		movs	r2, #255
 1659 000e 00F8012B 		strb	r2, [r0], #1
 1660              	.LVL193:
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1661              		.loc 1 497 13 view .LVU561
 497:Middlewares/lvgl/src/misc/lv_mem.c ****             len--;
 1662              		.loc 1 497 23 view .LVU562
 498:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1663              		.loc 1 498 13 view .LVU563
 498:Middlewares/lvgl/src/misc/lv_mem.c ****             d_align--;
 1664              		.loc 1 498 16 is_stmt 0 view .LVU564
 1665 0012 0139     		subs	r1, r1, #1
 1666              	.LVL194:
 499:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1667              		.loc 1 499 13 is_stmt 1 view .LVU565
 499:Middlewares/lvgl/src/misc/lv_mem.c ****         }
 1668              		.loc 1 499 20 is_stmt 0 view .LVU566
 1669 0014 013B     		subs	r3, r3, #1
 1670              	.LVL195:
 1671              	.L136:
 496:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
 1672              		.loc 1 496 14 is_stmt 1 view .LVU567
 1673 0016 73B1     		cbz	r3, .L138
 496:Middlewares/lvgl/src/misc/lv_mem.c ****             SET8(0xFF);
ARM GAS  /tmp/cc36XrTP.s 			page 49


 1674              		.loc 1 496 23 is_stmt 0 discriminator 1 view .LVU568
 1675 0018 0029     		cmp	r1, #0
 1676 001a F7D1     		bne	.L137
 1677 001c 0BE0     		b	.L138
 1678              	.LVL196:
 1679              	.L139:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1680              		.loc 1 505 9 is_stmt 1 view .LVU569
 1681 001e 4FF0FF33 		mov	r3, #-1
 1682 0022 0360     		str	r3, [r0]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1683              		.loc 1 505 9 view .LVU570
 1684              	.LVL197:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1685              		.loc 1 505 9 view .LVU571
 1686 0024 4360     		str	r3, [r0, #4]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1687              		.loc 1 505 9 view .LVU572
 1688              	.LVL198:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1689              		.loc 1 505 9 view .LVU573
 1690 0026 8360     		str	r3, [r0, #8]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1691              		.loc 1 505 9 view .LVU574
 1692              	.LVL199:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1693              		.loc 1 505 9 view .LVU575
 1694 0028 C360     		str	r3, [r0, #12]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1695              		.loc 1 505 9 view .LVU576
 1696              	.LVL200:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1697              		.loc 1 505 9 view .LVU577
 1698 002a 0361     		str	r3, [r0, #16]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1699              		.loc 1 505 9 view .LVU578
 1700              	.LVL201:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1701              		.loc 1 505 9 view .LVU579
 1702 002c 4361     		str	r3, [r0, #20]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1703              		.loc 1 505 9 view .LVU580
 1704              	.LVL202:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1705              		.loc 1 505 9 view .LVU581
 1706 002e 8361     		str	r3, [r0, #24]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1707              		.loc 1 505 9 view .LVU582
 1708              	.LVL203:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1709              		.loc 1 505 9 view .LVU583
 1710 0030 C361     		str	r3, [r0, #28]
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
 1711              		.loc 1 505 9 view .LVU584
 1712 0032 2030     		adds	r0, r0, #32
 1713              	.LVL204:
 505:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 32;
ARM GAS  /tmp/cc36XrTP.s 			page 50


 1714              		.loc 1 505 35 view .LVU585
 506:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1715              		.loc 1 506 9 view .LVU586
 506:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1716              		.loc 1 506 13 is_stmt 0 view .LVU587
 1717 0034 2039     		subs	r1, r1, #32
 1718              	.LVL205:
 1719              	.L138:
 504:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0xFFFFFFFF));
 1720              		.loc 1 504 10 is_stmt 1 view .LVU588
 1721 0036 2029     		cmp	r1, #32
 1722 0038 F1D8     		bhi	.L139
 504:Middlewares/lvgl/src/misc/lv_mem.c ****         REPEAT8(SET32(0xFFFFFFFF));
 1723              		.loc 1 504 10 is_stmt 0 view .LVU589
 1724 003a 04E0     		b	.L140
 1725              	.L141:
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1726              		.loc 1 510 9 is_stmt 1 view .LVU590
 1727 003c 4FF0FF33 		mov	r3, #-1
 1728 0040 40F8043B 		str	r3, [r0], #4
 1729              	.LVL206:
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1730              		.loc 1 510 9 view .LVU591
 510:Middlewares/lvgl/src/misc/lv_mem.c ****         len -= 4;
 1731              		.loc 1 510 26 view .LVU592
 511:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1732              		.loc 1 511 9 view .LVU593
 511:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1733              		.loc 1 511 13 is_stmt 0 view .LVU594
 1734 0044 0439     		subs	r1, r1, #4
 1735              	.LVL207:
 1736              	.L140:
 509:Middlewares/lvgl/src/misc/lv_mem.c ****         SET32(0xFFFFFFFF);
 1737              		.loc 1 509 10 is_stmt 1 view .LVU595
 1738 0046 0429     		cmp	r1, #4
 1739 0048 F8D8     		bhi	.L141
 1740              	.LVL208:
 1741              	.L142:
 515:Middlewares/lvgl/src/misc/lv_mem.c ****         SET8(0xFF);
 1742              		.loc 1 515 10 view .LVU596
 1743 004a 21B1     		cbz	r1, .L144
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1744              		.loc 1 516 9 view .LVU597
 1745 004c FF23     		movs	r3, #255
 1746 004e 00F8013B 		strb	r3, [r0], #1
 1747              	.LVL209:
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1748              		.loc 1 516 9 view .LVU598
 516:Middlewares/lvgl/src/misc/lv_mem.c ****         len--;
 1749              		.loc 1 516 19 view .LVU599
 517:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1750              		.loc 1 517 9 view .LVU600
 517:Middlewares/lvgl/src/misc/lv_mem.c ****     }
 1751              		.loc 1 517 12 is_stmt 0 view .LVU601
 1752 0052 0139     		subs	r1, r1, #1
 1753              	.LVL210:
 517:Middlewares/lvgl/src/misc/lv_mem.c ****     }
ARM GAS  /tmp/cc36XrTP.s 			page 51


 1754              		.loc 1 517 12 view .LVU602
 1755 0054 F9E7     		b	.L142
 1756              	.L144:
 519:Middlewares/lvgl/src/misc/lv_mem.c **** 
 1757              		.loc 1 519 1 view .LVU603
 1758 0056 7047     		bx	lr
 1759              		.cfi_endproc
 1760              	.LFE36:
 1762              		.section	.bss.tlsf,"aw",%nobits
 1763              		.align	2
 1764              		.set	.LANCHOR0,. + 0
 1767              	tlsf:
 1768 0000 00000000 		.space	4
 1769              		.section	.bss.work_mem_int.0,"aw",%nobits
 1770              		.align	2
 1773              	work_mem_int.0:
 1774 0000 00000000 		.space	16384
 1774      00000000 
 1774      00000000 
 1774      00000000 
 1774      00000000 
 1775              		.section	.data.zero_mem,"aw"
 1776              		.align	2
 1777              		.set	.LANCHOR1,. + 0
 1780              	zero_mem:
 1781 0000 D4C3B2A1 		.word	-1582119980
 1782              		.text
 1783              	.Letext0:
 1784              		.file 2 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 1785              		.file 3 "/home/akinya/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 1786              		.file 4 "/home/akinya/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/10.3.1/include/stddef.h"
 1787              		.file 5 "Middlewares/lvgl/src/misc/lv_types.h"
 1788              		.file 6 "Middlewares/lvgl/src/misc/lv_mem.h"
 1789              		.file 7 "Middlewares/lvgl/src/misc/lv_tlsf.h"
 1790              		.file 8 "Middlewares/lvgl/src/misc/lv_gc.h"
ARM GAS  /tmp/cc36XrTP.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lv_mem.c
     /tmp/cc36XrTP.s:18     .text.lv_mem_walker:0000000000000000 $t
     /tmp/cc36XrTP.s:25     .text.lv_mem_walker:0000000000000000 lv_mem_walker
     /tmp/cc36XrTP.s:77     .text.lv_mem_init:0000000000000000 $t
     /tmp/cc36XrTP.s:84     .text.lv_mem_init:0000000000000000 lv_mem_init
     /tmp/cc36XrTP.s:110    .text.lv_mem_init:0000000000000014 $d
     /tmp/cc36XrTP.s:1773   .bss.work_mem_int.0:0000000000000000 work_mem_int.0
     /tmp/cc36XrTP.s:116    .text.lv_mem_deinit:0000000000000000 $t
     /tmp/cc36XrTP.s:123    .text.lv_mem_deinit:0000000000000000 lv_mem_deinit
     /tmp/cc36XrTP.s:147    .text.lv_mem_deinit:0000000000000010 $d
     /tmp/cc36XrTP.s:152    .text.lv_mem_free:0000000000000000 $t
     /tmp/cc36XrTP.s:159    .text.lv_mem_free:0000000000000000 lv_mem_free
     /tmp/cc36XrTP.s:195    .text.lv_mem_free:0000000000000018 $d
     /tmp/cc36XrTP.s:201    .text.lv_mem_test:0000000000000000 $t
     /tmp/cc36XrTP.s:208    .text.lv_mem_test:0000000000000000 lv_mem_test
     /tmp/cc36XrTP.s:265    .text.lv_mem_test:0000000000000034 $d
     /tmp/cc36XrTP.s:272    .text.lv_mem_buf_release:0000000000000000 $t
     /tmp/cc36XrTP.s:279    .text.lv_mem_buf_release:0000000000000000 lv_mem_buf_release
     /tmp/cc36XrTP.s:337    .text.lv_mem_buf_release:000000000000002c $d
     /tmp/cc36XrTP.s:342    .text.lv_mem_buf_free_all:0000000000000000 $t
     /tmp/cc36XrTP.s:349    .text.lv_mem_buf_free_all:0000000000000000 lv_mem_buf_free_all
     /tmp/cc36XrTP.s:416    .text.lv_mem_buf_free_all:0000000000000038 $d
     /tmp/cc36XrTP.s:421    .text.lv_memcpy:0000000000000000 $t
     /tmp/cc36XrTP.s:428    .text.lv_memcpy:0000000000000000 lv_memcpy
     /tmp/cc36XrTP.s:855    .text.lv_memset:0000000000000000 $t
     /tmp/cc36XrTP.s:862    .text.lv_memset:0000000000000000 lv_memset
     /tmp/cc36XrTP.s:1002   .text.lv_mem_monitor:0000000000000000 $t
     /tmp/cc36XrTP.s:1009   .text.lv_mem_monitor:0000000000000000 lv_mem_monitor
     /tmp/cc36XrTP.s:1088   .text.lv_mem_monitor:0000000000000054 $d
     /tmp/cc36XrTP.s:1094   .text.lv_mem_alloc:0000000000000000 $t
     /tmp/cc36XrTP.s:1101   .text.lv_mem_alloc:0000000000000000 lv_mem_alloc
     /tmp/cc36XrTP.s:1166   .text.lv_mem_alloc:0000000000000028 $d
     /tmp/cc36XrTP.s:1173   .text.lv_mem_realloc:0000000000000000 $t
     /tmp/cc36XrTP.s:1180   .text.lv_mem_realloc:0000000000000000 lv_mem_realloc
     /tmp/cc36XrTP.s:1242   .text.lv_mem_realloc:0000000000000028 $d
     /tmp/cc36XrTP.s:1248   .text.lv_mem_buf_get:0000000000000000 $t
     /tmp/cc36XrTP.s:1255   .text.lv_mem_buf_get:0000000000000000 lv_mem_buf_get
     /tmp/cc36XrTP.s:1482   .text.lv_mem_buf_get:00000000000000c0 $d
     /tmp/cc36XrTP.s:1487   .text.lv_memset_00:0000000000000000 $t
     /tmp/cc36XrTP.s:1494   .text.lv_memset_00:0000000000000000 lv_memset_00
     /tmp/cc36XrTP.s:1625   .text.lv_memset_ff:0000000000000000 $t
     /tmp/cc36XrTP.s:1632   .text.lv_memset_ff:0000000000000000 lv_memset_ff
     /tmp/cc36XrTP.s:1763   .bss.tlsf:0000000000000000 $d
     /tmp/cc36XrTP.s:1767   .bss.tlsf:0000000000000000 tlsf
     /tmp/cc36XrTP.s:1770   .bss.work_mem_int.0:0000000000000000 $d
     /tmp/cc36XrTP.s:1776   .data.zero_mem:0000000000000000 $d
     /tmp/cc36XrTP.s:1780   .data.zero_mem:0000000000000000 zero_mem

UNDEFINED SYMBOLS
lv_tlsf_create_with_pool
lv_tlsf_destroy
lv_tlsf_free
lv_tlsf_check
lv_tlsf_get_pool
lv_tlsf_check_pool
lv_mem_buf
ARM GAS  /tmp/cc36XrTP.s 			page 53


lv_tlsf_walk_pool
lv_tlsf_malloc
lv_tlsf_realloc
