{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.275961",
   "Default View_TopLeft":"-265,-866",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x 0 -y 1200 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 9 -x 5400 -y 560 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x 0 -y 1320 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 9 -x 5400 -y 760 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 9 -x 5400 -y 520 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 9 -x 5400 -y 540 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 190 -y 1250 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 570 -y 1280 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 970 -y 1260 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 7 -x 4090 -y 630 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1590 -y 1310 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3190 -y 1010 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1590 -y 1010 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1590 -y 740 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 8 -x 5070 -y 1150 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2330 -y 880 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 8 -x 5070 -y 540 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 3190 -y 160 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 3190 -y 380 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 7 -x 4090 -y 210 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 8 20 1380 360 1170 760 1400 1210 580 2010 580 2770 50 3660 410 4730
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 20J 1420 NJ 1420 NJ 1420 1260J
preplace netloc RESET_0_1 1 0 8 30 1390 380 1180 750 1410 1230 590 2000 590 2760 40 3710 400 4540J
preplace netloc RX_CLOCK_0_1 1 0 1 NJ 1220
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 1260
preplace netloc RX_IDATA_0_1 1 0 1 NJ 1300
preplace netloc RX_QDATA_0_1 1 0 1 NJ 1320
preplace netloc RX_RESET_0_1 1 0 1 NJ 1240
preplace netloc RX_VALID_0_1 1 0 1 NJ 1280
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 8 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 NJ 260 3630J 420 NJ
preplace netloc act_power_0_POWER 1 7 2 4720 760 NJ
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 8 1 NJ 540
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 8 1 NJ 560
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 3 2850 490 3600J 450 4470
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 3 2830 500 3580J 430 4480
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 3 2820 510 3530J 470 4530
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 3 2830 10 NJ 10 4470
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 7 1 4570 150n
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 7 1 4590 130n
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 7 1 4600 90n
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 7 1 4580 110n
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 3 2810 520 NJ 520 4510
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 3 2840 20 NJ 20 4500
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 3 2800 530 3560J 510 4520
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 3 2790 540 3700J 500 4490
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 3 2780 550 3690J 490 4500
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 5 1260 910 1930 640 NJ 640 3600 750 4740
preplace netloc data_delay_0_IDATA_OUT 1 3 5 1250 860 1920 650 NJ 650 3700 740 4750
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 1190 1240n
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 5 1220 1460 NJ 1460 NJ 1460 3680J 900 NJ
preplace netloc data_delay_0_QDATA_OUT 1 3 5 1200 870 1940 660 NJ 660 3710 730 4760
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 1240 1260n
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 5 1180 1470 NJ 1470 2750J 860 3580J 870 4670J
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 N 1300
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 N 1260
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 N 1280
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 3 2680 1400 NJ 1400 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 3 2670J 560 3680J 480 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 3 2690J 570 3640J 440 N
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 3 NJ 740 3670J 460 N
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1300 570 NJ 570 2660
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1310 600 NJ 600 2650
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1320 610 NJ 610 2630
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1280 1480 NJ 1480 2640
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1290 1150 NJ 1150 2630
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1270 1160 NJ 1160 2660
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 2 3650 990 4560
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 2 3610 530 4620
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 2 3570 770 4700
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 2 3590 860 4710
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 4 2030 1140 NJ 1140 3710J 1120 NJ
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 4 2020 1100 2730J 820 NJ 820 4650J
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 1 3540 160n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 1 3640 180n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 1 3530 140n
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 2 3620 760 4680
preplace netloc hier_fft_ofdm_event_data_in_channel_halt 1 6 2 NJ 1070 4480
preplace netloc hier_fft_ofdm_event_frame_started 1 6 2 NJ 1010 4540
preplace netloc hier_fft_ofdm_event_tlast_missing 1 6 2 NJ 1050 4500
preplace netloc hier_fft_ofdm_event_tlast_unexpected 1 6 2 NJ 1030 4520
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 1 3560 340n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 1 3530 280n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 1 3540 300n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 1 3550 320n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 5 1300 1130 NJ 1130 2700 840 NJ 840 4630
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 5 1310 1120 NJ 1120 2670 830 NJ 830 4640
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 5 1320 1110 NJ 1110 2690 810 NJ 810 4690
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 3 2720 1150 NJ 1150 4550
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 3 2840 870 3530J 1080 4550
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 3 2740 1160 NJ 1160 4530
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 3 2710 1180 NJ 1180 4510
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 8 1 NJ 520
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 1980 730n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1990 710n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 1960 750n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 1860 770n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 350 1270n
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 390 1230n
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 370 1250n
preplace netloc timing_acquisition_8_0_CONTINUOUS_XCORR 1 4 4 2030 1200 NJ 1200 NJ 1200 4490J
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 4 1970 1180 2670J 1170 NJ 1170 4610J
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 4 1950 1170 2650J 850 NJ 850 4660J
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 2000 870n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 2010 890n
preplace netloc timing_acquisition_8_0_DETECTION_XCORR 1 4 4 2020 1190 NJ 1190 3700J 1000 NJ
levelinfo -pg 1 0 190 570 970 1590 2330 3190 4090 5070 5400
pagesize -pg 1 -db -bbox -sgen -270 0 5690 1540
"
}
0
