23:26:58 INFO  : Registering command handlers for SDK TCF services
23:27:00 INFO  : Launching XSCT server: xsct.bat -interactive Z:\FPGA_Group_6\HW4_v1\HW4_v1.sdk\temp_xsdb_launch_script.tcl
23:27:03 INFO  : XSCT server has started successfully.
23:27:03 INFO  : Successfully done setting XSCT server connection channel  
23:27:03 INFO  : Processing command line option -hwspec Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper.hdf.
23:27:03 INFO  : Successfully done setting SDK workspace  
00:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:06:35 INFO  : 'jtag frequency' command is executed.
00:06:35 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:06:35 INFO  : Context for 'APU' is selected.
00:06:35 INFO  : System reset is completed.
00:06:38 INFO  : 'after 3000' command is executed.
00:06:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:06:41 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:06:41 INFO  : Context for 'APU' is selected.
00:06:41 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:06:41 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:41 INFO  : Context for 'APU' is selected.
00:06:42 INFO  : 'ps7_init' command is executed.
00:06:42 INFO  : 'ps7_post_config' command is executed.
00:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:42 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:42 INFO  : 'con' command is executed.
00:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:06:43 INFO  : Disconnected from the channel tcfchan#1.
00:07:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:07:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:07:59 INFO  : 'jtag frequency' command is executed.
00:07:59 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:07:59 INFO  : Context for 'APU' is selected.
00:08:00 INFO  : System reset is completed.
00:08:03 INFO  : 'after 3000' command is executed.
00:08:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
1. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
1. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
----------------End of Script----------------

00:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:08:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:08:43 INFO  : 'jtag frequency' command is executed.
00:08:43 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:08:43 INFO  : Context for 'APU' is selected.
00:08:44 INFO  : System reset is completed.
00:08:47 INFO  : 'after 3000' command is executed.
00:08:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:08:49 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:08:49 INFO  : Context for 'APU' is selected.
00:08:53 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:08:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:08:53 INFO  : Context for 'APU' is selected.
00:08:54 INFO  : 'ps7_init' command is executed.
00:08:54 INFO  : 'ps7_post_config' command is executed.
00:08:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:55 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:08:55 INFO  : 'configparams force-mem-access 0' command is executed.
00:08:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:08:55 INFO  : 'con' command is executed.
00:08:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:08:55 INFO  : Disconnected from the channel tcfchan#2.
00:09:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:09:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:09:51 INFO  : 'jtag frequency' command is executed.
00:09:51 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:09:51 INFO  : Context for 'APU' is selected.
00:09:51 INFO  : System reset is completed.
00:09:54 INFO  : 'after 3000' command is executed.
00:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:09:57 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:09:57 INFO  : Context for 'APU' is selected.
00:10:01 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:10:01 INFO  : 'configparams force-mem-access 1' command is executed.
00:10:01 INFO  : Context for 'APU' is selected.
00:10:02 INFO  : 'ps7_init' command is executed.
00:10:02 INFO  : 'ps7_post_config' command is executed.
00:10:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:03 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:10:03 INFO  : 'configparams force-mem-access 0' command is executed.
00:10:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:10:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:10:03 INFO  : 'con' command is executed.
00:10:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:10:03 INFO  : Disconnected from the channel tcfchan#3.
00:12:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:12:09 INFO  : 'jtag frequency' command is executed.
00:12:09 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:09 INFO  : Context for 'APU' is selected.
00:12:09 INFO  : System reset is completed.
00:12:12 INFO  : 'after 3000' command is executed.
00:12:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:15 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:15 INFO  : Context for 'APU' is selected.
00:12:20 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:12:20 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:20 INFO  : Context for 'APU' is selected.
00:12:21 INFO  : 'ps7_init' command is executed.
00:12:21 INFO  : 'ps7_post_config' command is executed.
00:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:21 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:21 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:22 INFO  : 'con' command is executed.
00:12:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:12:22 INFO  : Disconnected from the channel tcfchan#4.
00:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:12:52 INFO  : 'jtag frequency' command is executed.
00:12:52 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:12:52 INFO  : Context for 'APU' is selected.
00:12:53 INFO  : System reset is completed.
00:12:56 INFO  : 'after 3000' command is executed.
00:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:12:58 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:12:58 INFO  : Context for 'APU' is selected.
00:13:02 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:13:02 INFO  : 'configparams force-mem-access 1' command is executed.
00:13:02 INFO  : Context for 'APU' is selected.
00:13:03 INFO  : 'ps7_init' command is executed.
00:13:03 INFO  : 'ps7_post_config' command is executed.
00:13:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:04 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:13:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:13:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:13:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:13:04 INFO  : 'con' command is executed.
00:13:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:13:04 INFO  : Disconnected from the channel tcfchan#5.
00:15:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:15:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:15:08 INFO  : 'jtag frequency' command is executed.
00:15:08 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
00:15:08 INFO  : Context for 'APU' is selected.
00:15:08 INFO  : System reset is completed.
00:15:11 INFO  : 'after 3000' command is executed.
00:15:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
00:15:14 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:15:14 INFO  : Context for 'APU' is selected.
00:15:18 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
00:15:18 INFO  : 'configparams force-mem-access 1' command is executed.
00:15:18 INFO  : Context for 'APU' is selected.
00:15:19 INFO  : 'ps7_init' command is executed.
00:15:19 INFO  : 'ps7_post_config' command is executed.
00:15:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:20 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:15:20 INFO  : 'configparams force-mem-access 0' command is executed.
00:15:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

00:15:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:15:20 INFO  : 'con' command is executed.
00:15:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

00:15:20 INFO  : Disconnected from the channel tcfchan#6.
00:59:40 INFO  : Registering command handlers for SDK TCF services
00:59:42 INFO  : Launching XSCT server: xsct.bat -interactive Z:\FPGA_Group_6\HW4_v1\HW4_v1.sdk\temp_xsdb_launch_script.tcl
00:59:49 INFO  : XSCT server has started successfully.
00:59:53 INFO  : Successfully done setting XSCT server connection channel  
00:59:53 INFO  : Processing command line option -hwspec Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper.hdf.
00:59:53 INFO  : Successfully done setting SDK workspace  
00:59:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:53:32 INFO  : Registering command handlers for SDK TCF services
10:53:34 INFO  : Launching XSCT server: xsct.bat -interactive Z:\FPGA_Group_6\HW4_v1\HW4_v1.sdk\temp_xsdb_launch_script.tcl
10:53:39 INFO  : XSCT server has started successfully.
10:53:45 INFO  : Successfully done setting XSCT server connection channel  
10:53:45 INFO  : Processing command line option -hwspec Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper.hdf.
10:53:45 INFO  : Successfully done setting SDK workspace  
10:53:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:08:59 INFO  : 'jtag frequency' command is executed.
21:08:59 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:08:59 INFO  : Context for 'APU' is selected.
21:08:59 INFO  : System reset is completed.
21:09:02 INFO  : 'after 3000' command is executed.
21:09:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:09:04 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:09:05 INFO  : Context for 'APU' is selected.
21:09:05 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:09:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:05 INFO  : Context for 'APU' is selected.
21:09:06 INFO  : 'ps7_init' command is executed.
21:09:06 INFO  : 'ps7_post_config' command is executed.
21:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:06 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:07 INFO  : 'con' command is executed.
21:09:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:09:07 INFO  : Disconnected from the channel tcfchan#1.
21:10:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:10:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:10:32 INFO  : 'jtag frequency' command is executed.
21:10:32 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:10:32 INFO  : Context for 'APU' is selected.
21:10:32 INFO  : System reset is completed.
21:10:35 INFO  : 'after 3000' command is executed.
21:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:10:37 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:10:37 INFO  : Context for 'APU' is selected.
21:10:41 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:10:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:10:41 INFO  : Context for 'APU' is selected.
21:10:42 INFO  : 'ps7_init' command is executed.
21:10:42 INFO  : 'ps7_post_config' command is executed.
21:10:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:43 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:10:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:10:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:10:43 INFO  : 'con' command is executed.
21:10:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:10:43 INFO  : Disconnected from the channel tcfchan#2.
21:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:16:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:16:43 INFO  : 'jtag frequency' command is executed.
21:16:43 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:16:43 INFO  : Context for 'APU' is selected.
21:16:43 INFO  : System reset is completed.
21:16:46 INFO  : 'after 3000' command is executed.
21:16:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:16:48 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:16:49 INFO  : Context for 'APU' is selected.
21:16:52 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:16:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:16:52 INFO  : Context for 'APU' is selected.
21:16:53 INFO  : 'ps7_init' command is executed.
21:16:53 INFO  : 'ps7_post_config' command is executed.
21:16:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:16:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:16:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:16:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:16:54 INFO  : 'con' command is executed.
21:16:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:16:54 INFO  : Disconnected from the channel tcfchan#3.
21:19:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:19:38 INFO  : 'jtag frequency' command is executed.
21:19:38 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:38 INFO  : Context for 'APU' is selected.
21:19:38 INFO  : System reset is completed.
21:19:41 INFO  : 'after 3000' command is executed.
21:19:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:19:43 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:44 INFO  : Context for 'APU' is selected.
21:19:47 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:47 INFO  : Context for 'APU' is selected.
21:19:48 INFO  : 'ps7_init' command is executed.
21:19:48 INFO  : 'ps7_post_config' command is executed.
21:19:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:49 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:49 INFO  : 'con' command is executed.
21:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:19:49 INFO  : Disconnected from the channel tcfchan#4.
21:21:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:03 INFO  : 'jtag frequency' command is executed.
21:21:03 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:03 INFO  : Context for 'APU' is selected.
21:21:04 INFO  : System reset is completed.
21:21:07 INFO  : 'after 3000' command is executed.
21:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:21:09 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:21:09 INFO  : Context for 'APU' is selected.
21:21:13 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:21:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:21:13 INFO  : Context for 'APU' is selected.
21:21:14 INFO  : 'ps7_init' command is executed.
21:21:14 INFO  : 'ps7_post_config' command is executed.
21:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:14 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:21:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:21:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:21:14 INFO  : 'con' command is executed.
21:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:21:14 INFO  : Disconnected from the channel tcfchan#5.
21:21:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:21:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:21:58 INFO  : 'jtag frequency' command is executed.
21:21:58 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:21:58 INFO  : Context for 'APU' is selected.
21:21:58 INFO  : System reset is completed.
21:22:01 INFO  : 'after 3000' command is executed.
21:22:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:22:03 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:22:04 INFO  : Context for 'APU' is selected.
21:22:07 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:22:07 INFO  : 'configparams force-mem-access 1' command is executed.
21:22:07 INFO  : Context for 'APU' is selected.
21:22:08 INFO  : 'ps7_init' command is executed.
21:22:08 INFO  : 'ps7_post_config' command is executed.
21:22:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:09 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:22:09 INFO  : 'configparams force-mem-access 0' command is executed.
21:22:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:22:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:22:09 INFO  : 'con' command is executed.
21:22:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:22:09 INFO  : Disconnected from the channel tcfchan#6.
21:22:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:22:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:22:56 INFO  : 'jtag frequency' command is executed.
21:22:56 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:22:56 INFO  : Context for 'APU' is selected.
21:22:56 INFO  : System reset is completed.
21:22:59 INFO  : 'after 3000' command is executed.
21:22:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:23:02 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:23:02 INFO  : Context for 'APU' is selected.
21:23:05 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:23:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:23:05 INFO  : Context for 'APU' is selected.
21:23:06 INFO  : 'ps7_init' command is executed.
21:23:06 INFO  : 'ps7_post_config' command is executed.
21:23:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:07 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:23:07 INFO  : 'configparams force-mem-access 0' command is executed.
21:23:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:23:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:23:07 INFO  : 'con' command is executed.
21:23:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:23:07 INFO  : Disconnected from the channel tcfchan#7.
21:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:35 INFO  : 'jtag frequency' command is executed.
21:26:35 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:35 INFO  : Context for 'APU' is selected.
21:26:35 INFO  : System reset is completed.
21:26:38 INFO  : 'after 3000' command is executed.
21:26:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:41 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:26:41 INFO  : Context for 'APU' is selected.
21:26:44 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:26:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:44 INFO  : Context for 'APU' is selected.
21:26:45 INFO  : 'ps7_init' command is executed.
21:26:45 INFO  : 'ps7_post_config' command is executed.
21:26:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:46 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:46 INFO  : 'con' command is executed.
21:26:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:46 INFO  : Disconnected from the channel tcfchan#8.
21:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:29:42 INFO  : 'jtag frequency' command is executed.
21:29:42 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:29:42 INFO  : Context for 'APU' is selected.
21:29:42 INFO  : System reset is completed.
21:29:45 INFO  : 'after 3000' command is executed.
21:29:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:29:48 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:29:48 INFO  : Context for 'APU' is selected.
21:29:52 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:29:52 INFO  : 'configparams force-mem-access 1' command is executed.
21:29:52 INFO  : Context for 'APU' is selected.
21:29:53 INFO  : 'ps7_init' command is executed.
21:29:53 INFO  : 'ps7_post_config' command is executed.
21:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:54 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:29:54 INFO  : 'configparams force-mem-access 0' command is executed.
21:29:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:29:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:29:55 INFO  : 'con' command is executed.
21:29:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:29:55 INFO  : Disconnected from the channel tcfchan#9.
21:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:30:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:30:23 INFO  : 'jtag frequency' command is executed.
21:30:23 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:30:23 INFO  : Context for 'APU' is selected.
21:30:23 INFO  : System reset is completed.
21:30:26 INFO  : 'after 3000' command is executed.
21:30:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:30:29 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:30:29 INFO  : Context for 'APU' is selected.
21:30:33 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:30:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:30:33 INFO  : Context for 'APU' is selected.
21:30:34 INFO  : 'ps7_init' command is executed.
21:30:34 INFO  : 'ps7_post_config' command is executed.
21:30:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:35 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:30:35 INFO  : 'configparams force-mem-access 0' command is executed.
21:30:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:30:35 INFO  : 'con' command is executed.
21:30:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:30:35 INFO  : Disconnected from the channel tcfchan#10.
21:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:31:34 INFO  : 'jtag frequency' command is executed.
21:31:34 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:31:34 INFO  : Context for 'APU' is selected.
21:31:35 INFO  : System reset is completed.
21:31:38 INFO  : 'after 3000' command is executed.
21:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:31:40 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:31:40 INFO  : Context for 'APU' is selected.
21:31:44 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:31:44 INFO  : Context for 'APU' is selected.
21:31:45 INFO  : 'ps7_init' command is executed.
21:31:45 INFO  : 'ps7_post_config' command is executed.
21:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:46 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:31:46 INFO  : 'configparams force-mem-access 0' command is executed.
21:31:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:31:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:31:46 INFO  : 'con' command is executed.
21:31:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:31:46 INFO  : Disconnected from the channel tcfchan#11.
21:33:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:33:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:33:57 INFO  : 'jtag frequency' command is executed.
21:33:57 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:33:57 INFO  : Context for 'APU' is selected.
21:33:57 INFO  : System reset is completed.
21:34:00 INFO  : 'after 3000' command is executed.
21:34:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:34:02 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:34:02 INFO  : Context for 'APU' is selected.
21:34:06 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:06 INFO  : Context for 'APU' is selected.
21:34:07 INFO  : 'ps7_init' command is executed.
21:34:07 INFO  : 'ps7_post_config' command is executed.
21:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:08 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:08 INFO  : 'con' command is executed.
21:34:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:34:08 INFO  : Disconnected from the channel tcfchan#12.
21:35:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:35:19 INFO  : 'jtag frequency' command is executed.
21:35:19 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:19 INFO  : Context for 'APU' is selected.
21:35:19 INFO  : System reset is completed.
21:35:22 INFO  : 'after 3000' command is executed.
21:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:35:25 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:25 INFO  : Context for 'APU' is selected.
21:35:29 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:29 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:29 INFO  : Context for 'APU' is selected.
21:35:29 INFO  : 'ps7_init' command is executed.
21:35:29 INFO  : 'ps7_post_config' command is executed.
21:35:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:30 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:30 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:30 INFO  : 'con' command is executed.
21:35:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:35:30 INFO  : Disconnected from the channel tcfchan#13.
21:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:36:25 INFO  : 'jtag frequency' command is executed.
21:36:25 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:36:25 INFO  : Context for 'APU' is selected.
21:36:25 INFO  : System reset is completed.
21:36:28 INFO  : 'after 3000' command is executed.
21:36:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:36:31 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:36:31 INFO  : Context for 'APU' is selected.
21:36:35 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:36:35 INFO  : 'configparams force-mem-access 1' command is executed.
21:36:35 INFO  : Context for 'APU' is selected.
21:36:36 INFO  : 'ps7_init' command is executed.
21:36:36 INFO  : 'ps7_post_config' command is executed.
21:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:36 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:36:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:36:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:36:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:36:37 INFO  : 'con' command is executed.
21:36:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:36:37 INFO  : Disconnected from the channel tcfchan#14.
21:37:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:37:26 INFO  : 'jtag frequency' command is executed.
21:37:27 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:37:27 INFO  : Context for 'APU' is selected.
21:37:27 INFO  : System reset is completed.
21:37:30 INFO  : 'after 3000' command is executed.
21:37:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:37:32 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:32 INFO  : Context for 'APU' is selected.
21:37:36 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:37:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:37:36 INFO  : Context for 'APU' is selected.
21:37:37 INFO  : 'ps7_init' command is executed.
21:37:37 INFO  : 'ps7_post_config' command is executed.
21:37:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:38 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:37:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:37:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:37:38 INFO  : 'con' command is executed.
21:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:37:38 INFO  : Disconnected from the channel tcfchan#15.
21:39:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:39:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:39:32 INFO  : 'jtag frequency' command is executed.
21:39:32 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:39:32 INFO  : Context for 'APU' is selected.
21:39:32 INFO  : System reset is completed.
21:39:35 INFO  : 'after 3000' command is executed.
21:39:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:39:38 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:39:38 INFO  : Context for 'APU' is selected.
21:39:41 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:39:41 INFO  : 'configparams force-mem-access 1' command is executed.
21:39:41 INFO  : Context for 'APU' is selected.
21:39:42 INFO  : 'ps7_init' command is executed.
21:39:42 INFO  : 'ps7_post_config' command is executed.
21:39:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:43 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:39:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:39:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:39:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:39:43 INFO  : 'con' command is executed.
21:39:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:39:43 INFO  : Disconnected from the channel tcfchan#16.
21:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:48:28 INFO  : 'jtag frequency' command is executed.
21:48:28 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:48:28 INFO  : Context for 'APU' is selected.
21:48:28 INFO  : System reset is completed.
21:48:31 INFO  : 'after 3000' command is executed.
21:48:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:48:34 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:48:34 INFO  : Context for 'APU' is selected.
21:48:38 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:48:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:38 INFO  : Context for 'APU' is selected.
21:48:39 INFO  : 'ps7_init' command is executed.
21:48:39 INFO  : 'ps7_post_config' command is executed.
21:48:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:40 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:40 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:40 INFO  : 'con' command is executed.
21:48:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:48:40 INFO  : Disconnected from the channel tcfchan#17.
21:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:57:14 INFO  : 'jtag frequency' command is executed.
21:57:14 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:14 INFO  : Context for 'APU' is selected.
21:57:14 INFO  : System reset is completed.
21:57:17 INFO  : 'after 3000' command is executed.
21:57:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:57:19 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:20 INFO  : Context for 'APU' is selected.
21:57:23 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:23 INFO  : Context for 'APU' is selected.
21:57:24 INFO  : 'ps7_init' command is executed.
21:57:24 INFO  : 'ps7_post_config' command is executed.
21:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:25 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:25 INFO  : 'con' command is executed.
21:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:57:25 INFO  : Disconnected from the channel tcfchan#18.
21:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:58:28 INFO  : 'jtag frequency' command is executed.
21:58:28 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:28 INFO  : Context for 'APU' is selected.
21:58:28 INFO  : System reset is completed.
21:58:31 INFO  : 'after 3000' command is executed.
21:58:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:58:33 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:34 INFO  : Context for 'APU' is selected.
21:58:37 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:37 INFO  : Context for 'APU' is selected.
21:58:38 INFO  : 'ps7_init' command is executed.
21:58:38 INFO  : 'ps7_post_config' command is executed.
21:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:39 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:39 INFO  : 'con' command is executed.
21:58:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:58:39 INFO  : Disconnected from the channel tcfchan#19.
21:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:59:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:59:21 INFO  : 'jtag frequency' command is executed.
21:59:21 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:59:21 INFO  : Context for 'APU' is selected.
21:59:22 INFO  : System reset is completed.
21:59:25 INFO  : 'after 3000' command is executed.
21:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:59:27 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:59:27 INFO  : Context for 'APU' is selected.
21:59:31 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:59:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:59:31 INFO  : Context for 'APU' is selected.
21:59:32 INFO  : 'ps7_init' command is executed.
21:59:32 INFO  : 'ps7_post_config' command is executed.
21:59:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:33 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:59:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:59:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

21:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:59:33 INFO  : 'con' command is executed.
21:59:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:59:33 INFO  : Disconnected from the channel tcfchan#20.
22:01:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:01:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:01:36 INFO  : 'jtag frequency' command is executed.
22:01:36 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:01:36 INFO  : Context for 'APU' is selected.
22:01:36 INFO  : System reset is completed.
22:01:39 INFO  : 'after 3000' command is executed.
22:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:01:42 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:01:42 INFO  : Context for 'APU' is selected.
22:01:45 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:01:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:01:45 INFO  : Context for 'APU' is selected.
22:01:46 INFO  : 'ps7_init' command is executed.
22:01:46 INFO  : 'ps7_post_config' command is executed.
22:01:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:47 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:01:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:01:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:01:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:01:47 INFO  : 'con' command is executed.
22:01:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:01:47 INFO  : Disconnected from the channel tcfchan#21.
22:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:02:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:02:28 INFO  : 'jtag frequency' command is executed.
22:02:28 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:02:28 INFO  : Context for 'APU' is selected.
22:02:28 INFO  : System reset is completed.
22:02:31 INFO  : 'after 3000' command is executed.
22:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:02:33 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:02:34 INFO  : Context for 'APU' is selected.
22:02:37 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:02:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:02:37 INFO  : Context for 'APU' is selected.
22:02:38 INFO  : 'ps7_init' command is executed.
22:02:38 INFO  : 'ps7_post_config' command is executed.
22:02:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:39 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:02:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:02:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:02:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:02:39 INFO  : 'con' command is executed.
22:02:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:02:39 INFO  : Disconnected from the channel tcfchan#22.
22:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:04:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:04:17 INFO  : 'jtag frequency' command is executed.
22:04:17 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:04:17 INFO  : Context for 'APU' is selected.
22:04:18 INFO  : System reset is completed.
22:04:21 INFO  : 'after 3000' command is executed.
22:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:04:23 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:04:23 INFO  : Context for 'APU' is selected.
22:04:27 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:04:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:04:27 INFO  : Context for 'APU' is selected.
22:04:28 INFO  : 'ps7_init' command is executed.
22:04:28 INFO  : 'ps7_post_config' command is executed.
22:04:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:29 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:04:29 INFO  : 'configparams force-mem-access 0' command is executed.
22:04:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:04:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:04:29 INFO  : 'con' command is executed.
22:04:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:04:29 INFO  : Disconnected from the channel tcfchan#23.
22:07:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:07:27 INFO  : 'jtag frequency' command is executed.
22:07:27 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:27 INFO  : Context for 'APU' is selected.
22:07:28 INFO  : System reset is completed.
22:07:31 INFO  : 'after 3000' command is executed.
22:07:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:07:33 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:07:33 INFO  : Context for 'APU' is selected.
22:07:37 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:37 INFO  : Context for 'APU' is selected.
22:07:38 INFO  : 'ps7_init' command is executed.
22:07:38 INFO  : 'ps7_post_config' command is executed.
22:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:39 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:39 INFO  : 'con' command is executed.
22:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:07:39 INFO  : Disconnected from the channel tcfchan#24.
22:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:09:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:09:16 INFO  : 'jtag frequency' command is executed.
22:09:16 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:09:16 INFO  : Context for 'APU' is selected.
22:09:17 INFO  : System reset is completed.
22:09:20 INFO  : 'after 3000' command is executed.
22:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:09:22 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:09:22 INFO  : Context for 'APU' is selected.
22:09:26 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:09:26 INFO  : Context for 'APU' is selected.
22:09:27 INFO  : 'ps7_init' command is executed.
22:09:27 INFO  : 'ps7_post_config' command is executed.
22:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:27 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:09:28 INFO  : 'con' command is executed.
22:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:09:28 INFO  : Disconnected from the channel tcfchan#25.
22:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:10:38 INFO  : 'jtag frequency' command is executed.
22:10:38 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:38 INFO  : Context for 'APU' is selected.
22:10:38 INFO  : System reset is completed.
22:10:42 INFO  : 'after 3000' command is executed.
22:10:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:10:44 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:44 INFO  : Context for 'APU' is selected.
22:10:48 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:48 INFO  : Context for 'APU' is selected.
22:10:48 INFO  : 'ps7_init' command is executed.
22:10:48 INFO  : 'ps7_post_config' command is executed.
22:10:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:49 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:49 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:10:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:49 INFO  : 'con' command is executed.
22:10:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:10:49 INFO  : Disconnected from the channel tcfchan#26.
22:11:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:11:41 INFO  : 'jtag frequency' command is executed.
22:11:41 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:41 INFO  : Context for 'APU' is selected.
22:11:41 INFO  : System reset is completed.
22:11:44 INFO  : 'after 3000' command is executed.
22:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:11:47 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:11:47 INFO  : Context for 'APU' is selected.
22:11:50 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:11:50 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:50 INFO  : Context for 'APU' is selected.
22:11:51 INFO  : 'ps7_init' command is executed.
22:11:51 INFO  : 'ps7_post_config' command is executed.
22:11:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:52 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:52 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:52 INFO  : 'con' command is executed.
22:11:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:11:52 INFO  : Disconnected from the channel tcfchan#27.
22:12:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:12:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:12:48 INFO  : 'jtag frequency' command is executed.
22:12:48 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:12:48 INFO  : Context for 'APU' is selected.
22:12:48 INFO  : System reset is completed.
22:12:51 INFO  : 'after 3000' command is executed.
22:12:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:12:54 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:12:54 INFO  : Context for 'APU' is selected.
22:12:58 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:12:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:12:58 INFO  : Context for 'APU' is selected.
22:12:59 INFO  : 'ps7_init' command is executed.
22:12:59 INFO  : 'ps7_post_config' command is executed.
22:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:59 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:12:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:12:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:00 INFO  : 'con' command is executed.
22:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:13:00 INFO  : Disconnected from the channel tcfchan#28.
22:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:17 INFO  : 'jtag frequency' command is executed.
22:18:17 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:18:17 INFO  : Context for 'APU' is selected.
22:18:18 INFO  : System reset is completed.
22:18:21 INFO  : 'after 3000' command is executed.
22:18:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:18:23 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:18:23 INFO  : Context for 'APU' is selected.
22:18:27 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:27 INFO  : Context for 'APU' is selected.
22:18:28 INFO  : 'ps7_init' command is executed.
22:18:28 INFO  : 'ps7_post_config' command is executed.
22:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:28 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:28 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:28 INFO  : 'con' command is executed.
22:18:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:18:28 INFO  : Disconnected from the channel tcfchan#29.
22:20:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:20:31 INFO  : 'jtag frequency' command is executed.
22:20:31 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:20:31 INFO  : Context for 'APU' is selected.
22:20:31 INFO  : System reset is completed.
22:20:34 INFO  : 'after 3000' command is executed.
22:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:20:37 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:20:37 INFO  : Context for 'APU' is selected.
22:20:40 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:20:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:41 INFO  : Context for 'APU' is selected.
22:20:41 INFO  : 'ps7_init' command is executed.
22:20:41 INFO  : 'ps7_post_config' command is executed.
22:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:42 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:42 INFO  : 'con' command is executed.
22:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:20:42 INFO  : Disconnected from the channel tcfchan#30.
22:22:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:27 INFO  : 'jtag frequency' command is executed.
22:22:27 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:22:27 INFO  : Context for 'APU' is selected.
22:22:27 INFO  : System reset is completed.
22:22:30 INFO  : 'after 3000' command is executed.
22:22:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:22:32 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:22:32 INFO  : Context for 'APU' is selected.
22:22:36 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:36 INFO  : Context for 'APU' is selected.
22:22:37 INFO  : 'ps7_init' command is executed.
22:22:37 INFO  : 'ps7_post_config' command is executed.
22:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:38 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:38 INFO  : 'con' command is executed.
22:22:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:22:38 INFO  : Disconnected from the channel tcfchan#31.
22:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:33 INFO  : 'jtag frequency' command is executed.
22:23:33 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:33 INFO  : Context for 'APU' is selected.
22:23:34 INFO  : System reset is completed.
22:23:37 INFO  : 'after 3000' command is executed.
22:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:23:39 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:23:39 INFO  : Context for 'APU' is selected.
22:23:42 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:23:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:42 INFO  : Context for 'APU' is selected.
22:23:43 INFO  : 'ps7_init' command is executed.
22:23:43 INFO  : 'ps7_post_config' command is executed.
22:23:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:44 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:44 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:44 INFO  : 'con' command is executed.
22:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:23:44 INFO  : Disconnected from the channel tcfchan#32.
22:24:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:21 INFO  : 'jtag frequency' command is executed.
22:24:21 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:24:21 INFO  : Context for 'APU' is selected.
22:24:21 INFO  : System reset is completed.
22:24:25 INFO  : 'after 3000' command is executed.
22:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:24:27 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:24:27 INFO  : Context for 'APU' is selected.
22:24:31 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:24:31 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:31 INFO  : Context for 'APU' is selected.
22:24:32 INFO  : 'ps7_init' command is executed.
22:24:32 INFO  : 'ps7_post_config' command is executed.
22:24:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:33 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:33 INFO  : 'con' command is executed.
22:24:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:24:33 INFO  : Disconnected from the channel tcfchan#33.
22:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:25:39 INFO  : 'jtag frequency' command is executed.
22:25:39 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:39 INFO  : Context for 'APU' is selected.
22:25:40 INFO  : System reset is completed.
22:25:43 INFO  : 'after 3000' command is executed.
22:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:25:45 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:45 INFO  : Context for 'APU' is selected.
22:25:49 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:49 INFO  : Context for 'APU' is selected.
22:25:50 INFO  : 'ps7_init' command is executed.
22:25:50 INFO  : 'ps7_post_config' command is executed.
22:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:51 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:51 INFO  : 'con' command is executed.
22:25:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:25:51 INFO  : Disconnected from the channel tcfchan#34.
22:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:27:12 INFO  : 'jtag frequency' command is executed.
22:27:12 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:12 INFO  : Context for 'APU' is selected.
22:27:12 INFO  : System reset is completed.
22:27:15 INFO  : 'after 3000' command is executed.
22:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:27:18 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:18 INFO  : Context for 'APU' is selected.
22:27:22 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:22 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:22 INFO  : Context for 'APU' is selected.
22:27:23 INFO  : 'ps7_init' command is executed.
22:27:23 INFO  : 'ps7_post_config' command is executed.
22:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:23 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:23 INFO  : 'con' command is executed.
22:27:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:27:23 INFO  : Disconnected from the channel tcfchan#35.
22:28:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:36 INFO  : 'jtag frequency' command is executed.
22:28:36 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:36 INFO  : Context for 'APU' is selected.
22:28:36 INFO  : System reset is completed.
22:28:39 INFO  : 'after 3000' command is executed.
22:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:28:42 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:28:42 INFO  : Context for 'APU' is selected.
22:28:46 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:28:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:46 INFO  : Context for 'APU' is selected.
22:28:47 INFO  : 'ps7_init' command is executed.
22:28:47 INFO  : 'ps7_post_config' command is executed.
22:28:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:48 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:48 INFO  : 'con' command is executed.
22:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:28:48 INFO  : Disconnected from the channel tcfchan#36.
22:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:29:52 INFO  : 'jtag frequency' command is executed.
22:29:52 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:52 INFO  : Context for 'APU' is selected.
22:29:52 INFO  : System reset is completed.
22:29:55 INFO  : 'after 3000' command is executed.
22:29:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:29:58 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:29:58 INFO  : Context for 'APU' is selected.
22:30:02 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:30:02 INFO  : 'configparams force-mem-access 1' command is executed.
22:30:02 INFO  : Context for 'APU' is selected.
22:30:03 INFO  : 'ps7_init' command is executed.
22:30:03 INFO  : 'ps7_post_config' command is executed.
22:30:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:04 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:30:04 INFO  : 'configparams force-mem-access 0' command is executed.
22:30:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:30:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:30:04 INFO  : 'con' command is executed.
22:30:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:30:04 INFO  : Disconnected from the channel tcfchan#37.
22:33:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:33:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:33:36 INFO  : 'jtag frequency' command is executed.
22:33:36 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:33:36 INFO  : Context for 'APU' is selected.
22:33:36 INFO  : System reset is completed.
22:33:39 INFO  : 'after 3000' command is executed.
22:33:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:33:41 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:33:41 INFO  : Context for 'APU' is selected.
22:33:46 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:33:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:33:46 INFO  : Context for 'APU' is selected.
22:33:47 INFO  : 'ps7_init' command is executed.
22:33:47 INFO  : 'ps7_post_config' command is executed.
22:33:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:48 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:33:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:33:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:33:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:33:48 INFO  : 'con' command is executed.
22:33:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:33:48 INFO  : Disconnected from the channel tcfchan#38.
22:42:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:42:48 INFO  : 'jtag frequency' command is executed.
22:42:48 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:42:49 INFO  : Context for 'APU' is selected.
22:42:49 INFO  : System reset is completed.
22:42:52 INFO  : 'after 3000' command is executed.
22:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:42:54 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:42:54 INFO  : Context for 'APU' is selected.
22:42:58 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:42:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:58 INFO  : Context for 'APU' is selected.
22:42:59 INFO  : 'ps7_init' command is executed.
22:42:59 INFO  : 'ps7_post_config' command is executed.
22:42:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:00 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:43:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:43:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:43:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:43:00 INFO  : 'con' command is executed.
22:43:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:43:00 INFO  : Disconnected from the channel tcfchan#39.
22:44:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:44:02 INFO  : 'jtag frequency' command is executed.
22:44:02 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:44:02 INFO  : Context for 'APU' is selected.
22:44:02 INFO  : System reset is completed.
22:44:05 INFO  : 'after 3000' command is executed.
22:44:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:44:08 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:44:08 INFO  : Context for 'APU' is selected.
22:44:11 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:44:11 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:12 INFO  : Context for 'APU' is selected.
22:44:12 INFO  : 'ps7_init' command is executed.
22:44:12 INFO  : 'ps7_post_config' command is executed.
22:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:13 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:13 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:13 INFO  : 'con' command is executed.
22:44:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:44:13 INFO  : Disconnected from the channel tcfchan#40.
22:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:44:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:44:39 INFO  : 'jtag frequency' command is executed.
22:44:39 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:44:39 INFO  : Context for 'APU' is selected.
22:44:40 INFO  : System reset is completed.
22:44:43 INFO  : 'after 3000' command is executed.
22:44:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:44:45 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:44:45 INFO  : Context for 'APU' is selected.
22:44:49 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:44:49 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:49 INFO  : Context for 'APU' is selected.
22:44:50 INFO  : 'ps7_init' command is executed.
22:44:50 INFO  : 'ps7_post_config' command is executed.
22:44:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:51 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:44:51 INFO  : 'con' command is executed.
22:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:44:51 INFO  : Disconnected from the channel tcfchan#41.
22:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:49:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:49:31 INFO  : 'jtag frequency' command is executed.
22:49:31 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:49:31 INFO  : Context for 'APU' is selected.
22:49:31 INFO  : System reset is completed.
22:49:34 INFO  : 'after 3000' command is executed.
22:49:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:49:37 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:49:37 INFO  : Context for 'APU' is selected.
22:49:40 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
22:49:40 INFO  : Context for 'APU' is selected.
22:49:41 INFO  : 'ps7_init' command is executed.
22:49:41 INFO  : 'ps7_post_config' command is executed.
22:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:42 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:49:42 INFO  : 'configparams force-mem-access 0' command is executed.
22:49:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:49:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:49:42 INFO  : 'con' command is executed.
22:49:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:49:42 INFO  : Disconnected from the channel tcfchan#42.
22:51:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:51:42 INFO  : 'jtag frequency' command is executed.
22:51:42 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:42 INFO  : Context for 'APU' is selected.
22:51:42 INFO  : System reset is completed.
22:51:45 INFO  : 'after 3000' command is executed.
22:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:51:48 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:51:48 INFO  : Context for 'APU' is selected.
22:51:51 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:51:51 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:51 INFO  : Context for 'APU' is selected.
22:51:52 INFO  : 'ps7_init' command is executed.
22:51:52 INFO  : 'ps7_post_config' command is executed.
22:51:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:53 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:53 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:53 INFO  : 'con' command is executed.
22:51:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:51:53 INFO  : Disconnected from the channel tcfchan#43.
22:54:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:54:03 INFO  : 'jtag frequency' command is executed.
22:54:03 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:03 INFO  : Context for 'APU' is selected.
22:54:03 INFO  : System reset is completed.
22:54:06 INFO  : 'after 3000' command is executed.
22:54:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:54:09 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:54:09 INFO  : Context for 'APU' is selected.
22:54:13 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:13 INFO  : Context for 'APU' is selected.
22:54:14 INFO  : 'ps7_init' command is executed.
22:54:14 INFO  : 'ps7_post_config' command is executed.
22:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:14 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:14 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:14 INFO  : 'con' command is executed.
22:54:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:54:14 INFO  : Disconnected from the channel tcfchan#44.
22:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:58:43 INFO  : 'jtag frequency' command is executed.
22:58:43 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:43 INFO  : Context for 'APU' is selected.
22:58:43 INFO  : System reset is completed.
22:58:46 INFO  : 'after 3000' command is executed.
22:58:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:58:49 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:58:49 INFO  : Context for 'APU' is selected.
22:58:53 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:58:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:53 INFO  : Context for 'APU' is selected.
22:58:54 INFO  : 'ps7_init' command is executed.
22:58:54 INFO  : 'ps7_post_config' command is executed.
22:58:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:55 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:55 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:55 INFO  : 'con' command is executed.
22:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:58:55 INFO  : Disconnected from the channel tcfchan#45.
23:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:00 INFO  : 'jtag frequency' command is executed.
23:08:00 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:00 INFO  : Context for 'APU' is selected.
23:08:01 INFO  : System reset is completed.
23:08:04 INFO  : 'after 3000' command is executed.
23:08:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:06 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:08:06 INFO  : Context for 'APU' is selected.
23:08:10 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:10 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:10 INFO  : Context for 'APU' is selected.
23:08:11 INFO  : 'ps7_init' command is executed.
23:08:11 INFO  : 'ps7_post_config' command is executed.
23:08:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:12 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:12 INFO  : 'con' command is executed.
23:08:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:12 INFO  : Disconnected from the channel tcfchan#46.
23:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:08:44 INFO  : 'jtag frequency' command is executed.
23:08:44 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:08:44 INFO  : Context for 'APU' is selected.
23:08:45 INFO  : System reset is completed.
23:08:48 INFO  : 'after 3000' command is executed.
23:08:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:08:50 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:08:50 INFO  : Context for 'APU' is selected.
23:08:54 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
23:08:54 INFO  : Context for 'APU' is selected.
23:08:55 INFO  : 'ps7_init' command is executed.
23:08:55 INFO  : 'ps7_post_config' command is executed.
23:08:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:56 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:08:56 INFO  : 'configparams force-mem-access 0' command is executed.
23:08:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:08:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:08:56 INFO  : 'con' command is executed.
23:08:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:08:56 INFO  : Disconnected from the channel tcfchan#47.
23:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:10:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:10:53 INFO  : 'jtag frequency' command is executed.
23:10:53 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:10:53 INFO  : Context for 'APU' is selected.
23:10:54 INFO  : System reset is completed.
23:10:57 INFO  : 'after 3000' command is executed.
23:10:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:10:59 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:10:59 INFO  : Context for 'APU' is selected.
23:11:03 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:11:03 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:03 INFO  : Context for 'APU' is selected.
23:11:04 INFO  : 'ps7_init' command is executed.
23:11:04 INFO  : 'ps7_post_config' command is executed.
23:11:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:05 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:05 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:05 INFO  : 'con' command is executed.
23:11:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:11:05 INFO  : Disconnected from the channel tcfchan#48.
23:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:12:26 INFO  : 'jtag frequency' command is executed.
23:12:26 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:12:26 INFO  : Context for 'APU' is selected.
23:12:27 INFO  : System reset is completed.
23:12:30 INFO  : 'after 3000' command is executed.
23:12:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:12:32 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:32 INFO  : Context for 'APU' is selected.
23:12:36 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:12:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:12:36 INFO  : Context for 'APU' is selected.
23:12:37 INFO  : 'ps7_init' command is executed.
23:12:37 INFO  : 'ps7_post_config' command is executed.
23:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:37 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:12:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:12:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:12:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:12:38 INFO  : 'con' command is executed.
23:12:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:12:38 INFO  : Disconnected from the channel tcfchan#49.
15:19:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:04 INFO  : 'jtag frequency' command is executed.
15:19:04 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:04 INFO  : Context for 'APU' is selected.
15:19:04 INFO  : System reset is completed.
15:19:07 INFO  : 'after 3000' command is executed.
15:19:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:10 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:19:10 INFO  : Context for 'APU' is selected.
15:19:14 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:14 INFO  : Context for 'APU' is selected.
15:19:15 INFO  : 'ps7_init' command is executed.
15:19:15 INFO  : 'ps7_post_config' command is executed.
15:19:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:16 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:16 INFO  : 'con' command is executed.
15:19:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:16 INFO  : Disconnected from the channel tcfchan#50.
15:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:08 INFO  : 'jtag frequency' command is executed.
15:21:08 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:08 INFO  : Context for 'APU' is selected.
15:21:09 INFO  : System reset is completed.
15:21:12 INFO  : 'after 3000' command is executed.
15:21:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:14 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:14 INFO  : Context for 'APU' is selected.
15:21:18 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:18 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:18 INFO  : Context for 'APU' is selected.
15:21:19 INFO  : 'ps7_init' command is executed.
15:21:19 INFO  : 'ps7_post_config' command is executed.
15:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:20 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:20 INFO  : 'con' command is executed.
15:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:20 INFO  : Disconnected from the channel tcfchan#51.
15:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:20 INFO  : 'jtag frequency' command is executed.
15:22:20 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:20 INFO  : Context for 'APU' is selected.
15:22:20 INFO  : System reset is completed.
15:22:23 INFO  : 'after 3000' command is executed.
15:22:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:22:26 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:26 INFO  : Context for 'APU' is selected.
15:22:30 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:30 INFO  : Context for 'APU' is selected.
15:22:31 INFO  : 'ps7_init' command is executed.
15:22:31 INFO  : 'ps7_post_config' command is executed.
15:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:32 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:22:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:22:32 INFO  : 'con' command is executed.
15:22:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:22:32 INFO  : Disconnected from the channel tcfchan#52.
15:24:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:36 INFO  : 'jtag frequency' command is executed.
15:24:36 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:36 INFO  : Context for 'APU' is selected.
15:24:36 INFO  : System reset is completed.
15:24:39 INFO  : 'after 3000' command is executed.
15:24:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:41 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:42 INFO  : Context for 'APU' is selected.
15:24:46 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:46 INFO  : Context for 'APU' is selected.
15:24:47 INFO  : 'ps7_init' command is executed.
15:24:47 INFO  : 'ps7_post_config' command is executed.
15:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:47 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:47 INFO  : 'con' command is executed.
15:24:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:47 INFO  : Disconnected from the channel tcfchan#53.
15:27:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:50 INFO  : 'jtag frequency' command is executed.
15:27:50 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:50 INFO  : Context for 'APU' is selected.
15:27:50 INFO  : System reset is completed.
15:27:53 INFO  : 'after 3000' command is executed.
15:27:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:56 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:56 INFO  : Context for 'APU' is selected.
15:28:01 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:01 INFO  : Context for 'APU' is selected.
15:28:02 INFO  : 'ps7_init' command is executed.
15:28:02 INFO  : 'ps7_post_config' command is executed.
15:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:02 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:02 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:02 INFO  : 'con' command is executed.
15:28:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:02 INFO  : Disconnected from the channel tcfchan#54.
15:33:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:33:32 INFO  : 'jtag frequency' command is executed.
15:33:32 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:33:32 INFO  : Context for 'APU' is selected.
15:33:33 INFO  : System reset is completed.
15:33:36 INFO  : 'after 3000' command is executed.
15:33:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:33:38 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:33:38 INFO  : Context for 'APU' is selected.
15:33:43 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:43 INFO  : Context for 'APU' is selected.
15:33:44 INFO  : 'ps7_init' command is executed.
15:33:44 INFO  : 'ps7_post_config' command is executed.
15:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:45 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:45 INFO  : 'con' command is executed.
15:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:33:45 INFO  : Disconnected from the channel tcfchan#55.
15:37:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:51 INFO  : 'jtag frequency' command is executed.
15:37:51 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:37:51 INFO  : Context for 'APU' is selected.
15:37:51 INFO  : System reset is completed.
15:37:54 INFO  : 'after 3000' command is executed.
15:37:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:37:57 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:37:57 INFO  : Context for 'APU' is selected.
15:38:01 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:38:01 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:01 INFO  : Context for 'APU' is selected.
15:38:02 INFO  : 'ps7_init' command is executed.
15:38:02 INFO  : 'ps7_post_config' command is executed.
15:38:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:03 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:03 INFO  : 'con' command is executed.
15:38:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:38:03 INFO  : Disconnected from the channel tcfchan#56.
15:39:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:39:55 INFO  : 'jtag frequency' command is executed.
15:39:55 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:55 INFO  : Context for 'APU' is selected.
15:39:55 INFO  : System reset is completed.
15:39:58 INFO  : 'after 3000' command is executed.
15:39:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:40:01 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:40:01 INFO  : Context for 'APU' is selected.
15:40:06 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:06 INFO  : Context for 'APU' is selected.
15:40:07 INFO  : 'ps7_init' command is executed.
15:40:07 INFO  : 'ps7_post_config' command is executed.
15:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:07 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:07 INFO  : 'con' command is executed.
15:40:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:40:07 INFO  : Disconnected from the channel tcfchan#57.
15:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:39 INFO  : 'jtag frequency' command is executed.
15:43:39 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:39 INFO  : Context for 'APU' is selected.
15:43:40 INFO  : System reset is completed.
15:43:43 INFO  : 'after 3000' command is executed.
15:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:45 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:45 INFO  : Context for 'APU' is selected.
15:43:50 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:50 INFO  : Context for 'APU' is selected.
15:43:51 INFO  : 'ps7_init' command is executed.
15:43:51 INFO  : 'ps7_post_config' command is executed.
15:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:51 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:51 INFO  : 'con' command is executed.
15:43:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:43:51 INFO  : Disconnected from the channel tcfchan#58.
15:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:34 INFO  : 'jtag frequency' command is executed.
15:44:34 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:34 INFO  : Context for 'APU' is selected.
15:44:34 INFO  : System reset is completed.
15:44:37 INFO  : 'after 3000' command is executed.
15:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:40 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:40 INFO  : Context for 'APU' is selected.
15:44:44 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:44:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:44 INFO  : Context for 'APU' is selected.
15:44:45 INFO  : 'ps7_init' command is executed.
15:44:45 INFO  : 'ps7_post_config' command is executed.
15:44:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:46 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:46 INFO  : 'con' command is executed.
15:44:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:46 INFO  : Disconnected from the channel tcfchan#59.
15:48:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:24 INFO  : 'jtag frequency' command is executed.
15:48:24 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:24 INFO  : Context for 'APU' is selected.
15:48:24 INFO  : System reset is completed.
15:48:27 INFO  : 'after 3000' command is executed.
15:48:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:48:30 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:30 INFO  : Context for 'APU' is selected.
15:48:35 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:35 INFO  : Context for 'APU' is selected.
15:48:36 INFO  : 'ps7_init' command is executed.
15:48:36 INFO  : 'ps7_post_config' command is executed.
15:48:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:37 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:37 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:37 INFO  : 'con' command is executed.
15:48:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:48:37 INFO  : Disconnected from the channel tcfchan#60.
15:51:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:51:56 INFO  : 'jtag frequency' command is executed.
15:51:56 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:51:56 INFO  : Context for 'APU' is selected.
15:51:57 INFO  : System reset is completed.
15:52:00 INFO  : 'after 3000' command is executed.
15:52:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:52:02 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:02 INFO  : Context for 'APU' is selected.
15:52:06 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:06 INFO  : Context for 'APU' is selected.
15:52:07 INFO  : 'ps7_init' command is executed.
15:52:07 INFO  : 'ps7_post_config' command is executed.
15:52:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:08 INFO  : 'con' command is executed.
15:52:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:52:08 INFO  : Disconnected from the channel tcfchan#61.
15:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:41 INFO  : 'jtag frequency' command is executed.
15:54:41 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:54:41 INFO  : Context for 'APU' is selected.
15:54:41 INFO  : System reset is completed.
15:54:44 INFO  : 'after 3000' command is executed.
15:54:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:54:47 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:54:47 INFO  : Context for 'APU' is selected.
15:54:51 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:54:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:51 INFO  : Context for 'APU' is selected.
15:54:52 INFO  : 'ps7_init' command is executed.
15:54:52 INFO  : 'ps7_post_config' command is executed.
15:54:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:53 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:53 INFO  : 'con' command is executed.
15:54:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:54:53 INFO  : Disconnected from the channel tcfchan#62.
15:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:10 INFO  : 'jtag frequency' command is executed.
15:57:10 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:57:10 INFO  : Context for 'APU' is selected.
15:57:10 INFO  : System reset is completed.
15:57:13 INFO  : 'after 3000' command is executed.
15:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:57:15 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:57:15 INFO  : Context for 'APU' is selected.
15:57:20 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:57:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:20 INFO  : Context for 'APU' is selected.
15:57:21 INFO  : 'ps7_init' command is executed.
15:57:21 INFO  : 'ps7_post_config' command is executed.
15:57:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:22 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:57:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:57:22 INFO  : 'con' command is executed.
15:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:57:22 INFO  : Disconnected from the channel tcfchan#63.
15:58:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:58:37 INFO  : 'jtag frequency' command is executed.
15:58:37 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:37 INFO  : Context for 'APU' is selected.
15:58:38 INFO  : System reset is completed.
15:58:41 INFO  : 'after 3000' command is executed.
15:58:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:58:43 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:43 INFO  : Context for 'APU' is selected.
15:58:47 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:47 INFO  : Context for 'APU' is selected.
15:58:48 INFO  : 'ps7_init' command is executed.
15:58:48 INFO  : 'ps7_post_config' command is executed.
15:58:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:49 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:49 INFO  : 'con' command is executed.
15:58:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:58:49 INFO  : Disconnected from the channel tcfchan#64.
16:00:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:14 INFO  : 'jtag frequency' command is executed.
16:00:14 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:14 INFO  : Context for 'APU' is selected.
16:00:15 INFO  : System reset is completed.
16:00:18 INFO  : 'after 3000' command is executed.
16:00:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:00:20 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:00:20 INFO  : Context for 'APU' is selected.
16:00:24 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:24 INFO  : Context for 'APU' is selected.
16:00:25 INFO  : 'ps7_init' command is executed.
16:00:25 INFO  : 'ps7_post_config' command is executed.
16:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:26 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:26 INFO  : 'con' command is executed.
16:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:00:26 INFO  : Disconnected from the channel tcfchan#65.
16:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:50 INFO  : 'jtag frequency' command is executed.
16:02:50 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:50 INFO  : Context for 'APU' is selected.
16:02:50 INFO  : System reset is completed.
16:02:53 INFO  : 'after 3000' command is executed.
16:02:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:02:56 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:56 INFO  : Context for 'APU' is selected.
16:03:01 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:03:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:01 INFO  : Context for 'APU' is selected.
16:03:02 INFO  : 'ps7_init' command is executed.
16:03:02 INFO  : 'ps7_post_config' command is executed.
16:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:02 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:02 INFO  : 'con' command is executed.
16:03:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:03:02 INFO  : Disconnected from the channel tcfchan#66.
16:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:09 INFO  : 'jtag frequency' command is executed.
16:05:09 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:09 INFO  : Context for 'APU' is selected.
16:05:10 INFO  : System reset is completed.
16:05:13 INFO  : 'after 3000' command is executed.
16:05:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:05:15 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:05:15 INFO  : Context for 'APU' is selected.
16:05:19 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:19 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:20 INFO  : Context for 'APU' is selected.
16:05:20 INFO  : 'ps7_init' command is executed.
16:05:20 INFO  : 'ps7_post_config' command is executed.
16:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:21 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:21 INFO  : 'con' command is executed.
16:05:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:05:21 INFO  : Disconnected from the channel tcfchan#67.
16:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:07:05 INFO  : 'jtag frequency' command is executed.
16:07:05 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:07:05 INFO  : Context for 'APU' is selected.
16:07:05 INFO  : System reset is completed.
16:07:08 INFO  : 'after 3000' command is executed.
16:07:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:07:11 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:07:11 INFO  : Context for 'APU' is selected.
16:07:15 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:07:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:15 INFO  : Context for 'APU' is selected.
16:07:16 INFO  : 'ps7_init' command is executed.
16:07:16 INFO  : 'ps7_post_config' command is executed.
16:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:16 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:16 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:16 INFO  : 'con' command is executed.
16:07:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:07:16 INFO  : Disconnected from the channel tcfchan#68.
16:08:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:40 INFO  : 'jtag frequency' command is executed.
16:08:40 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:40 INFO  : Context for 'APU' is selected.
16:08:40 INFO  : System reset is completed.
16:08:43 INFO  : 'after 3000' command is executed.
16:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:08:45 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:45 INFO  : Context for 'APU' is selected.
16:08:49 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:49 INFO  : Context for 'APU' is selected.
16:08:50 INFO  : 'ps7_init' command is executed.
16:08:50 INFO  : 'ps7_post_config' command is executed.
16:08:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:51 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:51 INFO  : 'con' command is executed.
16:08:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:08:51 INFO  : Disconnected from the channel tcfchan#69.
16:14:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:14:22 INFO  : 'jtag frequency' command is executed.
16:14:22 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:14:22 INFO  : Context for 'APU' is selected.
16:14:22 INFO  : System reset is completed.
16:14:25 INFO  : 'after 3000' command is executed.
16:14:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:14:27 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:14:27 INFO  : Context for 'APU' is selected.
16:14:31 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:14:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:31 INFO  : Context for 'APU' is selected.
16:14:32 INFO  : 'ps7_init' command is executed.
16:14:32 INFO  : 'ps7_post_config' command is executed.
16:14:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:33 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:14:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:14:33 INFO  : 'con' command is executed.
16:14:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:14:33 INFO  : Disconnected from the channel tcfchan#70.
16:26:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:14 INFO  : 'jtag frequency' command is executed.
16:26:14 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:14 INFO  : Context for 'APU' is selected.
16:26:15 INFO  : System reset is completed.
16:26:18 INFO  : 'after 3000' command is executed.
16:26:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:26:20 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:26:20 INFO  : Context for 'APU' is selected.
16:26:24 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:26:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:24 INFO  : Context for 'APU' is selected.
16:26:25 INFO  : 'ps7_init' command is executed.
16:26:25 INFO  : 'ps7_post_config' command is executed.
16:26:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:26 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:26 INFO  : 'con' command is executed.
16:26:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:26:26 INFO  : Disconnected from the channel tcfchan#71.
16:27:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:41 INFO  : 'jtag frequency' command is executed.
16:27:41 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:27:41 INFO  : Context for 'APU' is selected.
16:27:41 INFO  : System reset is completed.
16:27:44 INFO  : 'after 3000' command is executed.
16:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:27:47 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:27:47 INFO  : Context for 'APU' is selected.
16:27:51 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:27:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:51 INFO  : Context for 'APU' is selected.
16:27:52 INFO  : 'ps7_init' command is executed.
16:27:52 INFO  : 'ps7_post_config' command is executed.
16:27:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:53 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:27:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:27:53 INFO  : 'con' command is executed.
16:27:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:27:53 INFO  : Disconnected from the channel tcfchan#72.
16:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:28:41 INFO  : 'jtag frequency' command is executed.
16:28:41 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:28:41 INFO  : Context for 'APU' is selected.
16:28:41 INFO  : System reset is completed.
16:28:44 INFO  : 'after 3000' command is executed.
16:28:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:28:46 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:28:47 INFO  : Context for 'APU' is selected.
16:28:51 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:28:51 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:51 INFO  : Context for 'APU' is selected.
16:28:52 INFO  : 'ps7_init' command is executed.
16:28:52 INFO  : 'ps7_post_config' command is executed.
16:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:53 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:53 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:53 INFO  : 'con' command is executed.
16:28:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:28:53 INFO  : Disconnected from the channel tcfchan#73.
16:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:32:25 INFO  : 'jtag frequency' command is executed.
16:32:25 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:32:25 INFO  : Context for 'APU' is selected.
16:32:25 INFO  : System reset is completed.
16:32:28 INFO  : 'after 3000' command is executed.
16:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:32:31 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:31 INFO  : Context for 'APU' is selected.
16:32:35 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:32:35 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:35 INFO  : Context for 'APU' is selected.
16:32:36 INFO  : 'ps7_init' command is executed.
16:32:36 INFO  : 'ps7_post_config' command is executed.
16:32:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:37 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:32:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:32:37 INFO  : 'con' command is executed.
16:32:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:32:37 INFO  : Disconnected from the channel tcfchan#74.
16:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:33:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:33:16 INFO  : 'jtag frequency' command is executed.
16:33:16 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:33:16 INFO  : Context for 'APU' is selected.
16:33:16 INFO  : System reset is completed.
16:33:19 INFO  : 'after 3000' command is executed.
16:33:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:33:22 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:33:22 INFO  : Context for 'APU' is selected.
16:33:26 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:26 INFO  : Context for 'APU' is selected.
16:33:27 INFO  : 'ps7_init' command is executed.
16:33:27 INFO  : 'ps7_post_config' command is executed.
16:33:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:28 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:33:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:33:28 INFO  : 'con' command is executed.
16:33:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:33:28 INFO  : Disconnected from the channel tcfchan#75.
16:36:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:36:22 INFO  : 'jtag frequency' command is executed.
16:36:22 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:36:22 INFO  : Context for 'APU' is selected.
16:36:22 INFO  : System reset is completed.
16:36:25 INFO  : 'after 3000' command is executed.
16:36:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:36:28 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:36:28 INFO  : Context for 'APU' is selected.
16:36:32 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:36:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:36:32 INFO  : Context for 'APU' is selected.
16:36:33 INFO  : 'ps7_init' command is executed.
16:36:33 INFO  : 'ps7_post_config' command is executed.
16:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:33 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:36:33 INFO  : 'configparams force-mem-access 0' command is executed.
16:36:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:36:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:36:34 INFO  : 'con' command is executed.
16:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:36:34 INFO  : Disconnected from the channel tcfchan#76.
16:40:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:40:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:40:40 INFO  : 'jtag frequency' command is executed.
16:40:40 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:40:40 INFO  : Context for 'APU' is selected.
16:40:40 INFO  : System reset is completed.
16:40:43 INFO  : 'after 3000' command is executed.
16:40:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:40:45 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:40:46 INFO  : Context for 'APU' is selected.
16:40:50 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:40:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:40:50 INFO  : Context for 'APU' is selected.
16:40:51 INFO  : 'ps7_init' command is executed.
16:40:51 INFO  : 'ps7_post_config' command is executed.
16:40:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:52 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:40:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:40:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:40:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:40:52 INFO  : 'con' command is executed.
16:40:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:40:52 INFO  : Disconnected from the channel tcfchan#77.
16:45:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:45:27 INFO  : 'jtag frequency' command is executed.
16:45:27 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:45:27 INFO  : Context for 'APU' is selected.
16:45:27 INFO  : System reset is completed.
16:45:30 INFO  : 'after 3000' command is executed.
16:45:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:45:33 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:45:33 INFO  : Context for 'APU' is selected.
16:45:37 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:37 INFO  : Context for 'APU' is selected.
16:45:38 INFO  : 'ps7_init' command is executed.
16:45:38 INFO  : 'ps7_post_config' command is executed.
16:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:38 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:38 INFO  : 'con' command is executed.
16:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:45:39 INFO  : Disconnected from the channel tcfchan#78.
16:46:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:46:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:46:53 INFO  : 'jtag frequency' command is executed.
16:46:53 INFO  : Sourcing of 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:46:53 INFO  : Context for 'APU' is selected.
16:46:53 INFO  : System reset is completed.
16:46:56 INFO  : 'after 3000' command is executed.
16:46:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:46:59 INFO  : FPGA configured successfully with bitstream "Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:46:59 INFO  : Context for 'APU' is selected.
16:47:03 INFO  : Hardware design information is loaded from 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:03 INFO  : Context for 'APU' is selected.
16:47:04 INFO  : 'ps7_init' command is executed.
16:47:04 INFO  : 'ps7_post_config' command is executed.
16:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:05 INFO  : The application 'Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow Z:/FPGA_Group_6/HW4_v1/HW4_v1.sdk/HW4/Debug/HW4.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:05 INFO  : 'con' command is executed.
16:47:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:47:05 INFO  : Disconnected from the channel tcfchan#79.
