digraph "CFG for '_Z17gamma_norm_kernelPfiii' function" {
	label="CFG for '_Z17gamma_norm_kernelPfiii' function";

	Node0x575b9b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 2, !range !5, !invariant.load !6\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %14 = add i32 %12, %13\l  %15 = icmp slt i32 %14, %2\l  br i1 %15, label %16, label %56\l|{<s0>T|<s1>F}}"];
	Node0x575b9b0:s0 -> Node0x575e070;
	Node0x575b9b0:s1 -> Node0x575e100;
	Node0x575e070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%16:\l16:                                               \l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %18 = getelementptr i8, i8 addrspace(4)* %7, i64 8\l  %19 = bitcast i8 addrspace(4)* %18 to i16 addrspace(4)*\l  %20 = load i16, i16 addrspace(4)* %19, align 4, !range !5, !invariant.load !6\l  %21 = zext i16 %20 to i32\l  %22 = mul i32 %17, %21\l  %23 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %24 = add i32 %22, %23\l  %25 = icmp slt i32 %24, %1\l  br i1 %25, label %26, label %56\l|{<s0>T|<s1>F}}"];
	Node0x575e070:s0 -> Node0x575f700;
	Node0x575e070:s1 -> Node0x575e100;
	Node0x575f700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %24, %3\l  %28 = mul nsw i32 %14, 3\l  %29 = add i32 %28, %5\l  %30 = add i32 %29, %27\l  %31 = sext i32 %30 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  %33 = load float, float addrspace(1)* %32, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %34 = fmul contract float %33, 3.906250e-03\l  %35 = fcmp olt float %34, 0x39F0000000000000\l  %36 = select i1 %35, float 0x41F0000000000000, float 1.000000e+00\l  %37 = fmul float %34, %36\l  %38 = tail call float @llvm.sqrt.f32(float %37)\l  %39 = bitcast float %38 to i32\l  %40 = add nsw i32 %39, -1\l  %41 = bitcast i32 %40 to float\l  %42 = add nsw i32 %39, 1\l  %43 = bitcast i32 %42 to float\l  %44 = tail call i1 @llvm.amdgcn.class.f32(float %37, i32 608)\l  %45 = select i1 %35, float 0x3EF0000000000000, float 1.000000e+00\l  %46 = fneg float %43\l  %47 = tail call float @llvm.fma.f32(float %46, float %38, float %37)\l  %48 = fcmp ogt float %47, 0.000000e+00\l  %49 = fneg float %41\l  %50 = tail call float @llvm.fma.f32(float %49, float %38, float %37)\l  %51 = fcmp ole float %50, 0.000000e+00\l  %52 = select i1 %51, float %41, float %38\l  %53 = select i1 %48, float %43, float %52\l  %54 = fmul float %45, %53\l  %55 = select i1 %44, float %37, float %54\l  store float %55, float addrspace(1)* %32, align 4, !tbaa !7\l  br label %56\l}"];
	Node0x575f700 -> Node0x575e100;
	Node0x575e100 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%56:\l56:                                               \l  ret void\l}"];
}
