{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1545965383989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1545965384001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 28 10:49:43 2018 " "Processing started: Fri Dec 28 10:49:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1545965384001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1545965384001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controller -c controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off controller -c controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1545965384011 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1545965385020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G0 g0 controller.v(8) " "Verilog HDL Declaration information at controller.v(8): object \"G0\" differs only in case from object \"g0\" in the same scope" {  } { { "controller.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/controller.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545965399901 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G1 g1 controller.v(8) " "Verilog HDL Declaration information at controller.v(8): object \"G1\" differs only in case from object \"g1\" in the same scope" {  } { { "controller.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/controller.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1545965399923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 2 2 " "Found 2 design units, including 2 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545965399960 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipflop " "Found entity 2: flipflop" {  } { { "controller.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545965399960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545965399960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1545965399995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1545965399995 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLK testbench.v(17) " "Verilog HDL error at testbench.v(17): object \"CLK\" is not declared" {  } { { "testbench.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/testbench.v" 17 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1545965400009 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "CLK testbench.v(20) " "Verilog HDL error at testbench.v(20): object \"CLK\" is not declared" {  } { { "testbench.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/testbench.v" 20 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1545965400009 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "RST testbench.v(21) " "Verilog HDL error at testbench.v(21): object \"RST\" is not declared" {  } { { "testbench.v" "" { Text "D:/altera_project/logicDesignLab/Lab_Controller/testbench.v" 21 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1545965400009 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera_project/logicDesignLab/Lab_Controller/output_files/controller.map.smsg " "Generated suppressed messages file D:/altera_project/logicDesignLab/Lab_Controller/output_files/controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1545965400169 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1545965400341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 28 10:50:00 2018 " "Processing ended: Fri Dec 28 10:50:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1545965400341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1545965400341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1545965400341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545965400341 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1545965401909 ""}
