local FMAX = @FMAX@
PERIOD = 1000.0 / FMAX
FUs.ClkEnSelLatency = 1.535 / PERIOD --1.535
FUs.MaxLutSize = 4
FUs.MaxMuxPerLUT = 2
FUs.MaxAllowedMuxSize = 8
FUs.RegCost = 64

-- Latency table for EP2C35F672C6
FUs.LutLatency = 0.635 / PERIOD
FUs.AddSub = { Latencies = { 1.994 / PERIOD, 2.752 / PERIOD, 4.055 / PERIOD, 6.648 / PERIOD }, Costs = {128, 576, 1088, 2112, 4160}, StartInterval=1, ChainingThreshold = @ADDSUB_ChainingThreshold@}
FUs.Shift  = { Latencies = { 3.073 / PERIOD, 3.711 / PERIOD, 5.209 / PERIOD, 6.403 / PERIOD }, Costs = {64, 1792, 4352, 10176, 26240}, StartInterval=1, ChainingThreshold = @SHIFT_ChainingThreshold@}
FUs.Mult   = { Latencies = { 2.181 / PERIOD, 2.504 / PERIOD, 6.503 / PERIOD, 9.229 / PERIOD }, Costs = {64, 4160, 8256, 39040, 160256}, StartInterval=1, ChainingThreshold = @MULT_ChainingThreshold@}
FUs.ICmp   = { Latencies = { 1.909 / PERIOD, 2.752 / PERIOD, 4.669 / PERIOD, 7.342 / PERIOD }, Costs = {64, 512, 1024, 2048, 4096}, StartInterval=1, ChainingThreshold = @ICMP_ChainingThreshold@}

FUs.MemoryBus = { Latency= 0.5, StartInterval=1, AddressWidth=@POINTER_SIZE_IN_BITS@, DataWidth=64 }

FUs.BRam = {  Latency=1, StartInterval=1, DataWidth = 64, InitFileDir = [[@TEST_BINARY_ROOT@]], Template=[=[

// Block Ram $(num)
reg                      bram$(num)we;
reg   [$(addrwidth - 1):0]   bram$(num)addr;
reg   [$(datawidth - 1):0]   bram$(num)in;
reg   [$(datawidth - 1):0]   bram$(num)out;

reg   [$(datawidth - 1):0]  mem$(num)[0:$(2^addrwidth-1)];

#if filename ~= [[empty]] then 
initial
  begin
    $readmemh("$(filepath)$(filename)", mem$(num));
  end
#end

always @ (posedge $(clk)) begin
  if (bram$(num)en) begin
    if (bram$(num)we)
      mem$(num)[bram$(num)addr] <= bram$(num)out;

    bram$(num)in <= mem$(num)[bram$(num)addr];
  end
end
]=]}


InputFile = [[@MAIN_ORIG_BC@]]
RTLOutput = [[@MAIN_RTL_SRC@]]
SoftwareIROutput = [[@MAIN_SW_LL@]]
IFFileName = [[@MAIN_IF_SRC@]]
RTLModuleName = [[@MAIN_RTL_ENTITY@]]
CounterFile = [[@CycleCounter@]]

Functions.@SYN_FUNC@ = { ModName = RTLModuleName, Scheduling = SynSettings.@SCHEDULE_TYPE@, Pipeline = SynSettings.@PIPELINE_TYPE@ }

--Return type with given size.
function getType(Size)
  if Size == 0 then        return "void"
  elseif Size == 1 then    return "bool"
  elseif Size == 8 then    return "unsigned char"
  elseif Size == 16 then  return "unsigned short"
  elseif Size == 32 then  return "unsigned int"
  elseif Size == 64 then  return "unsigned long long"
  else                    return "bad-type"
  end
end

--Escape numbers for Verilator DPI-C functions.
function number2Alpha(w)
  if w == '_' then
    return 's'
  else
    return string.char(string.byte(w) + 17)
  end
end

function escapeNumber(s)
  return string.gsub(s, "([%d\_])", number2Alpha)
end

--Decide the bit widths of return value
function GetRetPort(Size)
  if Size == 0 then        return " "
  elseif Size == 64 then  return "sc_signal<uint64_t>return_value"
  else                    return "sc_signal<uint32_t>return_value"
  end
end

--Giving the arguments type in SystemC
function SetBitWids(Size)
  if Size == 1 then        return "bool "
  elseif Size == 8 then    return "unsigned int"
  elseif Size == 16 then  return "unsigned int"
  elseif Size == 32 then  return "uint32_t"
  elseif Size == 64 then  return "uint64_t"
  else                    return "uint32_t"
  end
end


dofile('@VTS_SOURCE_ROOT@/' .. 'AddModules.lua')
dofile('@VTS_SOURCE_ROOT@/' .. 'SCIfCodegen.lua')  

--Code for globalvariable symbols.
RTLGlobalTemplate = [=[
/* verilator lint_off DECLFILENAME */
/* verilator lint_off WIDTH */
/* verilator lint_off UNUSED */

`ifdef quartus_synthesis
// FIXME: Parse the address from the object file.
#local addr = 0

#for k,v in pairs(GlobalVariables) do
`define gv$(k) $(addr)
#addr = addr + 8
#end

`else
#for k,v in pairs(GlobalVariables) do
import "DPI-C" function chandle vlt_$(escapeNumber(k))();
`define gv$(k) vlt_$(escapeNumber(k))()
#end
`endif
]=]

Misc.RTLGlobalScript = [=[
local preprocess = require "luapp" . preprocess
RTLGlobalCode, message = preprocess {input=RTLGlobalTemplate}
if message ~= nil then print(message) end
]=]

if "@SYNTHESIS_DUT@" == "ON" then

RunOnDatapath = [=[
$(_put('#')) Slack $(RTLDatapath.Slack)
#local Slack = RTLDatapath.Slack
#local DstName = RTLDatapath.Nodes[1]
#local SrcName = RTLDatapath.Nodes[table.getn(RTLDatapath.Nodes)]
#if Functions[FuncInfo.Name] == nil then
#DstName = '*' .. CurModule:getName() .. '_inst|' .. DstName
#SrcName = '*' .. CurModule:getName() .. '_inst|' .. SrcName
#end
set dst [get_keepers {$(DstName)*}]
set src [get_keepers {$(SrcName)*}]

if { [get_collection_size $src] && [get_collection_size $dst] } {
  $(if Slack == 1 then _put('#') end) set_max_delay -from $src -to $dst $(Slack * PERIOD - PERIOD * 0.05)ns
} elseif {$isInSta && $(Slack) > 1} {
  add_row_to_table -id $missedPanelid [list {$(SrcName)} {$(DstName)} {$(Slack)}]
  #FIXME: Dont save the database every time when a row appended
  save_report_database
}
]=]

SDCHeader = [=[
create_clock -name "clk" -period $(PERIOD)ns [get_ports {clk}]
derive_pll_clocks -create_base_clocks

set isInSta [string match "quartus_sta" $quartus(nameofexecutable)]

if $isInSta {
  # Report the missed constraints.
  load_package report
  load_report
  create_report_panel -folder "Timing Constraints"
  set missedPanelid  [create_report_panel -table "Timing Constraints||Missed Constraints"]
  add_row_to_table -id $missedPanelid [list {src} {dst} {cycles}]
}

]=]


Misc.DatapathScript = [=[
local SlackFile = assert(io.open ([[@MAIN_SDC_SRC@]], "a+"))
local preprocess = require "luapp" . preprocess
local _, message = preprocess {input=RunOnDatapath, output=SlackFile}
if message ~= nil then print(message) end
SlackFile:close()
]=]

Misc.TimingConstraintsHeaderScript = [=[
local SlackFile = assert(io.open ([[@MAIN_SDC_SRC@]], "w"))
local preprocess = require "luapp" . preprocess
local _, message = preprocess {input=SDCHeader, output=SlackFile}
if message ~= nil then print(message) end
SlackFile:close()
]=]

SynAttr.ParallelCaseAttr = '/* parallel_case */'
SynAttr.FullCaseAttr = '/* full_case */'
end
