

================================================================
== Vivado HLS Report for 'decimation1'
================================================================
* Date:           Tue Apr 28 17:38:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        demodulationFM
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.328 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   200001|   200001| 2.000 ms | 2.000 ms |  200001|  200001|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   200000|   200000|         2|          -|          -|  100000|    no    |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 4 [1/1] (1.06ns)   --->   "br label %1" [demodulation_FM.cpp:216]   --->   Operation 4 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%n_0 = phi i17 [ 0, %0 ], [ %n, %._crit_edge ]"   --->   Operation 5 'phi' 'n_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i17 %n_0 to i3" [demodulation_FM.cpp:216]   --->   Operation 6 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.50ns)   --->   "%icmp_ln216 = icmp eq i17 %n_0, -31072" [demodulation_FM.cpp:216]   --->   Operation 7 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.50> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100000, i64 100000, i64 100000)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.50ns)   --->   "%n = add i17 1, %n_0" [demodulation_FM.cpp:216]   --->   Operation 9 'add' 'n' <Predicate = true> <Delay = 1.50> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %4, label %2" [demodulation_FM.cpp:216]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i17 %n_0 to i64" [demodulation_FM.cpp:218]   --->   Operation 11 'zext' 'zext_ln218' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%ary_V_addr = getelementptr [100000 x i32]* %ary_V, i64 0, i64 %zext_ln218" [demodulation_FM.cpp:218]   --->   Operation 12 'getelementptr' 'ary_V_addr' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:218]   --->   Operation 13 'load' 'value_V' <Predicate = (!icmp_ln216)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_2 : Operation 14 [1/1] (0.86ns)   --->   "%icmp_ln219 = icmp eq i3 %trunc_ln216, 0" [demodulation_FM.cpp:219]   --->   Operation 14 'icmp' 'icmp_ln219' <Predicate = (!icmp_ln216)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "ret void" [demodulation_FM.cpp:225]   --->   Operation 15 'ret' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 16 [1/2] (2.66ns)   --->   "%value_V = load i32* %ary_V_addr, align 4" [demodulation_FM.cpp:218]   --->   Operation 16 'load' 'value_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln219, label %3, label %._crit_edge" [demodulation_FM.cpp:219]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i14 @_ssdm_op_PartSelect.i14.i17.i32.i32(i17 %n_0, i32 3, i32 16)" [demodulation_FM.cpp:221]   --->   Operation 18 'partselect' 'trunc_ln2' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i14 %trunc_ln2 to i64" [demodulation_FM.cpp:222]   --->   Operation 19 'zext' 'zext_ln222' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%new_ary_V_addr = getelementptr [12500 x i32]* %new_ary_V, i64 0, i64 %zext_ln222" [demodulation_FM.cpp:222]   --->   Operation 20 'getelementptr' 'new_ary_V_addr' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (2.66ns)   --->   "store i32 %value_V, i32* %new_ary_V_addr, align 4" [demodulation_FM.cpp:222]   --->   Operation 21 'store' <Predicate = (icmp_ln219)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12500> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br label %._crit_edge" [demodulation_FM.cpp:223]   --->   Operation 22 'br' <Predicate = (icmp_ln219)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [demodulation_FM.cpp:216]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:216) [5]  (1.06 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'phi' operation ('n') with incoming values : ('n', demodulation_FM.cpp:216) [5]  (0 ns)
	'getelementptr' operation ('ary_V_addr', demodulation_FM.cpp:218) [13]  (0 ns)
	'load' operation ('value.V', demodulation_FM.cpp:218) on array 'ary_V' [14]  (2.66 ns)

 <State 3>: 5.33ns
The critical path consists of the following:
	'load' operation ('value.V', demodulation_FM.cpp:218) on array 'ary_V' [14]  (2.66 ns)
	'store' operation ('store_ln222', demodulation_FM.cpp:222) of variable 'value.V', demodulation_FM.cpp:218 on array 'new_ary_V' [21]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
