# 15. Vivado and Vivado-HLS

<details>
  <summary> Hardware / Software Setup: 15. Vivado and Vivado-HLS </summary>

<p align = "center" >
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_2.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_3.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_4.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_5.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_6.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_7.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_8.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_9.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/images/15_Vivado-and-Vivado-HLS_10.png" width = "90%" > 

</p> 

</details>

---

## Resource

-   [HWSWSetup-VivadoVivadoHLS-Quiz-Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/HLS-for-FPGA-Part-1-Combinational-Circuits/resources/HWSWSetup-VivadoVivadoHLS-Quiz-Solution.pdf)





[Previous](./14_Vivado-HLx.md) | [Next](./16_Install-Vivado-HLx.md)