// Seed: 498967558
module module_0 (
    input wor id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wand id_5,
    input tri0 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input tri id_9,
    output tri1 id_10,
    input tri0 id_11,
    input uwire id_12,
    input tri1 id_13
    , id_18,
    input tri0 id_14,
    input tri1 id_15,
    input supply0 id_16
);
  wire id_19;
  wire id_20;
  id_21(
      .id_0(~1 - 1), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(1'h0)
  );
  assign id_19 = 1'd0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    input wire id_4
);
  assign id_1 = 1 == 1'b0;
  module_0(
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_0,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_3,
      id_0,
      id_3,
      id_4,
      id_3
  );
endmodule
