vendor_name = ModelSim
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/HA.vhd
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA2.vhd
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/FA1.vhd
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/gates.vhd
source_file = 1, Waveform.vwf
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/nand4-input.vwf
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bit_comparator.vhd
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/bitComp.vwf
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bit_comparator.vhd
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/4bitComp.vwf
source_file = 1, Z:/cgrah064/Documents/ELG4137/Lab2Quartus/db/ELG4137Lab2.cbx.xml
source_file = 1, t:/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, t:/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, t:/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, t:/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = bit4_comp
instance = comp, \AgtB~output , AgtB~output, bit4_comp, 1
instance = comp, \AltB~output , AltB~output, bit4_comp, 1
instance = comp, \AeqB~output , AeqB~output, bit4_comp, 1
instance = comp, \A2~input , A2~input, bit4_comp, 1
instance = comp, \B1~input , B1~input, bit4_comp, 1
instance = comp, \A0~input , A0~input, bit4_comp, 1
instance = comp, \B0~input , B0~input, bit4_comp, 1
instance = comp, \Dip1~input , Dip1~input, bit4_comp, 1
instance = comp, \BC0|NA0|O~0 , BC0|NA0|O~0, bit4_comp, 1
instance = comp, \A1~input , A1~input, bit4_comp, 1
instance = comp, \BC1|NA1|O~0 , BC1|NA1|O~0, bit4_comp, 1
instance = comp, \B2~input , B2~input, bit4_comp, 1
instance = comp, \BC2|NA0|O~0 , BC2|NA0|O~0, bit4_comp, 1
instance = comp, \A3~input , A3~input, bit4_comp, 1
instance = comp, \Cip1~input , Cip1~input, bit4_comp, 1
instance = comp, \BC0|NA1|O~0 , BC0|NA1|O~0, bit4_comp, 1
instance = comp, \BC1|NA0|O~0 , BC1|NA0|O~0, bit4_comp, 1
instance = comp, \BC2|NA1|O~0 , BC2|NA1|O~0, bit4_comp, 1
instance = comp, \B3~input , B3~input, bit4_comp, 1
instance = comp, \BC3|NA0|O~0 , BC3|NA0|O~0, bit4_comp, 1
instance = comp, \BC3|NA1|O~0 , BC3|NA1|O~0, bit4_comp, 1
instance = comp, \NR|O~0 , NR|O~0, bit4_comp, 1
