    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; I2C_I2C_FF
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

; I2C_I2C_IRQ
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; LCD_LCDPort
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

; P0_3
P0_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
P0_3__0__MASK EQU 0x08
P0_3__0__PC EQU CYREG_PRT0_PC3
P0_3__0__PORT EQU 0
P0_3__0__SHIFT EQU 3
P0_3__AG EQU CYREG_PRT0_AG
P0_3__AMUX EQU CYREG_PRT0_AMUX
P0_3__BIE EQU CYREG_PRT0_BIE
P0_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_3__BYP EQU CYREG_PRT0_BYP
P0_3__CTL EQU CYREG_PRT0_CTL
P0_3__DM0 EQU CYREG_PRT0_DM0
P0_3__DM1 EQU CYREG_PRT0_DM1
P0_3__DM2 EQU CYREG_PRT0_DM2
P0_3__DR EQU CYREG_PRT0_DR
P0_3__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_3__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_3__MASK EQU 0x08
P0_3__PORT EQU 0
P0_3__PRT EQU CYREG_PRT0_PRT
P0_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_3__PS EQU CYREG_PRT0_PS
P0_3__SHIFT EQU 3
P0_3__SLW EQU CYREG_PRT0_SLW

; P0_4
P0_4__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
P0_4__0__MASK EQU 0x10
P0_4__0__PC EQU CYREG_PRT0_PC4
P0_4__0__PORT EQU 0
P0_4__0__SHIFT EQU 4
P0_4__AG EQU CYREG_PRT0_AG
P0_4__AMUX EQU CYREG_PRT0_AMUX
P0_4__BIE EQU CYREG_PRT0_BIE
P0_4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
P0_4__BYP EQU CYREG_PRT0_BYP
P0_4__CTL EQU CYREG_PRT0_CTL
P0_4__DM0 EQU CYREG_PRT0_DM0
P0_4__DM1 EQU CYREG_PRT0_DM1
P0_4__DM2 EQU CYREG_PRT0_DM2
P0_4__DR EQU CYREG_PRT0_DR
P0_4__INP_DIS EQU CYREG_PRT0_INP_DIS
P0_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
P0_4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
P0_4__LCD_EN EQU CYREG_PRT0_LCD_EN
P0_4__MASK EQU 0x10
P0_4__PORT EQU 0
P0_4__PRT EQU CYREG_PRT0_PRT
P0_4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
P0_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
P0_4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
P0_4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
P0_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
P0_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
P0_4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
P0_4__PS EQU CYREG_PRT0_PS
P0_4__SHIFT EQU 4
P0_4__SLW EQU CYREG_PRT0_SLW

; P3_1
P3_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
P3_1__0__MASK EQU 0x02
P3_1__0__PC EQU CYREG_PRT3_PC1
P3_1__0__PORT EQU 3
P3_1__0__SHIFT EQU 1
P3_1__AG EQU CYREG_PRT3_AG
P3_1__AMUX EQU CYREG_PRT3_AMUX
P3_1__BIE EQU CYREG_PRT3_BIE
P3_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_1__BYP EQU CYREG_PRT3_BYP
P3_1__CTL EQU CYREG_PRT3_CTL
P3_1__DM0 EQU CYREG_PRT3_DM0
P3_1__DM1 EQU CYREG_PRT3_DM1
P3_1__DM2 EQU CYREG_PRT3_DM2
P3_1__DR EQU CYREG_PRT3_DR
P3_1__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_1__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_1__MASK EQU 0x02
P3_1__PORT EQU 3
P3_1__PRT EQU CYREG_PRT3_PRT
P3_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_1__PS EQU CYREG_PRT3_PS
P3_1__SHIFT EQU 1
P3_1__SLW EQU CYREG_PRT3_SLW

; P3_2
P3_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
P3_2__0__MASK EQU 0x04
P3_2__0__PC EQU CYREG_PRT3_PC2
P3_2__0__PORT EQU 3
P3_2__0__SHIFT EQU 2
P3_2__AG EQU CYREG_PRT3_AG
P3_2__AMUX EQU CYREG_PRT3_AMUX
P3_2__BIE EQU CYREG_PRT3_BIE
P3_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_2__BYP EQU CYREG_PRT3_BYP
P3_2__CTL EQU CYREG_PRT3_CTL
P3_2__DM0 EQU CYREG_PRT3_DM0
P3_2__DM1 EQU CYREG_PRT3_DM1
P3_2__DM2 EQU CYREG_PRT3_DM2
P3_2__DR EQU CYREG_PRT3_DR
P3_2__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_2__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_2__MASK EQU 0x04
P3_2__PORT EQU 3
P3_2__PRT EQU CYREG_PRT3_PRT
P3_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_2__PS EQU CYREG_PRT3_PS
P3_2__SHIFT EQU 2
P3_2__SLW EQU CYREG_PRT3_SLW

; P3_3
P3_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
P3_3__0__MASK EQU 0x08
P3_3__0__PC EQU CYREG_PRT3_PC3
P3_3__0__PORT EQU 3
P3_3__0__SHIFT EQU 3
P3_3__AG EQU CYREG_PRT3_AG
P3_3__AMUX EQU CYREG_PRT3_AMUX
P3_3__BIE EQU CYREG_PRT3_BIE
P3_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_3__BYP EQU CYREG_PRT3_BYP
P3_3__CTL EQU CYREG_PRT3_CTL
P3_3__DM0 EQU CYREG_PRT3_DM0
P3_3__DM1 EQU CYREG_PRT3_DM1
P3_3__DM2 EQU CYREG_PRT3_DM2
P3_3__DR EQU CYREG_PRT3_DR
P3_3__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_3__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_3__MASK EQU 0x08
P3_3__PORT EQU 3
P3_3__PRT EQU CYREG_PRT3_PRT
P3_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_3__PS EQU CYREG_PRT3_PS
P3_3__SHIFT EQU 3
P3_3__SLW EQU CYREG_PRT3_SLW

; P3_4
P3_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
P3_4__0__MASK EQU 0x10
P3_4__0__PC EQU CYREG_PRT3_PC4
P3_4__0__PORT EQU 3
P3_4__0__SHIFT EQU 4
P3_4__AG EQU CYREG_PRT3_AG
P3_4__AMUX EQU CYREG_PRT3_AMUX
P3_4__BIE EQU CYREG_PRT3_BIE
P3_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
P3_4__BYP EQU CYREG_PRT3_BYP
P3_4__CTL EQU CYREG_PRT3_CTL
P3_4__DM0 EQU CYREG_PRT3_DM0
P3_4__DM1 EQU CYREG_PRT3_DM1
P3_4__DM2 EQU CYREG_PRT3_DM2
P3_4__DR EQU CYREG_PRT3_DR
P3_4__INP_DIS EQU CYREG_PRT3_INP_DIS
P3_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
P3_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
P3_4__LCD_EN EQU CYREG_PRT3_LCD_EN
P3_4__MASK EQU 0x10
P3_4__PORT EQU 3
P3_4__PRT EQU CYREG_PRT3_PRT
P3_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
P3_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
P3_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
P3_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
P3_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
P3_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
P3_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
P3_4__PS EQU CYREG_PRT3_PS
P3_4__SHIFT EQU 4
P3_4__SLW EQU CYREG_PRT3_SLW

; P6_1
P6_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
P6_1__0__MASK EQU 0x02
P6_1__0__PC EQU CYREG_PRT6_PC1
P6_1__0__PORT EQU 6
P6_1__0__SHIFT EQU 1
P6_1__AG EQU CYREG_PRT6_AG
P6_1__AMUX EQU CYREG_PRT6_AMUX
P6_1__BIE EQU CYREG_PRT6_BIE
P6_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
P6_1__BYP EQU CYREG_PRT6_BYP
P6_1__CTL EQU CYREG_PRT6_CTL
P6_1__DM0 EQU CYREG_PRT6_DM0
P6_1__DM1 EQU CYREG_PRT6_DM1
P6_1__DM2 EQU CYREG_PRT6_DM2
P6_1__DR EQU CYREG_PRT6_DR
P6_1__INP_DIS EQU CYREG_PRT6_INP_DIS
P6_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
P6_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
P6_1__LCD_EN EQU CYREG_PRT6_LCD_EN
P6_1__MASK EQU 0x02
P6_1__PORT EQU 6
P6_1__PRT EQU CYREG_PRT6_PRT
P6_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
P6_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
P6_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
P6_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
P6_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
P6_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
P6_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
P6_1__PS EQU CYREG_PRT6_PS
P6_1__SHIFT EQU 1
P6_1__SLW EQU CYREG_PRT6_SLW

; P15_5
P15_5__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
P15_5__0__MASK EQU 0x20
P15_5__0__PC EQU CYREG_IO_PC_PRT15_PC5
P15_5__0__PORT EQU 15
P15_5__0__SHIFT EQU 5
P15_5__AG EQU CYREG_PRT15_AG
P15_5__AMUX EQU CYREG_PRT15_AMUX
P15_5__BIE EQU CYREG_PRT15_BIE
P15_5__BIT_MASK EQU CYREG_PRT15_BIT_MASK
P15_5__BYP EQU CYREG_PRT15_BYP
P15_5__CTL EQU CYREG_PRT15_CTL
P15_5__DM0 EQU CYREG_PRT15_DM0
P15_5__DM1 EQU CYREG_PRT15_DM1
P15_5__DM2 EQU CYREG_PRT15_DM2
P15_5__DR EQU CYREG_PRT15_DR
P15_5__INP_DIS EQU CYREG_PRT15_INP_DIS
P15_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
P15_5__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
P15_5__LCD_EN EQU CYREG_PRT15_LCD_EN
P15_5__MASK EQU 0x20
P15_5__PORT EQU 15
P15_5__PRT EQU CYREG_PRT15_PRT
P15_5__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
P15_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
P15_5__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
P15_5__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
P15_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
P15_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
P15_5__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
P15_5__PS EQU CYREG_PRT15_PS
P15_5__SHIFT EQU 5
P15_5__SLW EQU CYREG_PRT15_SLW

; SCL_1
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL_1__0__MASK EQU 0x10
SCL_1__0__PC EQU CYREG_PRT12_PC4
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 4
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x10
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 4
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

; SDA_1
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA_1__0__MASK EQU 0x20
SDA_1__0__PC EQU CYREG_PRT12_PC5
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 5
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x20
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 5
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; isr_INT1
isr_INT1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_INT1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_INT1__INTC_MASK EQU 0x01
isr_INT1__INTC_NUMBER EQU 0
isr_INT1__INTC_PRIOR_NUM EQU 7
isr_INT1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_INT1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_INT1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_INT2
isr_INT2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_INT2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_INT2__INTC_MASK EQU 0x02
isr_INT2__INTC_NUMBER EQU 1
isr_INT2__INTC_PRIOR_NUM EQU 7
isr_INT2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_INT2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_INT2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ms_Clock
ms_Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ms_Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ms_Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ms_Clock__CFG2_SRC_SEL_MASK EQU 0x07
ms_Clock__INDEX EQU 0x00
ms_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ms_Clock__PM_ACT_MSK EQU 0x01
ms_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ms_Clock__PM_STBY_MSK EQU 0x01

; isr_ms_tick
isr_ms_tick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ms_tick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ms_tick__INTC_MASK EQU 0x10
isr_ms_tick__INTC_NUMBER EQU 4
isr_ms_tick__INTC_PRIOR_NUM EQU 7
isr_ms_tick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_ms_tick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ms_tick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_ZeroAccel
isr_ZeroAccel__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ZeroAccel__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ZeroAccel__INTC_MASK EQU 0x08
isr_ZeroAccel__INTC_NUMBER EQU 3
isr_ZeroAccel__INTC_PRIOR_NUM EQU 7
isr_ZeroAccel__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_ZeroAccel__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ZeroAccel__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_ResetSteps
isr_ResetSteps__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_ResetSteps__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_ResetSteps__INTC_MASK EQU 0x04
isr_ResetSteps__INTC_NUMBER EQU 2
isr_ResetSteps__INTC_PRIOR_NUM EQU 7
isr_ResetSteps__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_ResetSteps__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_ResetSteps__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000801F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
