#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 14 13:02:14 2022
# Process ID: 12900
# Current directory: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1
# Command line: vivado.exe -log Tutorial_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Tutorial_wrapper.tcl -notrace
# Log file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper.vdi
# Journal file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1\vivado.jou
# Running On: DESKTOP-8DKIKNE, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 32, Host memory: 34299 MB
#-----------------------------------------------------------
source Tutorial_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top Tutorial_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_axi_gpio_0_0/Tutorial_axi_gpio_0_0.dcp' for cell 'Tutorial_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_rst_ps8_0_96M_0/Tutorial_rst_ps8_0_96M_0.dcp' for cell 'Tutorial_i/rst_ps8_0_96M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_zynq_ultra_ps_e_0_0/Tutorial_zynq_ultra_ps_e_0_0.dcp' for cell 'Tutorial_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_xbar_0/Tutorial_xbar_0.dcp' for cell 'Tutorial_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_ds_0/Tutorial_auto_ds_0.dcp' for cell 'Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_pc_0/Tutorial_auto_pc_0.dcp' for cell 'Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_ds_1/Tutorial_auto_ds_1.dcp' for cell 'Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_pc_1/Tutorial_auto_pc_1.dcp' for cell 'Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1803.211 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_zynq_ultra_ps_e_0_0/Tutorial_zynq_ultra_ps_e_0_0.xdc] for cell 'Tutorial_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_zynq_ultra_ps_e_0_0/Tutorial_zynq_ultra_ps_e_0_0.xdc] for cell 'Tutorial_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_axi_gpio_0_0/Tutorial_axi_gpio_0_0_board.xdc] for cell 'Tutorial_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_axi_gpio_0_0/Tutorial_axi_gpio_0_0_board.xdc] for cell 'Tutorial_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_axi_gpio_0_0/Tutorial_axi_gpio_0_0.xdc] for cell 'Tutorial_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_axi_gpio_0_0/Tutorial_axi_gpio_0_0.xdc] for cell 'Tutorial_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_rst_ps8_0_96M_0/Tutorial_rst_ps8_0_96M_0_board.xdc] for cell 'Tutorial_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_rst_ps8_0_96M_0/Tutorial_rst_ps8_0_96M_0_board.xdc] for cell 'Tutorial_i/rst_ps8_0_96M/U0'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_rst_ps8_0_96M_0/Tutorial_rst_ps8_0_96M_0.xdc] for cell 'Tutorial_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_rst_ps8_0_96M_0/Tutorial_rst_ps8_0_96M_0.xdc] for cell 'Tutorial_i/rst_ps8_0_96M/U0'
Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.srcs/constrs_1/new/Tutorial.xdc]
Finished Parsing XDC File [C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.srcs/constrs_1/new/Tutorial.xdc]
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_ds_0/Tutorial_auto_ds_0_clocks.xdc] for cell 'Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_ds_0/Tutorial_auto_ds_0_clocks.xdc] for cell 'Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_ds_1/Tutorial_auto_ds_1_clocks.xdc] for cell 'Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.gen/sources_1/bd/Tutorial/ip/Tutorial_auto_ds_1/Tutorial_auto_ds_1_clocks.xdc] for cell 'Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1934.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1934.293 ; gain = 305.109
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1966.219 ; gain = 31.926

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1add75887

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2258.930 ; gain = 292.711
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2258ed1f3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.504 . Memory (MB): peak = 2578.523 ; gain = 0.023
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 306 cells
INFO: [Opt 31-1021] In phase Retarget, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2465f9db5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.560 . Memory (MB): peak = 2578.523 ; gain = 0.023
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 54 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2b2f43236

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.950 . Memory (MB): peak = 2578.523 ; gain = 0.023
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 455 cells
INFO: [Opt 31-1021] In phase Sweep, 193 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 2b2f43236

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2578.523 ; gain = 0.023
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2b2f43236

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2578.523 ; gain = 0.023
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2b2f43236

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2578.523 ; gain = 0.023
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 66 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             306  |                                             54  |
|  Constant propagation         |               2  |              18  |                                             54  |
|  Sweep                        |               0  |             455  |                                            193  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             66  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2578.523 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a443e1ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2578.523 ; gain = 0.023

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a443e1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2578.523 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a443e1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.523 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2578.523 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a443e1ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2578.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2578.523 ; gain = 644.230
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2578.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Tutorial_wrapper_drc_opted.rpt -pb Tutorial_wrapper_drc_opted.pb -rpx Tutorial_wrapper_drc_opted.rpx
Command: report_drc -file Tutorial_wrapper_drc_opted.rpt -pb Tutorial_wrapper_drc_opted.pb -rpx Tutorial_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 4024.797 ; gain = 1446.273
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dfd4b0a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4024.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103571ab3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.806 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1983c5cf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1983c5cf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1983c5cf4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1d271443d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1d271443d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1d271443d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1131b01a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1131b01a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 1131b01a1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 1c207566e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c207566e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1c207566e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 109a421ea

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 11d697427

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 14e4b5782

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 16a280830

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 16a280830

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 10927b029

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16bc1e92e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 218b940ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 218b940ea

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18dcbfa4c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.212 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1358f0aad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f4ab5ab5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 18dcbfa4c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=6.212. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2386fe9ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2386fe9ff

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2c2913ea8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2c2913ea8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2c2913ea8

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 4024.797 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d3705c6a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4024.797 ; gain = 0.000
Ending Placer Task | Checksum: 200dc96d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.435 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Tutorial_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Tutorial_wrapper_utilization_placed.rpt -pb Tutorial_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Tutorial_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4024.797 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.442 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e70c25e8 ConstDB: 0 ShapeSum: 8faf1c46 RouteDB: 8a2154a9
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.784 . Memory (MB): peak = 4024.797 ; gain = 0.000
Post Restoration Checksum: NetGraph: ce675082 NumContArr: 8426077f Constraints: 213b6b57 Timing: 0
Phase 1 Build RT Design | Checksum: 173c8c358

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 173c8c358

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 173c8c358

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 174411354

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 275d9a7ae

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.299  | TNS=0.000  | WHS=-0.074 | THS=-27.359|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5019
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3757
  Number of Partially Routed Nets     = 1262
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26e5ecc03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26e5ecc03

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1bb464cb0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 973
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.929  | TNS=0.000  | WHS=-0.008 | THS=-0.012 |

Phase 4.1 Global Iteration 0 | Checksum: 26eed1f18

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 2d121aee4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 2d121aee4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2a010b2d7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.929  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2a010b2d7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2a010b2d7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 2a010b2d7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24b968a9e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.929  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26f9a271c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4024.797 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 26f9a271c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.353541 %
  Global Horizontal Routing Utilization  = 0.413835 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2620efa8f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2620efa8f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2620efa8f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2620efa8f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4024.797 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.929  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2620efa8f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 4024.797 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 4024.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Tutorial_wrapper_drc_routed.rpt -pb Tutorial_wrapper_drc_routed.pb -rpx Tutorial_wrapper_drc_routed.rpx
Command: report_drc -file Tutorial_wrapper_drc_routed.rpt -pb Tutorial_wrapper_drc_routed.pb -rpx Tutorial_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Tutorial_wrapper_methodology_drc_routed.rpt -pb Tutorial_wrapper_methodology_drc_routed.pb -rpx Tutorial_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Tutorial_wrapper_methodology_drc_routed.rpt -pb Tutorial_wrapper_methodology_drc_routed.pb -rpx Tutorial_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Tutorial_wrapper_power_routed.rpt -pb Tutorial_wrapper_power_summary_routed.pb -rpx Tutorial_wrapper_power_routed.rpx
Command: report_power -file Tutorial_wrapper_power_routed.rpt -pb Tutorial_wrapper_power_summary_routed.pb -rpx Tutorial_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Tutorial_wrapper_route_status.rpt -pb Tutorial_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Tutorial_wrapper_timing_summary_routed.rpt -pb Tutorial_wrapper_timing_summary_routed.pb -rpx Tutorial_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Tutorial_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Tutorial_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Tutorial_wrapper_bus_skew_routed.rpt -pb Tutorial_wrapper_bus_skew_routed.pb -rpx Tutorial_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:04:10 2022...
#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Oct 14 13:06:34 2022
# Process ID: 7656
# Current directory: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1
# Command line: vivado.exe -log Tutorial_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Tutorial_wrapper.tcl -notrace
# Log file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1/Tutorial_wrapper.vdi
# Journal file: C:/Users/spixy/Documents/00_Github/SeniorCapstone/Tutorial/Tutorial.runs/impl_1\vivado.jou
# Running On: DESKTOP-8DKIKNE, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 32, Host memory: 34299 MB
#-----------------------------------------------------------
source Tutorial_wrapper.tcl -notrace
Command: open_checkpoint Tutorial_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1623.484 ; gain = 0.000
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1769.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.082 ; gain = 30.617
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2205.082 ; gain = 30.617
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2656.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1 (64-bit) build 3526262
open_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2656.637 ; gain = 1033.152
Command: write_bitstream -force Tutorial_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A2)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A1)+((~A1)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A3)+((~A3)*(~A1)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A3)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A2)+((~A2)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O5=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Tutorial_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]... and (the first 15 of 42 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Tutorial_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3032.336 ; gain = 375.699
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 13:07:22 2022...
