
---------- Begin Simulation Statistics ----------
final_tick                               190182929094000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  25460                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827472                       # Number of bytes of host memory used
host_op_rate                                    44719                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   392.77                       # Real time elapsed on the host
host_tick_rate                               82478494                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17564244                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.032395                       # Number of seconds simulated
sim_ticks                                 32394825250                       # Number of ticks simulated
system.cpu.Branches                                 4                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            20                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             1                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_cc_register_reads                   21                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            4                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    20                       # Number of integer alu accesses
system.cpu.num_int_insts                           20                       # number of integer instructions
system.cpu.num_int_register_reads                  32                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     90.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     90.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2     10.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         20                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       986462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1975478                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      3052478                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       175104                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4213842                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1884331                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      3052478                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1168147                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4272599                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           31968                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       118265                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15678041                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          9227930                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       175128                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2713377                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1361801                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      6606674                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17564224                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     63762880                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.275462                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.272052                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     59549563     93.39%     93.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1094916      1.72%     95.11% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       411572      0.65%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       967842      1.52%     97.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       160800      0.25%     97.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       128533      0.20%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        52606      0.08%     97.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        35247      0.06%     97.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1361801      2.14%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     63762880                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         2082                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17541011                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3923977                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        20038      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13353408     76.03%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          330      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3923977     22.34%     98.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       266471      1.52%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17564224                       # Class of committed instruction
system.switch_cpus.commit.refs                4190448                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17564224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.478962                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.478962                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      59807516                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       26509527                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1229007                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1988022                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         175636                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1585467                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             4606284                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               1391654                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              388629                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 10090                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4272599                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            893863                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              63617627                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         34001                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               16728440                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          225                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          351272                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.065946                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       992143                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1916299                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.258196                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     64785655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.449333                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.683546                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         59776478     92.27%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           301295      0.47%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           308216      0.48%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           334014      0.52%     93.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           553447      0.85%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           812970      1.25%     95.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           231387      0.36%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           219198      0.34%     96.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2248650      3.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     64785655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       223282                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3102052                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.521488                       # Inst execution rate
system.switch_cpus.iew.exec_refs             17114096                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             388621                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        19491618                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5108517                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        27260                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       580988                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     24163842                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      16725475                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       383924                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      33786996                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         256760                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9083733                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         175636                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9544726                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1230464                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        45312                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          450                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1022                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1184510                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       314517                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1022                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       182544                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        40738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          22033991                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              21308315                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.709963                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          15643310                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.328885                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               21367379                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         51882944                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        17755290                       # number of integer regfile writes
system.switch_cpus.ipc                       0.154346                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.154346                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       101532      0.30%      0.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      16852249     49.32%     49.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          525      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     49.62% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     16805412     49.18%     98.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       411204      1.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       34170922                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2430019                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.071114                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           87245      3.59%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2325111     95.68%     99.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17663      0.73%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       36499409                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    135691071                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     21308315                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     30763908                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           24163842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          34170922                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6599496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       133555                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      9848790                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     64785655                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.527446                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.370584                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     53296782     82.27%     82.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3653319      5.64%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1776815      2.74%     90.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1370453      2.12%     92.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2291812      3.54%     96.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1202876      1.86%     98.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       832215      1.28%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       213368      0.33%     99.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       148015      0.23%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     64785655                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.527413                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              893922                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    62                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       199297                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       175009                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5108517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       580988                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        23793390                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 64789628                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        33313516                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      22614523                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        8872001                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1780439                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23777236                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        129948                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67734236                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       25605014                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     32206539                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2813602                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          59760                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         175636                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      26701010                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          9591844                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     34617112                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1445                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         2141                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           9289733                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         2125                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             86571977                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            49374659                       # The number of ROB writes
system.switch_cpus.timesIdled                      49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1417486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       914025                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2836062                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         914025                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             985150                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45805                       # Transaction distribution
system.membus.trans_dist::CleanEvict           940657                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3863                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3863                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        985153                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2964491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2964491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2964491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     66228352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     66228352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66228352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            989016                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  989016    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              989016                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2328293000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5546563500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  32394825250                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1410621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       247207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2199574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7951                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7951                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1410563                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4254510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4254634                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    103674368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              103678336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1029295                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2931520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2447871                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.373396                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.483706                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1533846     62.66%     62.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 914025     37.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2447871                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1619431500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2127762000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       429559                       # number of demand (read+write) hits
system.l2.demand_hits::total                   429559                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       429559                       # number of overall hits
system.l2.overall_hits::total                  429559                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       988953                       # number of demand (read+write) misses
system.l2.demand_misses::total                 989017                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       988953                       # number of overall misses
system.l2.overall_misses::total                989017                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      4812000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 100349449500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     100354261500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      4812000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 100349449500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    100354261500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1418512                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1418576                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1418512                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1418576                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.697176                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.697190                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.697176                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.697190                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78885.245902                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101470.392931                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101468.692146                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78885.245902                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101470.392931                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101468.692146                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               45805                       # number of writebacks
system.l2.writebacks::total                     45805                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       988953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            989014                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       988953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           989014                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4202000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  90459959500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  90464161500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4202000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  90459959500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  90464161500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.697176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.697188                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.697176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.697188                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68885.245902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91470.433378                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91469.040378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68885.245902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91470.433378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91469.040378                       # average overall mshr miss latency
system.l2.replacements                        1029295                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       201402                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           201402                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       201402                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       201402                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       871193                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        871193                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4088                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         3863                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3863                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    334191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     334191000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         7951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.485851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.485851                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86510.742946                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86510.742946                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         3863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3863                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    295561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    295561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.485851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.485851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76510.742946                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76510.742946                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      4812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      4812000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78885.245902                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77612.903226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4202000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68885.245902                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68885.245902                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       425471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            425471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       985090                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          985092                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 100015258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 100015258500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1410561                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1410563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.698368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.698368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101529.056736                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101528.850605                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       985090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       985090                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  90164398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  90164398500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.698368                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.698367                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91529.097341                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91529.097341                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.162403                       # Cycle average of tags in use
system.l2.tags.total_refs                     1644996                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1029295                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.598177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              190150534269500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.642070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.000870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.781782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.028895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1940.708786                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.051095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.947612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999103                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          725                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          372                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23719839                       # Number of tag accesses
system.l2.tags.data_accesses                 23719839                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     63292800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           63296896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2931520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2931520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       988950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              989014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        45805                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45805                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              1976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              3951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       120513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1953793531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1953919971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         1976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       120513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           122489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       90493465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             90493465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       90493465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             1976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             3951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       120513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1953793531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2044413436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     45663.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    987573.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.022823428250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2834                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2834                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1902743                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              42866                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      989013                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45805                       # Number of write requests accepted
system.mem_ctrls.readBursts                    989013                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45805                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1379                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   142                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             63691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             62657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             61239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             61431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             61517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             60567                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             62388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            60224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            62441                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            61694                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            61492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            63155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2895                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.43                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  31069149250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4938170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             49587286750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31458.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50208.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    68047                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   16866                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  6.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                989013                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45805                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  220226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  404810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  301910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   60684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       948347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     69.730426                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.312708                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    30.122646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       892423     94.10%     94.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        49351      5.20%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4715      0.50%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1175      0.12%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          385      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          142      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           81      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           47      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       948347                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     347.302752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     68.533105                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   7985.199681                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         2833     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::409600-425983            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2834                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2834                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.105152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.098575                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.481447                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2689     94.88%     94.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.13%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               75      2.65%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               36      1.27%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2834                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               63208576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   88256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2921088                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                63296832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2931520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1951.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        90.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1953.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     90.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   32394752000                       # Total gap between requests
system.mem_ctrls.avgGap                      31304.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     63204672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2921088                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 120513.074846730335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1951073096.157541275024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 90171438.723843708634                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       988952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        45805                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1693750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  49585593000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 667799377000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27766.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50139.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14579180.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     8.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3404780400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1809657135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3549458220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          120853440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2556902400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14604990870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        140613120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        26187255585                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        808.377739                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    247317750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1081600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  31065896250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3366524280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1789319730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3502241400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          117397800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2556902400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14592674880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        151019040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        26076079530                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        804.945831                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    273676250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1081600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31039537750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32394814000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       893736                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           893747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       893736                       # number of overall hits
system.cpu.icache.overall_hits::total          893747                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.cpu.icache.overall_misses::total           128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8655000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8655000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8655000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8655000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       893863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       893875                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       893863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       893875                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000143                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000143                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68149.606299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67617.187500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68149.606299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67617.187500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4904000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4904000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80393.442623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80393.442623                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       893736                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          893747                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8655000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8655000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       893863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       893875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000143                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68149.606299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67617.187500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007016                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000170                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006846                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000013                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1787812                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1787812                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      1781233                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1781233                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      1781233                       # number of overall hits
system.cpu.dcache.overall_hits::total         1781233                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2934708                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2934710                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2934708                       # number of overall misses
system.cpu.dcache.overall_misses::total       2934710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 209663965057                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 209663965057                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 209663965057                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 209663965057                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4715941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4715943                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4715941                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4715943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.622295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.622295                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.622295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.622295                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 71442.870997                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71442.822309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 71442.870997                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71442.822309                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     45605232                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1244036                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.659093                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       201402                       # number of writebacks
system.cpu.dcache.writebacks::total            201402                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1516196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1516196                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1516196                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1516196                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1418512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1418512                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1418512                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1418512                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 107097711592                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 107097711592                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 107097711592                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 107097711592                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.300791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.300791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.300791                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.300791                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 75500.039190                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75500.039190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 75500.039190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75500.039190                       # average overall mshr miss latency
system.cpu.dcache.replacements                1417486                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      1522777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1522777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2926693                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2926695                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 209263888500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 209263888500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4449470                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4449472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.657762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.657762                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 71501.824243                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71501.775381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1516021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1516021                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1410672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1410672                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 106708701500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 106708701500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.317043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.317043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 75643.878591                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75643.878591                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       258456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         258456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         8015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8015                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    400076557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    400076557                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       266471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030078                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 49915.977168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49915.977168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          175                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         7840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7840                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    389010092                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    389010092                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029422                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 49618.634184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49618.634184                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190182929094000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.174327                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3198223                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1417486                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.256264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.174327                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000170                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10850396                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10850396                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               190282162469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  38405                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827608                       # Number of bytes of host memory used
host_op_rate                                    68178                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1041.53                       # Real time elapsed on the host
host_tick_rate                               95276401                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      71009646                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.099233                       # Number of seconds simulated
sim_ticks                                 99233375000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3476547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6953127                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      5233318                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       107169                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      9573396                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4631138                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      5233318                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       602180                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         9596488                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           13777                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        59206                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45757960                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         26336185                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       107169                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            8501736                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4566940                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      4406741                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       53445402                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    197782992                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.270222                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.285457                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    185822308     93.95%     93.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2518765      1.27%     95.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1349903      0.68%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2962907      1.50%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       174154      0.09%     97.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       261269      0.13%     97.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        87593      0.04%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        39153      0.02%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4566940      2.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    197782992                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         1114                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          53428655                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              12628685                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        14896      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40661125     76.08%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          186      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     12628685     23.63%     99.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       140510      0.26%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     53445402                       # Class of committed instruction
system.switch_cpus.commit.refs               12769195                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              53445402                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       6.615558                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 6.615558                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     188563558                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       59175392                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2256718                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2517182                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         107210                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       5022082                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            13174752                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               5118854                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              207742                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  6120                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             9596488                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            473086                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             197832581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16821                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               34548555                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles          214420                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.048353                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       526959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      4644915                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.174077                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    198466750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.308826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.393944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        187635952     94.54%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           683048      0.34%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           682374      0.34%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           678603      0.34%     95.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1182580      0.60%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2306687      1.16%     97.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           475684      0.24%     97.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           484275      0.24%     97.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4337547      2.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    198466750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts       130276                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8753316                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.534783                       # Inst execution rate
system.switch_cpus.iew.exec_refs             63270762                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             207741                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        43474537                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      13490663                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        16389                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       307217                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     57842226                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      63063021                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       207432                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     106136637                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         792575                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      34214926                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         107210                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      35678778                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      4975221                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        23464                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          206                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          199                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       861982                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       166707                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          199                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       105358                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        24918                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          55902180                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55904438                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.740059                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          41370924                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.281682                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               55932470                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        171563722                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        46899285                       # number of integer regfile writes
system.switch_cpus.ipc                       0.151159                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.151159                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        64716      0.06%      0.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      42945943     40.38%     40.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          302      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     40.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     63111938     59.35%     99.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       221169      0.21%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      106344068                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             9604541                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.090316                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           52751      0.55%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      0.55% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9541015     99.34%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         10775      0.11%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      115883893                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    420926370                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     55904438                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     62239146                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           57842226                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         106344068                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      4396843                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       166942                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6879801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    198466750                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.535828                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.357897                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    162243923     81.75%     81.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     11647830      5.87%     87.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5384710      2.71%     90.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3911496      1.97%     92.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8229733      4.15%     96.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3921538      1.98%     98.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2491396      1.26%     99.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       371660      0.19%     99.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       264464      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    198466750                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.535828                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              473086                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59147                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        72511                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     13490663                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       307217                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        81124050                       # number of misc regfile reads
system.switch_cpus.numCycles                198466750                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        86874365                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      70303536                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       32488153                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3785202                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       93429871                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        207127                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     156738208                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       58603395                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     76624189                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5461971                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents          46750                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         107210                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     102236972                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6320665                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     76021595                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         1030                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         1074                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          30414801                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         1068                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            251068195                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           116392718                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5154535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3211002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10309070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3211002                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  99233375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3475618                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22052                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3454495                       # Transaction distribution
system.membus.trans_dist::ReadExReq               962                       # Transaction distribution
system.membus.trans_dist::ReadExResp              962                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3475618                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10429707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10429707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10429707                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    223912448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    223912448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               223912448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3476580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3476580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3476580                       # Request fanout histogram
system.membus.reqLayer2.occupancy          7552132000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        19580385500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             19.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  99233375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  99233375000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  99233375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  99233375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           5151616                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       479491                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8171366                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2919                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2919                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      5151616                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15463605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              15463605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    359166336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              359166336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3496322                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1411328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8650857                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.371177                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.483120                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5439855     62.88%     62.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3211002     37.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8650857                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5611974000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7731802500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  99233375000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      1677956                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1677956                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      1677956                       # number of overall hits
system.l2.overall_hits::total                 1677956                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3476579                       # number of demand (read+write) misses
system.l2.demand_misses::total                3476579                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3476579                       # number of overall misses
system.l2.overall_misses::total               3476579                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 354181048500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     354181048500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 354181048500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    354181048500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      5154535                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5154535                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      5154535                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5154535                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.674470                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.674470                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.674470                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.674470                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 101876.312461                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101876.312461                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101876.312461                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101876.312461                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22052                       # number of writebacks
system.l2.writebacks::total                     22052                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3476579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3476579                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3476579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3476579                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 319415248500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 319415248500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 319415248500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 319415248500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.674470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.674470                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.674470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.674470                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91876.309585                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91876.309585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91876.309585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91876.309585                       # average overall mshr miss latency
system.l2.replacements                        3496322                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       457439                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           457439                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       457439                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       457439                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3191227                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3191227                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1957                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1957                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          962                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 962                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     88949000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      88949000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         2919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2919                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.329565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.329565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92462.577963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92462.577963                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            962                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     79329000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     79329000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.329565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.329565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82462.577963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82462.577963                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      1675999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1675999                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3475617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3475617                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 354092099500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 354092099500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      5151616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       5151616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.674665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.674665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101878.918045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101878.918045                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3475617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3475617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 319335919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 319335919500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.674665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.674665                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91878.915168                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91878.915168                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  99233375000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     7437713                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3498370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.126051                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.817928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  2020.182072                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.986417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          652                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  85968882                       # Number of tag accesses
system.l2.tags.data_accesses                 85968882                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  99233375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    222501120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          222501120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1411328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1411328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      3476580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3476580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22052                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   2242200469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2242200469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       14222312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             14222312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       14222312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   2242200469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2256422781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     21907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   3470922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.050141364500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1359                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1359                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6599731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              20561                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3476580                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22052                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3476580                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5658                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   145                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            224333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            218653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            214506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            211194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            213864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            212818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            211500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            209015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            217242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            219978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           215932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           217277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           219361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           217078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           222308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           225863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1333                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 110759767000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17354610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            175839554500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31910.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50660.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103336                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7671                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  2.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3476580                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  625287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1488275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1137142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  220218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3381811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     66.100782                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.357431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    14.583416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3287369     97.21%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        91620      2.71%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2019      0.06%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          468      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          189      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           57      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           45      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3381811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2468.845475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     84.835848                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  20054.852951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383         1326     97.57%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767           11      0.81%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-49151            5      0.37%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-65535            2      0.15%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-81919            5      0.37%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::81920-98303            1      0.07%     99.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-114687            1      0.07%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::114688-131071            2      0.15%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::147456-163839            1      0.07%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-180223            1      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-212991            1      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::229376-245759            1      0.07%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-278527            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::475136-491519            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1359                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1359                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.111847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.103581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.546106                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1295     95.29%     95.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      0.74%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               30      2.21%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               17      1.25%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.29%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1359                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              222139008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  362112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1401344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               222501120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1411328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2238.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2242.20                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   99233371500                       # Total gap between requests
system.mem_ctrls.avgGap                      28363.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    222139008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1401344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 2238551374.474565505981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 14121700.486353507265                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      3476580                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 175839554500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2352609406750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50578.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 106684627.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     3.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          12201003360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6484990875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12530971320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           58213440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7833586800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44936417970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        264421920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84309605685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        849.609375                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    325599750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3313700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95594075250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11945120040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6348981870                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12251404620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           56083680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7833586800.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44931595200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        268483200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83635255410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        842.813775                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    336451000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3313700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95583224000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 190150534268750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   131628189000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1366822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1366833                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1366822                       # number of overall hits
system.cpu.icache.overall_hits::total         1366833                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          127                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            128                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          127                       # number of overall misses
system.cpu.icache.overall_misses::total           128                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8655000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8655000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8655000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8655000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1366949                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1366961                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1366949                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1366961                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000093                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000093                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 68149.606299                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67617.187500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 68149.606299                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67617.187500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           66                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           66                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           66                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4904000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4904000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4904000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80393.442623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80393.442623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80393.442623                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1366822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1366833                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          127                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           128                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8655000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8655000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1366949                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1366961                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000093                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 68149.606299                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67617.187500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4904000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80393.442623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.039346                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1366895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22046.693548                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      190150534269500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.038654                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2733984                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2733984                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      4513406                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4513406                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4513406                       # number of overall hits
system.cpu.dcache.overall_hits::total         4513406                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     13341674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13341676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     13341674                       # number of overall misses
system.cpu.dcache.overall_misses::total      13341676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 944989719969                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 944989719969                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 944989719969                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 944989719969                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17855080                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     17855082                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17855080                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     17855082                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.747220                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.747220                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.747220                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.747220                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70829.921340                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70829.910723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70829.921340                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70829.910723                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    223776705                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           6264917                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.719021                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    10.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       658841                       # number of writebacks
system.cpu.dcache.writebacks::total            658841                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      6768627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6768627                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      6768627                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6768627                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6573047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6573047                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6573047                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6573047                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 486944707555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 486944707555                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 486944707555                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 486944707555                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.368133                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.368133                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.368133                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.368133                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 74082.036467                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74082.036467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 74082.036467                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74082.036467                       # average overall mshr miss latency
system.cpu.dcache.replacements                6572021                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4117420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4117420                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     13330679                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13330681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 944471436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 944471436000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     17448099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17448101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.764019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.764019                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 70849.462057                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70849.451427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      6768350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      6768350                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6562329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6562329                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 486441731000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 486441731000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.376106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.376106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 74126.385769                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74126.385769                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       395986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         395986                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10995                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    518283969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    518283969                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       406981                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 47138.150887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47138.150887                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10718                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    502976555                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    502976555                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.026335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026335                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 46928.210021                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46928.210021                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 190282162469000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.708259                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11086451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6573045                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.686654                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      190150534270000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.708259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000692                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42283209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42283209                       # Number of data accesses

---------- End Simulation Statistics   ----------
