

================================================================
== Vitis HLS Report for 'bit_reverse'
================================================================
* Date:           Tue Oct 18 18:01:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      996|      996|  9.960 us|  9.960 us|  997|  997|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- For_Loop  |      994|      994|         5|          2|          1|   496|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     37|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    133|    -|
|Register         |        -|    -|     141|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     141|    170|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |reversed_idx_U    |reversed_idx_ROM_AUTO_1R    |        1|  0|   0|    0|   496|   10|     1|         4960|
    |reversible_idx_U  |reversible_idx_ROM_AUTO_1R  |        1|  0|   0|    0|   496|   10|     1|         4960|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                            |        2|  0|   0|    0|   992|   20|     2|         9920|
    +------------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_140_p2                 |         +|   0|  0|  14|           9|           1|
    |ap_condition_162                   |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter0_stage1  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter2_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_134_p2                |      icmp|   0|  0|  11|           9|           6|
    |ap_block_pp0                       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  37|          24|          14|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |X_I_address0                      |  14|          3|   10|         30|
    |X_I_address1                      |  14|          3|   10|         30|
    |X_R_address0                      |  14|          3|   10|         30|
    |X_R_address1                      |  14|          3|   10|         30|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1              |   9|          2|    9|         18|
    |i_fu_44                           |   9|          2|    9|         18|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 133|         29|   64|        169|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |X_I_addr_1_reg_205                |  10|   0|   10|          0|
    |X_I_addr_1_reg_205_pp0_iter1_reg  |  10|   0|   10|          0|
    |X_I_addr_reg_200                  |  10|   0|   10|          0|
    |X_R_addr_1_reg_195                |  10|   0|   10|          0|
    |X_R_addr_1_reg_195_pp0_iter1_reg  |  10|   0|   10|          0|
    |X_R_addr_reg_190                  |  10|   0|   10|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_44                           |   9|   0|    9|          0|
    |icmp_ln19_reg_176                 |   1|   0|    1|          0|
    |tmp_1_reg_215                     |  32|   0|   32|          0|
    |tmp_reg_210                       |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 141|   0|  141|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   bit_reverse|  return value|
|X_R_address0  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|           X_I|         array|
+--------------+-----+-----+------------+--------------+--------------+

