//
// Written by Synplify Pro 
// Product Version "V-2023.09M"
// Program "Synplify Pro", Mapper "map202309act, Build 044R"
// Fri Aug 23 17:29:55 2024
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v "
// file 1 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\hypermods.v "
// file 2 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\umr_capim.v "
// file 3 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_objects.v "
// file 4 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\vlog\scemi_pipes.svh "
// file 5 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\ccc_0\uart_int1_sb_ccc_0_fccc.v "
// file 6 "\d:\libero_tests\uart_int\component\actel\sgcore\osc\2.0.101\osc_comps.v "
// file 7 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\fabosc_0\uart_int1_sb_fabosc_0_osc.v "
// file 8 "\d:\libero_tests\uart_int\component\work\uart_int1_sb_mss\uart_int1_sb_mss_syn.v "
// file 9 "\d:\libero_tests\uart_int\component\work\uart_int1_sb_mss\uart_int1_sb_mss.v "
// file 10 "\d:\libero_tests\uart_int\component\actel\directcore\coregpio\3.0.120\rtl\vlog\core\coregpio.v "
// file 11 "\d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v "
// file 12 "\d:\libero_tests\uart_int\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v "
// file 13 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\clock_gen.v "
// file 14 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v "
// file 15 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\rx_async.v "
// file 16 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\tx_async.v "
// file 17 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuart.v "
// file 18 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\coreuartapb_0_0\rtl\vlog\core\coreuartapb.v "
// file 19 "\d:\libero_tests\uart_int\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v "
// file 20 "\d:\libero_tests\uart_int\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v "
// file 21 "\d:\libero_tests\uart_int\component\actel\directcore\coreapb3\4.1.100\rtl\vlog\core\coreapb3.v "
// file 22 "\d:\libero_tests\uart_int\component\work\uart_int1_sb\uart_int1_sb.v "
// file 23 "\d:\libero_tests\uart_int\component\work\uart_int1\uart_int1.v "
// file 24 "\c:\microchip\libero_soc_v2024.1\synplifypro\lib\nlconst.dat "
// file 25 "\d:\libero_tests\uart_int\designer\uart_int1\synthesis.fdc "
// file 26 "\d:/libero_tests/uart_int/designer/uart_int1/synthesis.fdc "

`timescale 100 ps/100 ps
module UART_INT1_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  LOCK,
  GL0_INST_1z
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output LOCK ;
output GL0_INST_1z ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GL0_INST_1z ;
wire [7:0] PRDATA;
wire GL0_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL1 ;
wire GL2 ;
wire GL3 ;
// @5:18
  CLKINT GL0_INST (
	.Y(GL0_INST_1z),
	.A(GL0_net)
);
// @5:20
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000318C6318C1F18C61EC0404040400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CCC_0_FCCC */

(* PSEL_SL16="5'b10000" , PSEL_SL15="5'b01111" , PSEL_SL14="5'b01110" , PSEL_SL13="5'b01101" , PSEL_SL12="5'b01100" , PSEL_SL11="5'b01011" , PSEL_SL10="5'b01010" , PSEL_SL9="5'b01001" , PSEL_SL8="5'b01000" , PSEL_SL7="5'b00111" , PSEL_SL6="5'b00110" , PSEL_SL5="5'b00101" , PSEL_SL4="5'b00100" , PSEL_SL3="5'b00011" , PSEL_SL2="5'b00010" , PSEL_SL1="5'b00001" , PSEL_SL0="5'b00000" *)module COREAPB3_MUXPTOB3 (
  UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  CoreAPB3_0_APBmslave0_PRDATA,
  GPIO_OUT_c_0,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave1_PSELx,
  un63_PRDATA_o
)
;
output [7:0] UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
input GPIO_OUT_c_0 ;
input CoreAPB3_0_APBmslave0_PSELx ;
input CoreAPB3_0_APBmslave1_PSELx ;
input un63_PRDATA_o ;
wire GPIO_OUT_c_0 ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire un63_PRDATA_o ;
wire [0:0] PRDATA_u_1_Z;
wire GND ;
wire VCC ;
// @19:89
  CFG4 \PRDATA_u[0]  (
	.A(un63_PRDATA_o),
	.B(PRDATA_u_1_Z[0]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[0])
);
defparam \PRDATA_u[0] .INIT=16'h2320;
// @19:89
  CFG3 \PRDATA_u_1[0]  (
	.A(GPIO_OUT_c_0),
	.B(CoreAPB3_0_APBmslave1_PSELx),
	.C(CoreAPB3_0_APBmslave0_PRDATA[0]),
	.Y(PRDATA_u_1_Z[0])
);
defparam \PRDATA_u_1[0] .INIT=8'h47;
// @19:91
  CFG3 \PRDATA[1]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PRDATA[1]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1])
);
defparam \PRDATA[1] .INIT=8'h08;
// @19:91
  CFG3 \PRDATA[2]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PRDATA[2]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[2])
);
defparam \PRDATA[2] .INIT=8'h08;
// @19:91
  CFG3 \PRDATA[3]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PRDATA[3]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[3])
);
defparam \PRDATA[3] .INIT=8'h08;
// @19:91
  CFG3 \PRDATA[4]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PRDATA[4]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[4])
);
defparam \PRDATA[4] .INIT=8'h08;
// @19:91
  CFG3 \PRDATA[5]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PRDATA[5]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[5])
);
defparam \PRDATA[5] .INIT=8'h08;
// @19:91
  CFG3 \PRDATA[6]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PRDATA[6]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[6])
);
defparam \PRDATA[6] .INIT=8'h08;
// @19:91
  CFG3 \PRDATA[7]  (
	.A(CoreAPB3_0_APBmslave0_PSELx),
	.B(CoreAPB3_0_APBmslave0_PRDATA[7]),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7])
);
defparam \PRDATA[7] .INIT=8'h08;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3_Z1 (
  GPIO_OUT_c_0,
  CoreAPB3_0_APBmslave0_PRDATA,
  UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR,
  un63_PRDATA_o,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreAPB3_0_APBmslave1_PSELx,
  UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx
)
;
input GPIO_OUT_c_0 ;
input [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
output [7:0] UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
input [15:12] UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR ;
input un63_PRDATA_o ;
output CoreAPB3_0_APBmslave0_PSELx ;
output CoreAPB3_0_APBmslave1_PSELx ;
input UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire GPIO_OUT_c_0 ;
wire un63_PRDATA_o ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire g0_1_Z ;
wire iPSELS_raw_2_adflt_0 ;
wire GND ;
wire VCC ;
  CFG2 g0_1 (
	.A(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[13]),
	.B(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]),
	.Y(g0_1_Z)
);
defparam g0_1.INIT=4'h1;
// @21:267
  CFG2 \iPSELS_RNO[0]  (
	.A(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[13]),
	.B(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]),
	.Y(iPSELS_raw_2_adflt_0)
);
defparam \iPSELS_RNO[0] .INIT=4'h1;
// @21:265
  CFG4 g0 (
	.A(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]),
	.C(g0_1_Z),
	.D(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]),
	.Y(CoreAPB3_0_APBmslave1_PSELx)
);
defparam g0.INIT=16'h0080;
// @21:265
  CFG4 \iPSELS[0]  (
	.A(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.B(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]),
	.C(iPSELS_raw_2_adflt_0),
	.D(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]),
	.Y(CoreAPB3_0_APBmslave0_PSELx)
);
defparam \iPSELS[0] .INIT=16'h0020;
// @21:443
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.GPIO_OUT_c_0(GPIO_OUT_c_0),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx),
	.un63_PRDATA_o(un63_PRDATA_o)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_Z1 */

module CoreGPIO_Z2 (
  CoreAPB3_0_APBmslave0_PADDR,
  CoreAPB3_0_APBmslave0_PWDATA_0,
  GPIO_OUT_c_0,
  CoreAPB3_0_APBmslave1_PSELx,
  un1_WEn_1,
  un63_PRDATA_o,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [7:0] CoreAPB3_0_APBmslave0_PADDR ;
input CoreAPB3_0_APBmslave0_PWDATA_0 ;
output GPIO_OUT_c_0 ;
input CoreAPB3_0_APBmslave1_PSELx ;
input un1_WEn_1 ;
output un63_PRDATA_o ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire CoreAPB3_0_APBmslave0_PWDATA_0 ;
wire GPIO_OUT_c_0 ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire un1_WEn_1 ;
wire un63_PRDATA_o ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire VCC ;
wire GPOUT_reg71 ;
wire GND ;
wire un63_PRDATA_o_1 ;
wire un63_PRDATA_o_3 ;
// @10:717
  SLE \xhdl1.GEN_BITS[0].APB_8.GPOUT_reg[0]  (
	.Q(GPIO_OUT_c_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA_0),
	.EN(GPOUT_reg71),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:794
  CFG3 \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o_4  (
	.A(CoreAPB3_0_APBmslave0_PADDR[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_0_APBmslave0_PADDR[5]),
	.Y(un63_PRDATA_o_1)
);
defparam \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o_4 .INIT=8'h20;
// @10:794
  CFG3 \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o_3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.B(CoreAPB3_0_APBmslave0_PADDR[1]),
	.C(CoreAPB3_0_APBmslave0_PADDR[6]),
	.Y(un63_PRDATA_o_3)
);
defparam \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o_3 .INIT=8'h01;
// @10:794
  CFG4 \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[0]),
	.C(un63_PRDATA_o_1),
	.D(un63_PRDATA_o_3),
	.Y(un63_PRDATA_o)
);
defparam \xhdl1.GEN_BITS[0].APB_8.un63_PRDATA_o .INIT=16'h1000;
// @10:722
  CFG3 \xhdl1.GEN_BITS[0].APB_8.GPOUT_reg71  (
	.A(un63_PRDATA_o),
	.B(un1_WEn_1),
	.C(CoreAPB3_0_APBmslave1_PSELx),
	.Y(GPOUT_reg71)
);
defparam \xhdl1.GEN_BITS[0].APB_8.GPOUT_reg71 .INIT=8'h80;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreGPIO_Z2 */

module CoreResetP_Z3 (
  POWER_ON_RESET_N,
  MSS_RESET_N_M2F,
  GL0_INST,
  FIC_2_APB_M_PRESET_N,
  MSS_HPMS_READY_int_1z
)
;
input POWER_ON_RESET_N ;
input MSS_RESET_N_M2F ;
input GL0_INST ;
input FIC_2_APB_M_PRESET_N ;
output MSS_HPMS_READY_int_1z ;
wire POWER_ON_RESET_N ;
wire MSS_RESET_N_M2F ;
wire GL0_INST ;
wire FIC_2_APB_M_PRESET_N ;
wire MSS_HPMS_READY_int_1z ;
wire MSS_HPMS_READY_int_0 ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire VCC ;
wire GND ;
wire RESET_N_M2F_q1_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire MSS_HPMS_READY_int_4_Z ;
wire mss_ready_state_Z ;
wire mss_ready_select_Z ;
wire mss_ready_select6_Z ;
wire N_289 ;
wire N_288 ;
wire N_287 ;
wire N_286 ;
wire N_285 ;
wire N_284 ;
wire N_283 ;
wire N_282 ;
wire N_281 ;
wire N_280 ;
wire N_279 ;
wire N_278 ;
wire N_277 ;
wire N_276 ;
wire N_275 ;
wire N_274 ;
wire N_273 ;
wire N_272 ;
wire N_271 ;
wire N_270 ;
wire N_269 ;
wire N_268 ;
wire N_267 ;
wire N_266 ;
wire N_265 ;
wire N_264 ;
wire N_263 ;
wire N_262 ;
wire N_261 ;
wire N_260 ;
wire N_259 ;
wire N_258 ;
wire N_257 ;
wire N_256 ;
wire N_255 ;
wire N_5 ;
wire N_4 ;
wire N_218 ;
wire N_217 ;
wire N_216 ;
wire N_215 ;
wire N_214 ;
wire N_213 ;
wire N_212 ;
wire N_49 ;
wire N_48 ;
wire N_47 ;
wire N_46 ;
wire N_45 ;
wire N_44 ;
wire N_43 ;
wire N_42 ;
wire N_41 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
wire N_35 ;
wire N_34 ;
wire N_33 ;
wire N_32 ;
wire N_31 ;
wire N_30 ;
wire N_29 ;
wire N_28 ;
wire N_27 ;
wire N_26 ;
wire N_25 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
  CLKINT MSS_HPMS_READY_int_RNI94R54 (
	.Y(MSS_HPMS_READY_int_1z),
	.A(MSS_HPMS_READY_int_0)
);
// @12:526
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:511
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:496
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:526
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FIC_2_APB_M_PRESET_N),
	.CLK(GL0_INST),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:511
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(MSS_RESET_N_M2F),
	.CLK(GL0_INST),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:496
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(GL0_INST),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:565
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_0),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(MSS_HPMS_READY_int_4_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:545
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:545
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(GL0_INST),
	.D(VCC),
	.EN(mss_ready_select6_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @12:558
  CFG2 mss_ready_select6 (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(mss_ready_select6_Z)
);
defparam mss_ready_select6.INIT=4'h8;
// @12:573
  CFG3 MSS_HPMS_READY_int_4 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_4_Z)
);
defparam MSS_HPMS_READY_int_4.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP_Z3 */

module UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s (
  controlReg2,
  controlReg1,
  xmit_pulse_1z,
  xmit_clock_1z,
  baud_clock,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [7:3] controlReg2 ;
input [7:0] controlReg1 ;
output xmit_pulse_1z ;
output xmit_clock_1z ;
output baud_clock ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire xmit_pulse_1z ;
wire xmit_clock_1z ;
wire baud_clock ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [12:0] baud_cntr;
wire [12:0] baud_cntr_s;
wire [3:0] xmit_cntr_Z;
wire [3:0] xmit_cntr_3;
wire [11:0] baud_cntr_cry;
wire [0:0] baud_cntr_RNI9IK351_Y;
wire [1:1] baud_cntr_RNI5FE4Q1_Y;
wire [2:2] baud_cntr_RNI3E85F2_Y;
wire [3:3] baud_cntr_RNI3F2643_Y;
wire [4:4] baud_cntr_RNI5IS6P3_Y;
wire [5:5] baud_cntr_RNI9NM7E4_Y;
wire [6:6] baud_cntr_RNIFUG835_Y;
wire [7:7] baud_cntr_RNIN7B9O5_Y;
wire [8:8] baud_cntr_RNITG8BD6_Y;
wire [9:9] baud_cntr_RNI5S5D27_Y;
wire [10:10] baud_cntr_RNIMSHGP7_Y;
wire [12:12] baud_cntr_RNO_FCO;
wire [12:12] baud_cntr_RNO_Y;
wire [11:11] baud_cntr_RNI9VTJG8_Y;
wire VCC ;
wire GND ;
wire baud_cntr7_1_RNIFNQ2G_Y ;
wire xmit_clock8 ;
wire baud_cntr_cry_cy ;
wire baud_cntr7_1_RNIFNQ2G_S ;
wire baud_cntr7_1 ;
wire baud_cntr7_7 ;
wire baud_cntr7_8 ;
wire CO0 ;
// @13:275
  SLE \genblk1.baud_cntr[12]  (
	.Q(baud_cntr[12]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[11]  (
	.Q(baud_cntr[11]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[10]  (
	.Q(baud_cntr[10]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[9]  (
	.Q(baud_cntr[9]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[8]  (
	.Q(baud_cntr[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[7]  (
	.Q(baud_cntr[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[6]  (
	.Q(baud_cntr[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[5]  (
	.Q(baud_cntr[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[4]  (
	.Q(baud_cntr[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[3]  (
	.Q(baud_cntr[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[2]  (
	.Q(baud_cntr[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[1]  (
	.Q(baud_cntr[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_cntr[0]  (
	.Q(baud_cntr[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:275
  SLE \genblk1.baud_clock_int  (
	.Q(baud_clock),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(baud_cntr7_1_RNIFNQ2G_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[3]  (
	.Q(xmit_cntr_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[2]  (
	.Q(xmit_cntr_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[1]  (
	.Q(xmit_cntr_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE \xmit_cntr[0]  (
	.Q(xmit_cntr_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_cntr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:302
  SLE xmit_clock (
	.Q(xmit_clock_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_clock8),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @13:284
  ARI1 \genblk1.make_baud_cntr.baud_cntr7_1_RNIFNQ2G  (
	.FCO(baud_cntr_cry_cy),
	.S(baud_cntr7_1_RNIFNQ2G_S),
	.Y(baud_cntr7_1_RNIFNQ2G_Y),
	.B(baud_cntr[11]),
	.C(baud_cntr7_1),
	.D(baud_cntr7_7),
	.A(baud_cntr7_8),
	.FCI(VCC)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1_RNIFNQ2G .INIT=20'h44000;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI9IK351[0]  (
	.FCO(baud_cntr_cry[0]),
	.S(baud_cntr_s[0]),
	.Y(baud_cntr_RNI9IK351_Y[0]),
	.B(controlReg1[0]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[0]),
	.A(VCC),
	.FCI(baud_cntr_cry_cy)
);
defparam \genblk1.baud_cntr_RNI9IK351[0] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI5FE4Q1[1]  (
	.FCO(baud_cntr_cry[1]),
	.S(baud_cntr_s[1]),
	.Y(baud_cntr_RNI5FE4Q1_Y[1]),
	.B(controlReg1[1]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[1]),
	.A(VCC),
	.FCI(baud_cntr_cry[0])
);
defparam \genblk1.baud_cntr_RNI5FE4Q1[1] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI3E85F2[2]  (
	.FCO(baud_cntr_cry[2]),
	.S(baud_cntr_s[2]),
	.Y(baud_cntr_RNI3E85F2_Y[2]),
	.B(controlReg1[2]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[2]),
	.A(VCC),
	.FCI(baud_cntr_cry[1])
);
defparam \genblk1.baud_cntr_RNI3E85F2[2] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI3F2643[3]  (
	.FCO(baud_cntr_cry[3]),
	.S(baud_cntr_s[3]),
	.Y(baud_cntr_RNI3F2643_Y[3]),
	.B(controlReg1[3]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[3]),
	.A(VCC),
	.FCI(baud_cntr_cry[2])
);
defparam \genblk1.baud_cntr_RNI3F2643[3] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI5IS6P3[4]  (
	.FCO(baud_cntr_cry[4]),
	.S(baud_cntr_s[4]),
	.Y(baud_cntr_RNI5IS6P3_Y[4]),
	.B(controlReg1[4]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[4]),
	.A(VCC),
	.FCI(baud_cntr_cry[3])
);
defparam \genblk1.baud_cntr_RNI5IS6P3[4] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI9NM7E4[5]  (
	.FCO(baud_cntr_cry[5]),
	.S(baud_cntr_s[5]),
	.Y(baud_cntr_RNI9NM7E4_Y[5]),
	.B(controlReg1[5]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[5]),
	.A(VCC),
	.FCI(baud_cntr_cry[4])
);
defparam \genblk1.baud_cntr_RNI9NM7E4[5] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIFUG835[6]  (
	.FCO(baud_cntr_cry[6]),
	.S(baud_cntr_s[6]),
	.Y(baud_cntr_RNIFUG835_Y[6]),
	.B(controlReg1[6]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[6]),
	.A(VCC),
	.FCI(baud_cntr_cry[5])
);
defparam \genblk1.baud_cntr_RNIFUG835[6] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIN7B9O5[7]  (
	.FCO(baud_cntr_cry[7]),
	.S(baud_cntr_s[7]),
	.Y(baud_cntr_RNIN7B9O5_Y[7]),
	.B(controlReg1[7]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[7]),
	.A(VCC),
	.FCI(baud_cntr_cry[6])
);
defparam \genblk1.baud_cntr_RNIN7B9O5[7] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNITG8BD6[8]  (
	.FCO(baud_cntr_cry[8]),
	.S(baud_cntr_s[8]),
	.Y(baud_cntr_RNITG8BD6_Y[8]),
	.B(controlReg2[3]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[8]),
	.A(VCC),
	.FCI(baud_cntr_cry[7])
);
defparam \genblk1.baud_cntr_RNITG8BD6[8] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI5S5D27[9]  (
	.FCO(baud_cntr_cry[9]),
	.S(baud_cntr_s[9]),
	.Y(baud_cntr_RNI5S5D27_Y[9]),
	.B(controlReg2[4]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[9]),
	.A(VCC),
	.FCI(baud_cntr_cry[8])
);
defparam \genblk1.baud_cntr_RNI5S5D27[9] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNIMSHGP7[10]  (
	.FCO(baud_cntr_cry[10]),
	.S(baud_cntr_s[10]),
	.Y(baud_cntr_RNIMSHGP7_Y[10]),
	.B(controlReg2[5]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[10]),
	.A(VCC),
	.FCI(baud_cntr_cry[9])
);
defparam \genblk1.baud_cntr_RNIMSHGP7[10] .INIT=20'h64700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNO[12]  (
	.FCO(baud_cntr_RNO_FCO[12]),
	.S(baud_cntr_s[12]),
	.Y(baud_cntr_RNO_Y[12]),
	.B(controlReg2[7]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[12]),
	.A(VCC),
	.FCI(baud_cntr_cry[11])
);
defparam \genblk1.baud_cntr_RNO[12] .INIT=20'h44700;
// @13:284
  ARI1 \genblk1.baud_cntr_RNI9VTJG8[11]  (
	.FCO(baud_cntr_cry[11]),
	.S(baud_cntr_s[11]),
	.Y(baud_cntr_RNI9VTJG8_Y[11]),
	.B(controlReg2[6]),
	.C(baud_cntr7_1_RNIFNQ2G_Y),
	.D(baud_cntr[11]),
	.A(VCC),
	.FCI(baud_cntr_cry[10])
);
defparam \genblk1.baud_cntr_RNI9VTJG8[11] .INIT=20'h64700;
// @13:284
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_1  (
	.A(baud_cntr[10]),
	.B(baud_cntr[9]),
	.C(baud_cntr[1]),
	.D(baud_cntr[0]),
	.Y(baud_cntr7_1)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_1 .INIT=16'h0001;
// @13:311
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[0]  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(xmit_cntr_3[0])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[0] .INIT=4'h6;
// @13:311
  CFG2 \make_xmit_clock.xmit_cntr_3_1.CO0  (
	.A(baud_clock),
	.B(xmit_cntr_Z[0]),
	.Y(CO0)
);
defparam \make_xmit_clock.xmit_cntr_3_1.CO0 .INIT=4'h8;
// @13:326
  CFG2 xmit_pulse (
	.A(baud_clock),
	.B(xmit_clock_1z),
	.Y(xmit_pulse_1z)
);
defparam xmit_pulse.INIT=4'h8;
// @13:284
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_8  (
	.A(baud_cntr[12]),
	.B(baud_cntr[8]),
	.C(baud_cntr[7]),
	.D(baud_cntr[6]),
	.Y(baud_cntr7_8)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_8 .INIT=16'h0001;
// @13:284
  CFG4 \genblk1.make_baud_cntr.baud_cntr7_7  (
	.A(baud_cntr[5]),
	.B(baud_cntr[4]),
	.C(baud_cntr[3]),
	.D(baud_cntr[2]),
	.Y(baud_cntr7_7)
);
defparam \genblk1.make_baud_cntr.baud_cntr7_7 .INIT=16'h0001;
// @13:314
  CFG4 \make_xmit_clock.xmit_clock8  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[3]),
	.C(xmit_cntr_Z[1]),
	.D(xmit_cntr_Z[0]),
	.Y(xmit_clock8)
);
defparam \make_xmit_clock.xmit_clock8 .INIT=16'h8000;
// @13:311
  CFG2 \make_xmit_clock.xmit_cntr_3_1.SUM[1]  (
	.A(CO0),
	.B(xmit_cntr_Z[1]),
	.Y(xmit_cntr_3[1])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[1] .INIT=4'h6;
// @13:311
  CFG3 \make_xmit_clock.xmit_cntr_3_1.SUM[2]  (
	.A(xmit_cntr_Z[2]),
	.B(xmit_cntr_Z[1]),
	.C(CO0),
	.Y(xmit_cntr_3[2])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[2] .INIT=8'h6A;
// @13:311
  CFG4 \make_xmit_clock.xmit_cntr_3_1.SUM[3]  (
	.A(xmit_cntr_Z[3]),
	.B(xmit_cntr_Z[2]),
	.C(xmit_cntr_Z[1]),
	.D(CO0),
	.Y(xmit_cntr_3[3])
);
defparam \make_xmit_clock.xmit_cntr_3_1.SUM[3] .INIT=16'h6AAA;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s */

module UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s (
  controlReg2,
  tx_dout_reg,
  bit8,
  fifo_empty_tx,
  baud_clock,
  xmit_clock,
  xmit_pulse,
  TX_c,
  fifo_full_tx_i,
  CoreUARTapb_0_0_TXRDY,
  GL0_INST,
  MSS_HPMS_READY_int,
  fifo_read_tx_i,
  fifo_read_tx
)
;
input [2:1] controlReg2 ;
input [7:0] tx_dout_reg ;
input bit8 ;
input fifo_empty_tx ;
input baud_clock ;
input xmit_clock ;
input xmit_pulse ;
output TX_c ;
input fifo_full_tx_i ;
output CoreUARTapb_0_0_TXRDY ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
output fifo_read_tx_i ;
output fifo_read_tx ;
wire bit8 ;
wire fifo_empty_tx ;
wire baud_clock ;
wire xmit_clock ;
wire xmit_pulse ;
wire TX_c ;
wire fifo_full_tx_i ;
wire CoreUARTapb_0_0_TXRDY ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire fifo_read_tx_i ;
wire fifo_read_tx ;
wire [6:0] xmit_state_Z;
wire [5:0] xmit_state_ns_Z;
wire [6:6] xmit_state_ns;
wire [6:6] xmit_state_ns_i;
wire [7:0] tx_byte_Z;
wire [3:1] xmit_bit_sel_Z;
wire [0:0] xmit_bit_sel_3;
wire VCC ;
wire GND ;
wire N_79_i ;
wire N_111_i ;
wire tx_4 ;
wire tx_parity_Z ;
wire tx_parity_5 ;
wire un1_tx_parity_1_sqmuxa_0_Z ;
wire N_100_i ;
wire N_93_i ;
wire N_91_i ;
wire N_89_i ;
wire CO0 ;
wire tx_2_u_2_1_wmux_3_FCO ;
wire tx_2_u_2_1_wmux_3_S ;
wire tx_2 ;
wire tx_2_u_2_1_0_y1 ;
wire tx_2_u_2_1_0_y3 ;
wire tx_2_u_2_1_co1_0 ;
wire tx_2_u_2_1_wmux_2_S ;
wire tx_2_u_2_1_y0_0 ;
wire tx_2_u_2_1_co0_0 ;
wire tx_2_u_2_1_wmux_1_S ;
wire tx_2_u_2_1_0_co1 ;
wire tx_2_u_2_1_wmux_0_S ;
wire tx_2_u_2_1_0_y0 ;
wire tx_2_u_2_1_0_co0 ;
wire tx_2_u_2_1_0_wmux_S ;
wire N_141 ;
wire N_96 ;
wire N_95_i ;
wire tx_3 ;
wire N_139 ;
wire tx_4_1 ;
wire N_121 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
  CFG1 fifo_read_en0_RNI3I832 (
	.A(fifo_read_tx),
	.Y(fifo_read_tx_i)
);
defparam fifo_read_en0_RNI3I832.INIT=2'h1;
// @16:112
  SLE \xmit_state[5]  (
	.Q(xmit_state_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \xmit_state[4]  (
	.Q(xmit_state_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \xmit_state[3]  (
	.Q(xmit_state_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_79_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \xmit_state[2]  (
	.Q(xmit_state_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \xmit_state[1]  (
	.Q(xmit_state_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \xmit_state[0]  (
	.Q(xmit_state_Z[0]),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:80
  SLE txrdy_int (
	.Q(CoreUARTapb_0_0_TXRDY),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(fifo_full_tx_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \xmit_state[6]  (
	.Q(xmit_state_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE fifo_read_en0 (
	.Q(fifo_read_tx),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_state_ns_i[6]),
	.EN(N_111_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:283
  SLE tx (
	.Q(TX_c),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_4),
	.EN(N_111_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:332
  SLE tx_parity (
	.Q(tx_parity_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_parity_5),
	.EN(un1_tx_parity_1_sqmuxa_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[5]  (
	.Q(tx_byte_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[5]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[4]  (
	.Q(tx_byte_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[4]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[3]  (
	.Q(tx_byte_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[3]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[2]  (
	.Q(tx_byte_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[2]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[1]  (
	.Q(tx_byte_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[1]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[0]  (
	.Q(tx_byte_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[0]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:261
  SLE \xmit_bit_sel[3]  (
	.Q(xmit_bit_sel_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_93_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:261
  SLE \xmit_bit_sel[2]  (
	.Q(xmit_bit_sel_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_91_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:261
  SLE \xmit_bit_sel[1]  (
	.Q(xmit_bit_sel_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_89_i),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:261
  SLE \xmit_bit_sel[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(xmit_bit_sel_3[0]),
	.EN(xmit_pulse),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[7]  (
	.Q(tx_byte_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[7]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @16:112
  SLE \tx_byte[6]  (
	.Q(tx_byte_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_dout_reg[6]),
	.EN(N_100_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_3  (
	.FCO(tx_2_u_2_1_wmux_3_FCO),
	.S(tx_2_u_2_1_wmux_3_S),
	.Y(tx_2),
	.B(tx_2_u_2_1_0_y1),
	.C(xmit_bit_sel_Z[2]),
	.D(VCC),
	.A(tx_2_u_2_1_0_y3),
	.FCI(tx_2_u_2_1_co1_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_3 .INIT=20'h0EC2C;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_2  (
	.FCO(tx_2_u_2_1_co1_0),
	.S(tx_2_u_2_1_wmux_2_S),
	.Y(tx_2_u_2_1_0_y3),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[6]),
	.D(tx_byte_Z[7]),
	.A(tx_2_u_2_1_y0_0),
	.FCI(tx_2_u_2_1_co0_0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_2 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_1  (
	.FCO(tx_2_u_2_1_co0_0),
	.S(tx_2_u_2_1_wmux_1_S),
	.Y(tx_2_u_2_1_y0_0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[4]),
	.D(tx_byte_Z[5]),
	.A(CO0),
	.FCI(tx_2_u_2_1_0_co1)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_1 .INIT=20'h0FA44;
  ARI1 \xmit_sel.tx_2_u_2_1_wmux_0  (
	.FCO(tx_2_u_2_1_0_co1),
	.S(tx_2_u_2_1_wmux_0_S),
	.Y(tx_2_u_2_1_0_y1),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[2]),
	.D(tx_byte_Z[3]),
	.A(tx_2_u_2_1_0_y0),
	.FCI(tx_2_u_2_1_0_co0)
);
defparam \xmit_sel.tx_2_u_2_1_wmux_0 .INIT=20'h0F588;
  ARI1 \xmit_sel.tx_2_u_2_1_0_wmux  (
	.FCO(tx_2_u_2_1_0_co0),
	.S(tx_2_u_2_1_0_wmux_S),
	.Y(tx_2_u_2_1_0_y0),
	.B(xmit_bit_sel_Z[1]),
	.C(tx_byte_Z[0]),
	.D(tx_byte_Z[1]),
	.A(CO0),
	.FCI(VCC)
);
defparam \xmit_sel.tx_2_u_2_1_0_wmux .INIT=20'h0FA44;
// @16:127
  CFG4 un1_tx_parity_1_sqmuxa_0_a2 (
	.A(xmit_state_Z[3]),
	.B(xmit_clock),
	.C(baud_clock),
	.D(controlReg2[1]),
	.Y(N_141)
);
defparam un1_tx_parity_1_sqmuxa_0_a2.INIT=16'h8000;
// @16:146
  CFG2 fifo_read_en0_1_i_a3_i (
	.A(fifo_empty_tx),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns_i[6])
);
defparam fifo_read_en0_1_i_a3_i.INIT=4'hB;
// @16:271
  CFG2 \xmit_cnt.xmit_bit_sel_3_a3[0]  (
	.A(xmit_state_Z[3]),
	.B(CO0),
	.Y(xmit_bit_sel_3[0])
);
defparam \xmit_cnt.xmit_bit_sel_3_a3[0] .INIT=4'h2;
// @16:271
  CFG2 \xmit_cnt.xmit_bit_sel_3_i_o2[1]  (
	.A(xmit_bit_sel_Z[1]),
	.B(CO0),
	.Y(N_96)
);
defparam \xmit_cnt.xmit_bit_sel_3_i_o2[1] .INIT=4'h7;
// @16:112
  CFG2 \xmit_state_ns_i_x2[3]  (
	.A(bit8),
	.B(CO0),
	.Y(N_95_i)
);
defparam \xmit_state_ns_i_x2[3] .INIT=4'h6;
// @16:316
  CFG2 \xmit_sel.tx_3  (
	.A(controlReg2[2]),
	.B(tx_parity_Z),
	.Y(tx_3)
);
defparam \xmit_sel.tx_3 .INIT=4'h6;
// @16:352
  CFG3 \xmit_par_calc.tx_parity_5  (
	.A(tx_2),
	.B(tx_parity_Z),
	.C(xmit_state_Z[5]),
	.Y(tx_parity_5)
);
defparam \xmit_par_calc.tx_parity_5 .INIT=8'h06;
// @16:112
  CFG4 \xmit_state_ns_i_a2[3]  (
	.A(xmit_bit_sel_Z[3]),
	.B(xmit_bit_sel_Z[2]),
	.C(xmit_bit_sel_Z[1]),
	.D(N_95_i),
	.Y(N_139)
);
defparam \xmit_state_ns_i_a2[3] .INIT=16'h0040;
// @16:112
  CFG3 \xmit_state_ns[2]  (
	.A(xmit_state_Z[1]),
	.B(xmit_state_Z[2]),
	.C(xmit_pulse),
	.Y(xmit_state_ns_Z[2])
);
defparam \xmit_state_ns[2] .INIT=8'hAE;
// @16:112
  CFG2 \xmit_state_RNIJJ4HE[2]  (
	.A(xmit_pulse),
	.B(xmit_state_Z[2]),
	.Y(N_100_i)
);
defparam \xmit_state_RNIJJ4HE[2] .INIT=4'h8;
// @16:296
  CFG4 \xmit_sel.tx_4_u_1_0  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[3]),
	.C(tx_3),
	.D(tx_2),
	.Y(tx_4_1)
);
defparam \xmit_sel.tx_4_u_1_0 .INIT=16'hE4A0;
// @16:112
  CFG4 \xmit_state_ns_a3[5]  (
	.A(xmit_state_Z[3]),
	.B(controlReg2[1]),
	.C(xmit_pulse),
	.D(N_139),
	.Y(N_121)
);
defparam \xmit_state_ns_a3[5] .INIT=16'h2000;
// @16:127
  CFG2 un1_tx_parity_1_sqmuxa_0 (
	.A(N_141),
	.B(xmit_state_Z[5]),
	.Y(un1_tx_parity_1_sqmuxa_0_Z)
);
defparam un1_tx_parity_1_sqmuxa_0.INIT=4'hE;
// @16:146
  CFG2 fifo_read_en0_1_i_a3 (
	.A(fifo_empty_tx),
	.B(xmit_state_Z[0]),
	.Y(xmit_state_ns[6])
);
defparam fifo_read_en0_1_i_a3.INIT=4'h4;
// @16:112
  CFG4 \xmit_state_RNIGV2KT[1]  (
	.A(xmit_state_Z[0]),
	.B(xmit_pulse),
	.C(xmit_state_Z[6]),
	.D(xmit_state_Z[1]),
	.Y(N_111_i)
);
defparam \xmit_state_RNIGV2KT[1] .INIT=16'hFFFE;
// @16:261
  CFG3 \xmit_bit_sel_RNO[2]  (
	.A(xmit_state_Z[3]),
	.B(N_96),
	.C(xmit_bit_sel_Z[2]),
	.Y(N_91_i)
);
defparam \xmit_bit_sel_RNO[2] .INIT=8'h82;
// @16:261
  CFG3 \xmit_bit_sel_RNO[1]  (
	.A(CO0),
	.B(xmit_bit_sel_Z[1]),
	.C(xmit_state_Z[3]),
	.Y(N_89_i)
);
defparam \xmit_bit_sel_RNO[1] .INIT=8'h60;
// @16:296
  CFG4 \xmit_sel.tx_4_u  (
	.A(xmit_state_Z[4]),
	.B(xmit_state_Z[2]),
	.C(xmit_state_Z[3]),
	.D(tx_4_1),
	.Y(tx_4)
);
defparam \xmit_sel.tx_4_u .INIT=16'hFF01;
// @16:112
  CFG4 \xmit_state_ns[5]  (
	.A(xmit_pulse),
	.B(N_121),
	.C(xmit_state_Z[5]),
	.D(xmit_state_Z[4]),
	.Y(xmit_state_ns_Z[5])
);
defparam \xmit_state_ns[5] .INIT=16'hFEDC;
// @16:112
  CFG4 \xmit_state_ns[4]  (
	.A(xmit_pulse),
	.B(N_139),
	.C(xmit_state_Z[4]),
	.D(N_141),
	.Y(xmit_state_ns_Z[4])
);
defparam \xmit_state_ns[4] .INIT=16'hDC50;
// @16:112
  CFG4 \xmit_state_ns[0]  (
	.A(xmit_pulse),
	.B(fifo_empty_tx),
	.C(xmit_state_Z[5]),
	.D(xmit_state_Z[0]),
	.Y(xmit_state_ns_Z[0])
);
defparam \xmit_state_ns[0] .INIT=16'hECA0;
// @16:261
  CFG4 \xmit_bit_sel_RNO[3]  (
	.A(xmit_state_Z[3]),
	.B(N_96),
	.C(xmit_bit_sel_Z[3]),
	.D(xmit_bit_sel_Z[2]),
	.Y(N_93_i)
);
defparam \xmit_bit_sel_RNO[3] .INIT=16'h82A0;
// @16:112
  CFG4 \xmit_state_RNO[3]  (
	.A(xmit_pulse),
	.B(N_139),
	.C(xmit_state_Z[2]),
	.D(xmit_state_Z[3]),
	.Y(N_79_i)
);
defparam \xmit_state_RNO[3] .INIT=16'hF7A0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s */

module UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s (
  controlReg2,
  rx_state_ns_0_a3_0_3_0,
  rx_byte,
  bit8,
  RX_c,
  CoreUARTapb_0_0_PARITY_ERR,
  baud_clock,
  stop_strobe_1z,
  CoreUARTapb_0_0_FRAMING_ERR,
  clear_parity_en_1z,
  GL0_INST,
  MSS_HPMS_READY_int,
  fifo_write_1z,
  clear_parity
)
;
input [2:1] controlReg2 ;
output rx_state_ns_0_a3_0_3_0 ;
output [7:0] rx_byte ;
input bit8 ;
input RX_c ;
output CoreUARTapb_0_0_PARITY_ERR ;
input baud_clock ;
output stop_strobe_1z ;
output CoreUARTapb_0_0_FRAMING_ERR ;
output clear_parity_en_1z ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
output fifo_write_1z ;
input clear_parity ;
wire rx_state_ns_0_a3_0_3_0 ;
wire bit8 ;
wire RX_c ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire baud_clock ;
wire stop_strobe_1z ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire clear_parity_en_1z ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire fifo_write_1z ;
wire clear_parity ;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [8:0] rx_shift_Z;
wire [3:1] receive_count_Z;
wire [3:0] receive_count_3;
wire [8:0] rx_shift_11;
wire [2:0] samples_Z;
wire [7:7] rx_byte_2;
wire [3:0] rx_bit_cnt_Z;
wire [3:0] rx_bit_cnt_4;
wire [7:7] rx_shift_9_1;
wire [7:7] rx_shift_9_2;
wire clear_parity_i ;
wire GND ;
wire clear_parity_en_9_i ;
wire VCC ;
wire clear_parity_en_9 ;
wire framing_error_1_sqmuxa_i_Z ;
wire stop_strobe_1_sqmuxa ;
wire framing_error_int_Z ;
wire framing_error_int_0_sqmuxa_Z ;
wire rx_parity_calc_Z ;
wire rx_parity_calc_4 ;
wire parity_err_12 ;
wire parity_err_1_sqmuxa_i_Z ;
wire N_152_i ;
wire CO0 ;
wire un1_samples6_1_0_Z ;
wire N_157_3 ;
wire rx_bit_cnt_0_sqmuxa_0_a3_Z ;
wire rx_state18_NE_i_1 ;
wire rx_state18 ;
wire clear_parity_en_1_sqmuxa_Z ;
wire receive_count8 ;
wire clear_parity_en_0_sqmuxa_Z ;
wire framing_error_int_0_sqmuxa_2_Z ;
wire parity_err5 ;
wire parity_err15 ;
wire rx_state9 ;
wire N_63 ;
wire framing_error_int8 ;
wire un1_parity_err31_1_Z ;
wire rx_parity_calc5 ;
wire N_2 ;
wire un1_parity_err_0_sqmuxa_1_i ;
wire un1_parity_err_0_sqmuxa_i ;
wire N_172 ;
wire CO1 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
  CFG1 framing_error_RNO (
	.A(clear_parity),
	.Y(clear_parity_i)
);
defparam framing_error_RNO.INIT=2'h1;
// @15:459
  SLE fifo_write (
	.Q(fifo_write_1z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(clear_parity_en_9_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:459
  SLE clear_parity_en (
	.Q(clear_parity_en_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(clear_parity_en_9),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:223
  SLE framing_error (
	.Q(CoreUARTapb_0_0_FRAMING_ERR),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(clear_parity_i),
	.EN(framing_error_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE stop_strobe (
	.Q(stop_strobe_1z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(stop_strobe_1_sqmuxa),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE framing_error_int (
	.Q(framing_error_int_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(framing_error_int_0_sqmuxa_Z),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:379
  SLE rx_parity_calc (
	.Q(rx_parity_calc_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_parity_calc_4),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:405
  SLE parity_err (
	.Q(CoreUARTapb_0_0_PARITY_ERR),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(parity_err_12),
	.EN(parity_err_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_state_ns[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_152_i),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[2]  (
	.Q(rx_byte[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[2]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[1]  (
	.Q(rx_byte[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[1]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[0]  (
	.Q(rx_byte[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[0]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:173
  SLE \receive_count[3]  (
	.Q(receive_count_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[3]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:173
  SLE \receive_count[2]  (
	.Q(receive_count_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:173
  SLE \receive_count[1]  (
	.Q(receive_count_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:173
  SLE \receive_count[0]  (
	.Q(CO0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(receive_count_3[0]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[6]  (
	.Q(rx_shift_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[6]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[5]  (
	.Q(rx_shift_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[5]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[4]  (
	.Q(rx_shift_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[4]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[3]  (
	.Q(rx_shift_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[3]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[2]  (
	.Q(rx_shift_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[2]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[1]  (
	.Q(rx_shift_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[1]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[0]  (
	.Q(rx_shift_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[0]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:116
  SLE \samples[2]  (
	.Q(samples_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(RX_c),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:116
  SLE \samples[1]  (
	.Q(samples_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(samples_Z[2]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:116
  SLE \samples[0]  (
	.Q(samples_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(samples_Z[1]),
	.EN(baud_clock),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[7]  (
	.Q(rx_byte[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_byte_2[7]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[6]  (
	.Q(rx_byte[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[6]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[5]  (
	.Q(rx_byte[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[5]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[4]  (
	.Q(rx_byte[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[4]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:255
  SLE \rx_byte_Z[3]  (
	.Q(rx_byte[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_Z[3]),
	.EN(clear_parity_en_9),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_bit_cnt[3]  (
	.Q(rx_bit_cnt_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_bit_cnt[2]  (
	.Q(rx_bit_cnt_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_bit_cnt[1]  (
	.Q(rx_bit_cnt_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_bit_cnt[0]  (
	.Q(rx_bit_cnt_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_bit_cnt_4[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[8]  (
	.Q(rx_shift_Z[8]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[8]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:335
  SLE \rx_shift[7]  (
	.Q(rx_shift_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_shift_11[7]),
	.EN(un1_samples6_1_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @15:344
  CFG4 un1_samples6_1_0 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(baud_clock),
	.D(N_157_3),
	.Y(un1_samples6_1_0_Z)
);
defparam un1_samples6_1_0.INIT=16'hF010;
// @15:254
  CFG3 rx_bit_cnt_0_sqmuxa_0_a3 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.C(baud_clock),
	.Y(rx_bit_cnt_0_sqmuxa_0_a3_Z)
);
defparam rx_bit_cnt_0_sqmuxa_0_a3.INIT=8'h10;
// @15:255
  CFG4 \rcv_sm.rx_state18_NE_i  (
	.A(controlReg2[1]),
	.B(rx_bit_cnt_Z[0]),
	.C(rx_state18_NE_i_1),
	.D(bit8),
	.Y(rx_state18)
);
defparam \rcv_sm.rx_state18_NE_i .INIT=16'h9060;
// @15:255
  CFG4 \rcv_sm.rx_state18_NE_i_1  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[2]),
	.C(rx_bit_cnt_Z[1]),
	.D(clear_parity_en_1_sqmuxa_Z),
	.Y(rx_state18_NE_i_1)
);
defparam \rcv_sm.rx_state18_NE_i_1 .INIT=16'h4002;
// @15:473
  CFG3 \receive_full_indicator.clear_parity_en_9_0_a3_i  (
	.A(rx_state18),
	.B(rx_state_Z[0]),
	.C(baud_clock),
	.Y(clear_parity_en_9_i)
);
defparam \receive_full_indicator.clear_parity_en_9_0_a3_i .INIT=8'h7F;
// @15:255
  CFG2 \rx_state_ns_0_a3_0_3[0]  (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.Y(rx_state_ns_0_a3_0_3_0)
);
defparam \rx_state_ns_0_a3_0_3[0] .INIT=4'h1;
// @15:250
  CFG2 clear_parity_en_1_sqmuxa (
	.A(bit8),
	.B(controlReg2[1]),
	.Y(clear_parity_en_1_sqmuxa_Z)
);
defparam clear_parity_en_1_sqmuxa.INIT=4'h1;
// @15:184
  CFG2 \rcv_cnt.receive_count_3[0]  (
	.A(receive_count8),
	.B(CO0),
	.Y(receive_count_3[0])
);
defparam \rcv_cnt.receive_count_3[0] .INIT=4'h1;
// @15:294
  CFG2 \rcv_sm.rx_byte_2[7]  (
	.A(bit8),
	.B(rx_shift_Z[7]),
	.Y(rx_byte_2[7])
);
defparam \rcv_sm.rx_byte_2[7] .INIT=4'h8;
// @15:250
  CFG2 clear_parity_en_0_sqmuxa (
	.A(bit8),
	.B(controlReg2[1]),
	.Y(clear_parity_en_0_sqmuxa_Z)
);
defparam clear_parity_en_0_sqmuxa.INIT=4'h8;
// @15:344
  CFG2 \receive_shift.rx_shift_11[5]  (
	.A(rx_state_ns_0_a3_0_3_0),
	.B(rx_shift_Z[6]),
	.Y(rx_shift_11[5])
);
defparam \receive_shift.rx_shift_11[5] .INIT=4'h4;
// @15:344
  CFG2 \receive_shift.rx_shift_11[4]  (
	.A(rx_state_ns_0_a3_0_3_0),
	.B(rx_shift_Z[5]),
	.Y(rx_shift_11[4])
);
defparam \receive_shift.rx_shift_11[4] .INIT=4'h4;
// @15:344
  CFG2 \receive_shift.rx_shift_11[3]  (
	.A(rx_state_ns_0_a3_0_3_0),
	.B(rx_shift_Z[4]),
	.Y(rx_shift_11[3])
);
defparam \receive_shift.rx_shift_11[3] .INIT=4'h4;
// @15:344
  CFG2 \receive_shift.rx_shift_11[2]  (
	.A(rx_state_ns_0_a3_0_3_0),
	.B(rx_shift_Z[3]),
	.Y(rx_shift_11[2])
);
defparam \receive_shift.rx_shift_11[2] .INIT=4'h4;
// @15:344
  CFG2 \receive_shift.rx_shift_11[1]  (
	.A(rx_state_ns_0_a3_0_3_0),
	.B(rx_shift_Z[2]),
	.Y(rx_shift_11[1])
);
defparam \receive_shift.rx_shift_11[1] .INIT=4'h4;
// @15:344
  CFG2 \receive_shift.rx_shift_11[0]  (
	.A(rx_state_ns_0_a3_0_3_0),
	.B(rx_shift_Z[1]),
	.Y(rx_shift_11[0])
);
defparam \receive_shift.rx_shift_11[0] .INIT=4'h4;
// @15:393
  CFG3 framing_error_int_0_sqmuxa_2 (
	.A(rx_state_Z[1]),
	.B(CO0),
	.C(receive_count_Z[1]),
	.Y(framing_error_int_0_sqmuxa_2_Z)
);
defparam framing_error_int_0_sqmuxa_2.INIT=8'h20;
// @15:255
  CFG4 \rx_state_ns_i_a3_0_3[1]  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(receive_count_Z[1]),
	.D(CO0),
	.Y(N_157_3)
);
defparam \rx_state_ns_i_a3_0_3[1] .INIT=16'h8000;
// @15:418
  CFG4 \make_parity_err.parity_err5  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[2]),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(parity_err5)
);
defparam \make_parity_err.parity_err5 .INIT=16'h4000;
// @15:432
  CFG4 \make_parity_err.parity_err15  (
	.A(rx_bit_cnt_Z[3]),
	.B(rx_bit_cnt_Z[2]),
	.C(rx_bit_cnt_Z[1]),
	.D(rx_bit_cnt_Z[0]),
	.Y(parity_err15)
);
defparam \make_parity_err.parity_err15 .INIT=16'h0002;
// @15:473
  CFG3 \receive_full_indicator.clear_parity_en_9_0_a3  (
	.A(rx_state18),
	.B(rx_state_Z[0]),
	.C(baud_clock),
	.Y(clear_parity_en_9)
);
defparam \receive_full_indicator.clear_parity_en_9_0_a3 .INIT=8'h80;
// @15:275
  CFG4 \rcv_cnt.rx_state9_0_a3  (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(receive_count_Z[1]),
	.D(CO0),
	.Y(rx_state9)
);
defparam \rcv_cnt.rx_state9_0_a3 .INIT=16'h0002;
// @15:184
  CFG3 \rcv_cnt.receive_count_3[1]  (
	.A(receive_count8),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(receive_count_3[1])
);
defparam \rcv_cnt.receive_count_3[1] .INIT=8'h14;
// @15:190
  CFG3 \rcv_cnt.receive_count_3_RNO[3]  (
	.A(receive_count_Z[2]),
	.B(receive_count_Z[1]),
	.C(CO0),
	.Y(N_63)
);
defparam \rcv_cnt.receive_count_3_RNO[3] .INIT=8'h7F;
// @15:135
  CFG3 \rcv_cnt.rx_filtered_2.m3  (
	.A(samples_Z[1]),
	.B(samples_Z[0]),
	.C(samples_Z[2]),
	.Y(framing_error_int8)
);
defparam \rcv_cnt.rx_filtered_2.m3 .INIT=8'h17;
// @15:355
  CFG4 \receive_shift.rx_shift_9_u_1[7]  (
	.A(rx_shift_Z[8]),
	.B(rx_shift_Z[7]),
	.C(controlReg2[1]),
	.D(bit8),
	.Y(rx_shift_9_1[7])
);
defparam \receive_shift.rx_shift_9_u_1[7] .INIT=16'hA00C;
// @15:413
  CFG3 un1_parity_err31_1 (
	.A(N_157_3),
	.B(controlReg2[1]),
	.C(baud_clock),
	.Y(un1_parity_err31_1_Z)
);
defparam un1_parity_err31_1.INIT=8'h7F;
// @15:389
  CFG2 \rx_par_calc.rx_parity_calc5  (
	.A(N_157_3),
	.B(controlReg2[1]),
	.Y(rx_parity_calc5)
);
defparam \rx_par_calc.rx_parity_calc5 .INIT=4'h8;
// @15:255
  CFG2 \rx_state_ns_i_a3_0[1]  (
	.A(N_157_3),
	.B(rx_state_Z[1]),
	.Y(stop_strobe_1_sqmuxa)
);
defparam \rx_state_ns_i_a3_0[1] .INIT=4'h8;
// @15:184
  CFG4 \rcv_cnt.receive_count_3[2]  (
	.A(receive_count_Z[1]),
	.B(receive_count_Z[2]),
	.C(receive_count8),
	.D(CO0),
	.Y(receive_count_3[2])
);
defparam \rcv_cnt.receive_count_3[2] .INIT=16'h060C;
// @15:223
  CFG3 framing_error_1_sqmuxa_i (
	.A(framing_error_int_Z),
	.B(clear_parity),
	.C(baud_clock),
	.Y(framing_error_1_sqmuxa_i_Z)
);
defparam framing_error_1_sqmuxa_i.INIT=8'hEC;
// @15:391
  CFG2 \rx_par_calc.rx_parity_calc_2  (
	.A(framing_error_int8),
	.B(rx_parity_calc_Z),
	.Y(N_2)
);
defparam \rx_par_calc.rx_parity_calc_2 .INIT=4'h6;
// @15:393
  CFG4 framing_error_int_0_sqmuxa (
	.A(receive_count_Z[3]),
	.B(receive_count_Z[2]),
	.C(framing_error_int_0_sqmuxa_2_Z),
	.D(framing_error_int8),
	.Y(framing_error_int_0_sqmuxa_Z)
);
defparam framing_error_int_0_sqmuxa.INIT=16'h8000;
// @15:255
  CFG4 \rx_state_ns_0[0]  (
	.A(rx_state_Z[0]),
	.B(rx_state9),
	.C(rx_state_ns_0_a3_0_3_0),
	.D(rx_state18),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_0[0] .INIT=16'hC0EA;
// @15:184
  CFG3 \rcv_cnt.receive_count_3[3]  (
	.A(receive_count8),
	.B(receive_count_Z[3]),
	.C(N_63),
	.Y(receive_count_3[3])
);
defparam \rcv_cnt.receive_count_3[3] .INIT=8'h41;
// @15:415
  CFG4 un1_parity_err_0_sqmuxa_1 (
	.A(controlReg2[2]),
	.B(bit8),
	.C(parity_err5),
	.D(parity_err15),
	.Y(un1_parity_err_0_sqmuxa_1_i)
);
defparam un1_parity_err_0_sqmuxa_1.INIT=16'h5410;
// @15:415
  CFG4 un1_parity_err_0_sqmuxa (
	.A(controlReg2[2]),
	.B(bit8),
	.C(parity_err5),
	.D(parity_err15),
	.Y(un1_parity_err_0_sqmuxa_i)
);
defparam un1_parity_err_0_sqmuxa.INIT=16'hA820;
// @15:184
  CFG3 \rcv_cnt.receive_count8  (
	.A(framing_error_int8),
	.B(rx_state9),
	.C(rx_state_ns_0_a3_0_3_0),
	.Y(receive_count8)
);
defparam \rcv_cnt.receive_count8 .INIT=8'hD0;
// @15:344
  CFG4 \receive_shift.rx_bit_cnt_4[0]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.B(N_157_3),
	.C(rx_bit_cnt_Z[0]),
	.D(baud_clock),
	.Y(rx_bit_cnt_4[0])
);
defparam \receive_shift.rx_bit_cnt_4[0] .INIT=16'h1450;
// @15:344
  CFG4 \receive_shift.rx_shift_11[6]  (
	.A(rx_shift_Z[7]),
	.B(framing_error_int8),
	.C(clear_parity_en_1_sqmuxa_Z),
	.D(rx_state_ns_0_a3_0_3_0),
	.Y(rx_shift_11[6])
);
defparam \receive_shift.rx_shift_11[6] .INIT=16'h003A;
// @15:354
  CFG4 \un1_rx_bit_cnt_1.SUM[1]  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_Z[1]),
	.C(N_157_3),
	.D(baud_clock),
	.Y(N_172)
);
defparam \un1_rx_bit_cnt_1.SUM[1] .INIT=16'h6CCC;
// @15:354
  CFG4 \un1_rx_bit_cnt_1.CO1  (
	.A(rx_bit_cnt_Z[0]),
	.B(rx_bit_cnt_Z[1]),
	.C(N_157_3),
	.D(baud_clock),
	.Y(CO1)
);
defparam \un1_rx_bit_cnt_1.CO1 .INIT=16'h8000;
// @15:344
  CFG4 \receive_shift.rx_shift_11[8]  (
	.A(rx_shift_Z[8]),
	.B(clear_parity_en_0_sqmuxa_Z),
	.C(framing_error_int8),
	.D(rx_state_ns_0_a3_0_3_0),
	.Y(rx_shift_11[8])
);
defparam \receive_shift.rx_shift_11[8] .INIT=16'h002E;
// @15:255
  CFG4 \rx_state_RNO[1]  (
	.A(stop_strobe_1_sqmuxa),
	.B(rx_state18),
	.C(rx_state_Z[1]),
	.D(rx_state_Z[0]),
	.Y(N_152_i)
);
defparam \rx_state_RNO[1] .INIT=16'h5450;
// @15:355
  CFG3 \receive_shift.rx_shift_9_u_2[7]  (
	.A(framing_error_int8),
	.B(controlReg2[1]),
	.C(bit8),
	.Y(rx_shift_9_2[7])
);
defparam \receive_shift.rx_shift_9_u_2[7] .INIT=8'h14;
// @15:393
  CFG4 \rx_par_calc.rx_parity_calc_4_u  (
	.A(rx_parity_calc_Z),
	.B(rx_state_Z[1]),
	.C(N_2),
	.D(rx_parity_calc5),
	.Y(rx_parity_calc_4)
);
defparam \rx_par_calc.rx_parity_calc_4_u .INIT=16'h0322;
// @15:344
  CFG2 \receive_shift.rx_bit_cnt_4[1]  (
	.A(N_172),
	.B(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.Y(rx_bit_cnt_4[1])
);
defparam \receive_shift.rx_bit_cnt_4[1] .INIT=4'h2;
// @15:405
  CFG4 parity_err_1_sqmuxa_i (
	.A(un1_parity_err_0_sqmuxa_i),
	.B(un1_parity_err31_1_Z),
	.C(clear_parity),
	.D(un1_parity_err_0_sqmuxa_1_i),
	.Y(parity_err_1_sqmuxa_i_Z)
);
defparam parity_err_1_sqmuxa_i.INIT=16'hF3F2;
// @15:450
  CFG4 \make_parity_err.parity_err_12_iv  (
	.A(clear_parity),
	.B(N_2),
	.C(un1_parity_err_0_sqmuxa_1_i),
	.D(un1_parity_err_0_sqmuxa_i),
	.Y(parity_err_12)
);
defparam \make_parity_err.parity_err_12_iv .INIT=16'h5410;
// @15:344
  CFG3 \receive_shift.rx_bit_cnt_4[2]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[2])
);
defparam \receive_shift.rx_bit_cnt_4[2] .INIT=8'h14;
// @15:344
  CFG3 \receive_shift.rx_shift_11[7]  (
	.A(rx_shift_9_2[7]),
	.B(rx_state_ns_0_a3_0_3_0),
	.C(rx_shift_9_1[7]),
	.Y(rx_shift_11[7])
);
defparam \receive_shift.rx_shift_11[7] .INIT=8'h32;
// @15:344
  CFG4 \receive_shift.rx_bit_cnt_4[3]  (
	.A(rx_bit_cnt_0_sqmuxa_0_a3_Z),
	.B(CO1),
	.C(rx_bit_cnt_Z[3]),
	.D(rx_bit_cnt_Z[2]),
	.Y(rx_bit_cnt_4[3])
);
defparam \receive_shift.rx_bit_cnt_4[3] .INIT=16'h1450;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s */

module UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 (
  tx_hold_reg,
  wr_pointer,
  rd_pointer,
  data_out_0,
  fifo_write_tx,
  MSS_HPMS_READY_int,
  GL0_INST
)
;
input [7:0] tx_hold_reg ;
input [6:0] wr_pointer ;
input [6:0] rd_pointer ;
output [7:0] data_out_0 ;
input fifo_write_tx ;
input MSS_HPMS_READY_int ;
input GL0_INST ;
wire fifo_write_tx ;
wire MSS_HPMS_READY_int ;
wire GL0_INST ;
wire [17:8] DOUT_RAM_0;
wire [17:0] RAM_128x8_B_DOUT;
wire RAM_128x8_BUSY ;
wire VCC ;
wire GND ;
wire INV_0_Y ;
// @14:236
  RAM64x18 RAM_128x8 (
	.A_DOUT({DOUT_RAM_0[17:8], data_out_0[7:0]}),
	.B_DOUT(RAM_128x8_B_DOUT[17:0]),
	.BUSY(RAM_128x8_BUSY),
	.A_ADDR_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({rd_pointer[6:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(GL0_INST),
	.C_ADDR({wr_pointer[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, tx_hold_reg[7:0]}),
	.C_WEN(INV_0_Y),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
// @14:232
  INV INV_0 (
	.Y(INV_0_Y),
	.A(fifo_write_tx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 */

module UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 (
  tx_hold_reg,
  tx_dout_reg,
  fifo_full_tx_i,
  fifo_empty_tx,
  fifo_read_tx,
  fifo_read_tx_i,
  GL0_INST,
  MSS_HPMS_READY_int,
  fifo_write_tx
)
;
input [7:0] tx_hold_reg ;
output [7:0] tx_dout_reg ;
output fifo_full_tx_i ;
output fifo_empty_tx ;
input fifo_read_tx ;
input fifo_read_tx_i ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
input fifo_write_tx ;
wire fifo_full_tx_i ;
wire fifo_empty_tx ;
wire fifo_read_tx ;
wire fifo_read_tx_i ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire fifo_write_tx ;
wire [6:0] rd_pointer_Z;
wire [5:0] rd_pointer_s;
wire [6:0] wr_pointer_Z;
wire [5:0] wr_pointer_s;
wire [6:6] rd_pointer_s_Z;
wire [6:6] wr_pointer_s_Z;
wire [7:0] data_out_0;
wire [6:0] counter_Z;
wire [5:1] rd_pointer_cry_Z;
wire [5:1] rd_pointer_cry_Y;
wire [6:6] rd_pointer_s_FCO;
wire [6:6] rd_pointer_s_Y;
wire [5:1] wr_pointer_cry_Z;
wire [5:1] wr_pointer_cry_Y;
wire [6:6] wr_pointer_s_FCO;
wire [6:6] wr_pointer_s_Y;
wire N_217_i ;
wire read_n_hold_Z ;
wire read_n_hold_i ;
wire VCC ;
wire GND ;
wire un1_counter_s_6_S ;
wire un1_counter_cry_5_0_S ;
wire un1_counter_cry_4_0_S ;
wire un1_counter_cry_3_0_S ;
wire un1_counter_cry_2_0_S ;
wire un1_counter_cry_1_0_S ;
wire un1_counter_cry_0_Y_0 ;
wire un1_counter_cry_0_Z ;
wire un1_counter_cry_0_S_0 ;
wire un1_counter_cry_1 ;
wire un1_counter_cry_1_0_Y_0 ;
wire un1_counter_cry_2 ;
wire un1_counter_cry_2_0_Y_0 ;
wire un1_counter_cry_3 ;
wire un1_counter_cry_3_0_Y_0 ;
wire un1_counter_cry_4 ;
wire un1_counter_cry_4_0_Y_0 ;
wire un1_counter_s_6_FCO_0 ;
wire un1_counter_s_6_Y_0 ;
wire un1_counter_cry_5 ;
wire un1_counter_cry_5_0_Y_0 ;
wire rd_pointer_s_140_FCO ;
wire rd_pointer_s_140_S ;
wire rd_pointer_s_140_Y ;
wire wr_pointer_s_141_FCO ;
wire wr_pointer_s_141_S ;
wire wr_pointer_s_141_Y ;
wire empty_4_Z ;
wire full_4_Z ;
  CFG1 \rd_pointer_RNO[0]  (
	.A(rd_pointer_Z[0]),
	.Y(rd_pointer_s[0])
);
defparam \rd_pointer_RNO[0] .INIT=2'h1;
  CFG1 \wr_pointer_RNO[0]  (
	.A(wr_pointer_Z[0]),
	.Y(wr_pointer_s[0])
);
defparam \wr_pointer_RNO[0] .INIT=2'h1;
  CFG1 N_217_i_0 (
	.A(fifo_write_tx),
	.Y(N_217_i)
);
defparam N_217_i_0.INIT=2'h1;
  CFG1 read_n_hold_RNIJ1601 (
	.A(read_n_hold_Z),
	.Y(read_n_hold_i)
);
defparam read_n_hold_RNIJ1601.INIT=2'h1;
// @14:140
  SLE \rd_pointer[6]  (
	.Q(rd_pointer_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s_Z[6]),
	.EN(fifo_read_tx_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[5]  (
	.Q(rd_pointer_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[5]),
	.EN(fifo_read_tx_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[4]  (
	.Q(rd_pointer_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[4]),
	.EN(fifo_read_tx_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[3]  (
	.Q(rd_pointer_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[3]),
	.EN(fifo_read_tx_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[2]  (
	.Q(rd_pointer_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[2]),
	.EN(fifo_read_tx_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[1]  (
	.Q(rd_pointer_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[1]),
	.EN(fifo_read_tx_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[0]  (
	.Q(rd_pointer_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[0]),
	.EN(fifo_read_tx_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[6]  (
	.Q(wr_pointer_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s_Z[6]),
	.EN(N_217_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[5]  (
	.Q(wr_pointer_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[5]),
	.EN(N_217_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[4]  (
	.Q(wr_pointer_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[4]),
	.EN(N_217_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[3]  (
	.Q(wr_pointer_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[3]),
	.EN(N_217_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[2]  (
	.Q(wr_pointer_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[2]),
	.EN(N_217_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[1]  (
	.Q(wr_pointer_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[1]),
	.EN(N_217_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[0]  (
	.Q(wr_pointer_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[0]),
	.EN(N_217_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE read_n_hold (
	.Q(read_n_hold_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(fifo_read_tx),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[3]  (
	.Q(tx_dout_reg[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[3]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[2]  (
	.Q(tx_dout_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[2]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[1]  (
	.Q(tx_dout_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[1]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[0]  (
	.Q(tx_dout_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[0]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[7]  (
	.Q(tx_dout_reg[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[7]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[6]  (
	.Q(tx_dout_reg[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[6]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[5]  (
	.Q(tx_dout_reg[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[5]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[4]  (
	.Q(tx_dout_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[4]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_5_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_4_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_3_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_2_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_1_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[0]  (
	.Q(counter_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_0_Y_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:165
  ARI1 un1_counter_cry_0 (
	.FCO(un1_counter_cry_0_Z),
	.S(un1_counter_cry_0_S_0),
	.Y(un1_counter_cry_0_Y_0),
	.B(fifo_read_tx),
	.C(fifo_write_tx),
	.D(GND),
	.A(counter_Z[0]),
	.FCI(GND)
);
defparam un1_counter_cry_0.INIT=20'h59966;
// @14:165
  ARI1 un1_counter_cry_1_0 (
	.FCO(un1_counter_cry_1),
	.S(un1_counter_cry_1_0_S),
	.Y(un1_counter_cry_1_0_Y_0),
	.B(fifo_read_tx),
	.C(counter_Z[1]),
	.D(GND),
	.A(fifo_write_tx),
	.FCI(un1_counter_cry_0_Z)
);
defparam un1_counter_cry_1_0.INIT=20'h599CC;
// @14:165
  ARI1 un1_counter_cry_2_0 (
	.FCO(un1_counter_cry_2),
	.S(un1_counter_cry_2_0_S),
	.Y(un1_counter_cry_2_0_Y_0),
	.B(fifo_read_tx),
	.C(counter_Z[2]),
	.D(GND),
	.A(fifo_write_tx),
	.FCI(un1_counter_cry_1)
);
defparam un1_counter_cry_2_0.INIT=20'h599CC;
// @14:165
  ARI1 un1_counter_cry_3_0 (
	.FCO(un1_counter_cry_3),
	.S(un1_counter_cry_3_0_S),
	.Y(un1_counter_cry_3_0_Y_0),
	.B(fifo_read_tx),
	.C(counter_Z[3]),
	.D(GND),
	.A(fifo_write_tx),
	.FCI(un1_counter_cry_2)
);
defparam un1_counter_cry_3_0.INIT=20'h599CC;
// @14:165
  ARI1 un1_counter_cry_4_0 (
	.FCO(un1_counter_cry_4),
	.S(un1_counter_cry_4_0_S),
	.Y(un1_counter_cry_4_0_Y_0),
	.B(fifo_read_tx),
	.C(counter_Z[4]),
	.D(GND),
	.A(fifo_write_tx),
	.FCI(un1_counter_cry_3)
);
defparam un1_counter_cry_4_0.INIT=20'h599CC;
// @14:165
  ARI1 un1_counter_s_6 (
	.FCO(un1_counter_s_6_FCO_0),
	.S(un1_counter_s_6_S),
	.Y(un1_counter_s_6_Y_0),
	.B(fifo_read_tx_i),
	.C(fifo_write_tx),
	.D(counter_Z[6]),
	.A(VCC),
	.FCI(un1_counter_cry_5)
);
defparam un1_counter_s_6.INIT=20'h47800;
// @14:165
  ARI1 un1_counter_cry_5_0 (
	.FCO(un1_counter_cry_5),
	.S(un1_counter_cry_5_0_S),
	.Y(un1_counter_cry_5_0_Y_0),
	.B(fifo_read_tx),
	.C(counter_Z[5]),
	.D(GND),
	.A(fifo_write_tx),
	.FCI(un1_counter_cry_4)
);
defparam un1_counter_cry_5_0.INIT=20'h599CC;
// @14:140
  ARI1 rd_pointer_s_140 (
	.FCO(rd_pointer_s_140_FCO),
	.S(rd_pointer_s_140_S),
	.Y(rd_pointer_s_140_Y),
	.B(rd_pointer_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam rd_pointer_s_140.INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[1]  (
	.FCO(rd_pointer_cry_Z[1]),
	.S(rd_pointer_s[1]),
	.Y(rd_pointer_cry_Y[1]),
	.B(rd_pointer_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_s_140_FCO)
);
defparam \rd_pointer_cry[1] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[2]  (
	.FCO(rd_pointer_cry_Z[2]),
	.S(rd_pointer_s[2]),
	.Y(rd_pointer_cry_Y[2]),
	.B(rd_pointer_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[1])
);
defparam \rd_pointer_cry[2] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[3]  (
	.FCO(rd_pointer_cry_Z[3]),
	.S(rd_pointer_s[3]),
	.Y(rd_pointer_cry_Y[3]),
	.B(rd_pointer_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[2])
);
defparam \rd_pointer_cry[3] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[4]  (
	.FCO(rd_pointer_cry_Z[4]),
	.S(rd_pointer_s[4]),
	.Y(rd_pointer_cry_Y[4]),
	.B(rd_pointer_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[3])
);
defparam \rd_pointer_cry[4] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_s[6]  (
	.FCO(rd_pointer_s_FCO[6]),
	.S(rd_pointer_s_Z[6]),
	.Y(rd_pointer_s_Y[6]),
	.B(rd_pointer_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[5])
);
defparam \rd_pointer_s[6] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[5]  (
	.FCO(rd_pointer_cry_Z[5]),
	.S(rd_pointer_s[5]),
	.Y(rd_pointer_cry_Y[5]),
	.B(rd_pointer_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[4])
);
defparam \rd_pointer_cry[5] .INIT=20'h4AA00;
// @14:140
  ARI1 wr_pointer_s_141 (
	.FCO(wr_pointer_s_141_FCO),
	.S(wr_pointer_s_141_S),
	.Y(wr_pointer_s_141_Y),
	.B(wr_pointer_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam wr_pointer_s_141.INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[1]  (
	.FCO(wr_pointer_cry_Z[1]),
	.S(wr_pointer_s[1]),
	.Y(wr_pointer_cry_Y[1]),
	.B(wr_pointer_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_s_141_FCO)
);
defparam \wr_pointer_cry[1] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[2]  (
	.FCO(wr_pointer_cry_Z[2]),
	.S(wr_pointer_s[2]),
	.Y(wr_pointer_cry_Y[2]),
	.B(wr_pointer_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[1])
);
defparam \wr_pointer_cry[2] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[3]  (
	.FCO(wr_pointer_cry_Z[3]),
	.S(wr_pointer_s[3]),
	.Y(wr_pointer_cry_Y[3]),
	.B(wr_pointer_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[2])
);
defparam \wr_pointer_cry[3] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[4]  (
	.FCO(wr_pointer_cry_Z[4]),
	.S(wr_pointer_s[4]),
	.Y(wr_pointer_cry_Y[4]),
	.B(wr_pointer_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[3])
);
defparam \wr_pointer_cry[4] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_s[6]  (
	.FCO(wr_pointer_s_FCO[6]),
	.S(wr_pointer_s_Z[6]),
	.Y(wr_pointer_s_Y[6]),
	.B(wr_pointer_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[5])
);
defparam \wr_pointer_s[6] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[5]  (
	.FCO(wr_pointer_cry_Z[5]),
	.S(wr_pointer_s[5]),
	.Y(wr_pointer_cry_Y[5]),
	.B(wr_pointer_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[4])
);
defparam \wr_pointer_cry[5] .INIT=20'h4AA00;
// @14:133
  CFG4 empty_4 (
	.A(counter_Z[6]),
	.B(counter_Z[5]),
	.C(counter_Z[4]),
	.D(counter_Z[3]),
	.Y(empty_4_Z)
);
defparam empty_4.INIT=16'h0001;
// @14:132
  CFG4 full_4 (
	.A(counter_Z[6]),
	.B(counter_Z[5]),
	.C(counter_Z[4]),
	.D(counter_Z[3]),
	.Y(full_4_Z)
);
defparam full_4.INIT=16'h8000;
// @14:133
  CFG4 empty (
	.A(counter_Z[0]),
	.B(empty_4_Z),
	.C(counter_Z[2]),
	.D(counter_Z[1]),
	.Y(fifo_empty_tx)
);
defparam empty.INIT=16'h0004;
// @16:80
  CFG4 full_4_RNIHM7T3 (
	.A(counter_Z[0]),
	.B(full_4_Z),
	.C(counter_Z[2]),
	.D(counter_Z[1]),
	.Y(fifo_full_tx_i)
);
defparam full_4_RNIHM7T3.INIT=16'h7FFF;
// @14:215
  UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4 ram128_8_pa4 (
	.tx_hold_reg(tx_hold_reg[7:0]),
	.wr_pointer(wr_pointer_Z[6:0]),
	.rd_pointer(rd_pointer_Z[6:0]),
	.data_out_0(data_out_0[7:0]),
	.fifo_write_tx(fifo_write_tx),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.GL0_INST(GL0_INST)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 */

module UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 (
  tx_dout_reg,
  tx_hold_reg,
  fifo_write_tx,
  MSS_HPMS_READY_int,
  GL0_INST,
  fifo_read_tx_i,
  fifo_read_tx,
  fifo_empty_tx,
  fifo_full_tx_i
)
;
output [7:0] tx_dout_reg ;
input [7:0] tx_hold_reg ;
input fifo_write_tx ;
input MSS_HPMS_READY_int ;
input GL0_INST ;
input fifo_read_tx_i ;
input fifo_read_tx ;
output fifo_empty_tx ;
output fifo_full_tx_i ;
wire fifo_write_tx ;
wire MSS_HPMS_READY_int ;
wire GL0_INST ;
wire fifo_read_tx_i ;
wire fifo_read_tx ;
wire fifo_empty_tx ;
wire fifo_full_tx_i ;
wire GND ;
wire VCC ;
// @14:49
  UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128 CoreUART_top_COREUART_0_fifo_128x8_pa4 (
	.tx_hold_reg(tx_hold_reg[7:0]),
	.tx_dout_reg(tx_dout_reg[7:0]),
	.fifo_full_tx_i(fifo_full_tx_i),
	.fifo_empty_tx(fifo_empty_tx),
	.fifo_read_tx(fifo_read_tx),
	.fifo_read_tx_i(fifo_read_tx_i),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.fifo_write_tx(fifo_write_tx)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 */

module UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4_0 (
  rx_byte_in,
  wr_pointer,
  rd_pointer,
  data_out_0,
  fifo_write_rx_1,
  MSS_HPMS_READY_int,
  GL0_INST
)
;
input [7:0] rx_byte_in ;
input [6:0] wr_pointer ;
input [6:0] rd_pointer ;
output [7:0] data_out_0 ;
input fifo_write_rx_1 ;
input MSS_HPMS_READY_int ;
input GL0_INST ;
wire fifo_write_rx_1 ;
wire MSS_HPMS_READY_int ;
wire GL0_INST ;
wire [17:8] DOUT_RAM_0;
wire [17:0] RAM_128x8_B_DOUT_0;
wire RAM_128x8_BUSY_0 ;
wire VCC ;
wire GND ;
wire INV_0_Y ;
// @14:236
  RAM64x18 RAM_128x8 (
	.A_DOUT({DOUT_RAM_0[17:8], data_out_0[7:0]}),
	.B_DOUT(RAM_128x8_B_DOUT_0[17:0]),
	.BUSY(RAM_128x8_BUSY_0),
	.A_ADDR_CLK(GL0_INST),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(MSS_HPMS_READY_int),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({rd_pointer[6:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(GL0_INST),
	.C_ADDR({wr_pointer[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, rx_byte_in[7:0]}),
	.C_WEN(INV_0_Y),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(GND),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
// @14:232
  INV INV_0 (
	.Y(INV_0_Y),
	.A(fifo_write_rx_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4_0 */

module UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128_0 (
  rx_byte_in,
  counter_0,
  rx_dout,
  empty_4_1z,
  full_3_1z,
  full_4_1z,
  empty_0_1z,
  fifo_write_rx_1,
  N_231_i,
  N_232_i,
  fifo_read_rx_0_sqmuxa,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [7:0] rx_byte_in ;
output counter_0 ;
output [7:0] rx_dout ;
output empty_4_1z ;
output full_3_1z ;
output full_4_1z ;
output empty_0_1z ;
input fifo_write_rx_1 ;
input N_231_i ;
input N_232_i ;
input fifo_read_rx_0_sqmuxa ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire counter_0 ;
wire empty_4_1z ;
wire full_3_1z ;
wire full_4_1z ;
wire empty_0_1z ;
wire fifo_write_rx_1 ;
wire N_231_i ;
wire N_232_i ;
wire fifo_read_rx_0_sqmuxa ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [6:0] rd_pointer_Z;
wire [5:0] rd_pointer_s;
wire [6:0] wr_pointer_Z;
wire [5:0] wr_pointer_s;
wire [6:6] rd_pointer_s_Z;
wire [6:6] wr_pointer_s_Z;
wire [7:0] data_out_0;
wire [6:1] counter_Z;
wire [5:1] rd_pointer_cry_Z;
wire [5:1] rd_pointer_cry_Y_0;
wire [6:6] rd_pointer_s_FCO_0;
wire [6:6] rd_pointer_s_Y_0;
wire [5:1] wr_pointer_cry_Z;
wire [5:1] wr_pointer_cry_Y_0;
wire [6:6] wr_pointer_s_FCO_0;
wire [6:6] wr_pointer_s_Y_0;
wire read_n_hold_Z ;
wire read_n_hold_i ;
wire VCC ;
wire GND ;
wire un1_counter_cry_2_0_S_0 ;
wire un1_counter_cry_1_0_S_0 ;
wire un1_counter_cry_0_Y ;
wire un1_counter_s_6_S_0 ;
wire un1_counter_cry_5_0_S_0 ;
wire un1_counter_cry_4_0_S_0 ;
wire un1_counter_cry_3_0_S_0 ;
wire un1_counter_cry_0_Z ;
wire un1_counter_cry_0_S ;
wire un1_counter_cry_1 ;
wire un1_counter_cry_1_0_Y ;
wire un1_counter_cry_2 ;
wire un1_counter_cry_2_0_Y ;
wire un1_counter_cry_3 ;
wire un1_counter_cry_3_0_Y ;
wire un1_counter_cry_4 ;
wire un1_counter_cry_4_0_Y ;
wire un1_counter_s_6_FCO ;
wire un1_counter_s_6_Y ;
wire un1_counter_cry_5 ;
wire un1_counter_cry_5_0_Y ;
wire rd_pointer_s_142_FCO ;
wire rd_pointer_s_142_S ;
wire rd_pointer_s_142_Y ;
wire wr_pointer_s_143_FCO ;
wire wr_pointer_s_143_S ;
wire wr_pointer_s_143_Y ;
  CFG1 \rd_pointer_RNO[0]  (
	.A(rd_pointer_Z[0]),
	.Y(rd_pointer_s[0])
);
defparam \rd_pointer_RNO[0] .INIT=2'h1;
  CFG1 \wr_pointer_RNO[0]  (
	.A(wr_pointer_Z[0]),
	.Y(wr_pointer_s[0])
);
defparam \wr_pointer_RNO[0] .INIT=2'h1;
  CFG1 read_n_hold_RNIIARM4 (
	.A(read_n_hold_Z),
	.Y(read_n_hold_i)
);
defparam read_n_hold_RNIIARM4.INIT=2'h1;
// @14:140
  SLE \rd_pointer[6]  (
	.Q(rd_pointer_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s_Z[6]),
	.EN(fifo_read_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[5]  (
	.Q(rd_pointer_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[5]),
	.EN(fifo_read_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[4]  (
	.Q(rd_pointer_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[4]),
	.EN(fifo_read_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[3]  (
	.Q(rd_pointer_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[3]),
	.EN(fifo_read_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[2]  (
	.Q(rd_pointer_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[2]),
	.EN(fifo_read_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[1]  (
	.Q(rd_pointer_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[1]),
	.EN(fifo_read_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \rd_pointer[0]  (
	.Q(rd_pointer_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rd_pointer_s[0]),
	.EN(fifo_read_rx_0_sqmuxa),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[6]  (
	.Q(wr_pointer_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s_Z[6]),
	.EN(N_232_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[5]  (
	.Q(wr_pointer_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[5]),
	.EN(N_232_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[4]  (
	.Q(wr_pointer_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[4]),
	.EN(N_232_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[3]  (
	.Q(wr_pointer_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[3]),
	.EN(N_232_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[2]  (
	.Q(wr_pointer_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[2]),
	.EN(N_232_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[1]  (
	.Q(wr_pointer_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[1]),
	.EN(N_232_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \wr_pointer[0]  (
	.Q(wr_pointer_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(wr_pointer_s[0]),
	.EN(N_232_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE read_n_hold (
	.Q(read_n_hold_Z),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_231_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[7]  (
	.Q(rx_dout[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[7]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[6]  (
	.Q(rx_dout[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[6]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[5]  (
	.Q(rx_dout[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[5]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[4]  (
	.Q(rx_dout[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[4]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[3]  (
	.Q(rx_dout[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[3]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[2]  (
	.Q(rx_dout[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[2]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[1]  (
	.Q(rx_dout[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[1]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:194
  SLE \data_out[0]  (
	.Q(rx_dout[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(data_out_0[0]),
	.EN(read_n_hold_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[2]  (
	.Q(counter_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_2_0_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[1]  (
	.Q(counter_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_1_0_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[0]  (
	.Q(counter_0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[6]  (
	.Q(counter_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_s_6_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[5]  (
	.Q(counter_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_5_0_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[4]  (
	.Q(counter_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_4_0_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:140
  SLE \counter[3]  (
	.Q(counter_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(un1_counter_cry_3_0_S_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @14:165
  ARI1 un1_counter_cry_0 (
	.FCO(un1_counter_cry_0_Z),
	.S(un1_counter_cry_0_S),
	.Y(un1_counter_cry_0_Y),
	.B(fifo_read_rx_0_sqmuxa),
	.C(fifo_write_rx_1),
	.D(GND),
	.A(counter_0),
	.FCI(GND)
);
defparam un1_counter_cry_0.INIT=20'h56699;
// @14:165
  ARI1 un1_counter_cry_1_0 (
	.FCO(un1_counter_cry_1),
	.S(un1_counter_cry_1_0_S_0),
	.Y(un1_counter_cry_1_0_Y),
	.B(fifo_write_rx_1),
	.C(counter_Z[1]),
	.D(GND),
	.A(fifo_read_rx_0_sqmuxa),
	.FCI(un1_counter_cry_0_Z)
);
defparam un1_counter_cry_1_0.INIT=20'h566CC;
// @14:165
  ARI1 un1_counter_cry_2_0 (
	.FCO(un1_counter_cry_2),
	.S(un1_counter_cry_2_0_S_0),
	.Y(un1_counter_cry_2_0_Y),
	.B(fifo_write_rx_1),
	.C(counter_Z[2]),
	.D(GND),
	.A(fifo_read_rx_0_sqmuxa),
	.FCI(un1_counter_cry_1)
);
defparam un1_counter_cry_2_0.INIT=20'h566CC;
// @14:165
  ARI1 un1_counter_cry_3_0 (
	.FCO(un1_counter_cry_3),
	.S(un1_counter_cry_3_0_S_0),
	.Y(un1_counter_cry_3_0_Y),
	.B(fifo_write_rx_1),
	.C(counter_Z[3]),
	.D(GND),
	.A(fifo_read_rx_0_sqmuxa),
	.FCI(un1_counter_cry_2)
);
defparam un1_counter_cry_3_0.INIT=20'h566CC;
// @14:165
  ARI1 un1_counter_cry_4_0 (
	.FCO(un1_counter_cry_4),
	.S(un1_counter_cry_4_0_S_0),
	.Y(un1_counter_cry_4_0_Y),
	.B(fifo_write_rx_1),
	.C(counter_Z[4]),
	.D(GND),
	.A(fifo_read_rx_0_sqmuxa),
	.FCI(un1_counter_cry_3)
);
defparam un1_counter_cry_4_0.INIT=20'h566CC;
// @14:165
  ARI1 un1_counter_s_6 (
	.FCO(un1_counter_s_6_FCO),
	.S(un1_counter_s_6_S_0),
	.Y(un1_counter_s_6_Y),
	.B(fifo_read_rx_0_sqmuxa),
	.C(fifo_write_rx_1),
	.D(counter_Z[6]),
	.A(VCC),
	.FCI(un1_counter_cry_5)
);
defparam un1_counter_s_6.INIT=20'h47800;
// @14:165
  ARI1 un1_counter_cry_5_0 (
	.FCO(un1_counter_cry_5),
	.S(un1_counter_cry_5_0_S_0),
	.Y(un1_counter_cry_5_0_Y),
	.B(fifo_write_rx_1),
	.C(counter_Z[5]),
	.D(GND),
	.A(fifo_read_rx_0_sqmuxa),
	.FCI(un1_counter_cry_4)
);
defparam un1_counter_cry_5_0.INIT=20'h566CC;
// @14:140
  ARI1 rd_pointer_s_142 (
	.FCO(rd_pointer_s_142_FCO),
	.S(rd_pointer_s_142_S),
	.Y(rd_pointer_s_142_Y),
	.B(rd_pointer_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam rd_pointer_s_142.INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[1]  (
	.FCO(rd_pointer_cry_Z[1]),
	.S(rd_pointer_s[1]),
	.Y(rd_pointer_cry_Y_0[1]),
	.B(rd_pointer_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_s_142_FCO)
);
defparam \rd_pointer_cry[1] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[2]  (
	.FCO(rd_pointer_cry_Z[2]),
	.S(rd_pointer_s[2]),
	.Y(rd_pointer_cry_Y_0[2]),
	.B(rd_pointer_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[1])
);
defparam \rd_pointer_cry[2] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[3]  (
	.FCO(rd_pointer_cry_Z[3]),
	.S(rd_pointer_s[3]),
	.Y(rd_pointer_cry_Y_0[3]),
	.B(rd_pointer_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[2])
);
defparam \rd_pointer_cry[3] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[4]  (
	.FCO(rd_pointer_cry_Z[4]),
	.S(rd_pointer_s[4]),
	.Y(rd_pointer_cry_Y_0[4]),
	.B(rd_pointer_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[3])
);
defparam \rd_pointer_cry[4] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_s[6]  (
	.FCO(rd_pointer_s_FCO_0[6]),
	.S(rd_pointer_s_Z[6]),
	.Y(rd_pointer_s_Y_0[6]),
	.B(rd_pointer_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[5])
);
defparam \rd_pointer_s[6] .INIT=20'h4AA00;
// @14:140
  ARI1 \rd_pointer_cry[5]  (
	.FCO(rd_pointer_cry_Z[5]),
	.S(rd_pointer_s[5]),
	.Y(rd_pointer_cry_Y_0[5]),
	.B(rd_pointer_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(rd_pointer_cry_Z[4])
);
defparam \rd_pointer_cry[5] .INIT=20'h4AA00;
// @14:140
  ARI1 wr_pointer_s_143 (
	.FCO(wr_pointer_s_143_FCO),
	.S(wr_pointer_s_143_S),
	.Y(wr_pointer_s_143_Y),
	.B(wr_pointer_Z[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam wr_pointer_s_143.INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[1]  (
	.FCO(wr_pointer_cry_Z[1]),
	.S(wr_pointer_s[1]),
	.Y(wr_pointer_cry_Y_0[1]),
	.B(wr_pointer_Z[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_s_143_FCO)
);
defparam \wr_pointer_cry[1] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[2]  (
	.FCO(wr_pointer_cry_Z[2]),
	.S(wr_pointer_s[2]),
	.Y(wr_pointer_cry_Y_0[2]),
	.B(wr_pointer_Z[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[1])
);
defparam \wr_pointer_cry[2] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[3]  (
	.FCO(wr_pointer_cry_Z[3]),
	.S(wr_pointer_s[3]),
	.Y(wr_pointer_cry_Y_0[3]),
	.B(wr_pointer_Z[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[2])
);
defparam \wr_pointer_cry[3] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[4]  (
	.FCO(wr_pointer_cry_Z[4]),
	.S(wr_pointer_s[4]),
	.Y(wr_pointer_cry_Y_0[4]),
	.B(wr_pointer_Z[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[3])
);
defparam \wr_pointer_cry[4] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_s[6]  (
	.FCO(wr_pointer_s_FCO_0[6]),
	.S(wr_pointer_s_Z[6]),
	.Y(wr_pointer_s_Y_0[6]),
	.B(wr_pointer_Z[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[5])
);
defparam \wr_pointer_s[6] .INIT=20'h4AA00;
// @14:140
  ARI1 \wr_pointer_cry[5]  (
	.FCO(wr_pointer_cry_Z[5]),
	.S(wr_pointer_s[5]),
	.Y(wr_pointer_cry_Y_0[5]),
	.B(wr_pointer_Z[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(wr_pointer_cry_Z[4])
);
defparam \wr_pointer_cry[5] .INIT=20'h4AA00;
// @14:133
  CFG2 empty_0 (
	.A(counter_Z[5]),
	.B(counter_Z[6]),
	.Y(empty_0_1z)
);
defparam empty_0.INIT=4'h1;
// @14:132
  CFG4 full_4 (
	.A(counter_Z[4]),
	.B(counter_Z[3]),
	.C(counter_Z[2]),
	.D(counter_Z[1]),
	.Y(full_4_1z)
);
defparam full_4.INIT=16'h8000;
// @14:132
  CFG3 full_3 (
	.A(counter_Z[6]),
	.B(counter_Z[5]),
	.C(counter_0),
	.Y(full_3_1z)
);
defparam full_3.INIT=8'h80;
// @14:133
  CFG4 empty_4 (
	.A(counter_Z[4]),
	.B(counter_Z[3]),
	.C(counter_Z[2]),
	.D(counter_Z[1]),
	.Y(empty_4_1z)
);
defparam empty_4.INIT=16'h0001;
// @14:215
  UART_INT1_sb_CoreUARTapb_0_0_ram128x8_pa4_0 ram128_8_pa4 (
	.rx_byte_in(rx_byte_in[7:0]),
	.wr_pointer(wr_pointer_Z[6:0]),
	.rd_pointer(rd_pointer_Z[6:0]),
	.data_out_0(data_out_0[7:0]),
	.fifo_write_rx_1(fifo_write_rx_1),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.GL0_INST(GL0_INST)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128_0 */

module UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8_0 (
  rx_dout,
  counter_0,
  rx_byte_in,
  MSS_HPMS_READY_int,
  GL0_INST,
  fifo_read_rx_0_sqmuxa,
  N_232_i,
  N_231_i,
  fifo_write_rx_1,
  empty_0,
  full_4,
  full_3,
  empty_4
)
;
output [7:0] rx_dout ;
output counter_0 ;
input [7:0] rx_byte_in ;
input MSS_HPMS_READY_int ;
input GL0_INST ;
input fifo_read_rx_0_sqmuxa ;
input N_232_i ;
input N_231_i ;
input fifo_write_rx_1 ;
output empty_0 ;
output full_4 ;
output full_3 ;
output empty_4 ;
wire counter_0 ;
wire MSS_HPMS_READY_int ;
wire GL0_INST ;
wire fifo_read_rx_0_sqmuxa ;
wire N_232_i ;
wire N_231_i ;
wire fifo_write_rx_1 ;
wire empty_0 ;
wire full_4 ;
wire full_3 ;
wire empty_4 ;
wire GND ;
wire VCC ;
// @14:49
  UART_INT1_sb_CoreUARTapb_0_0_fifo_ctrl_128_0 CoreUART_top_COREUART_0_fifo_128x8_pa4 (
	.rx_byte_in(rx_byte_in[7:0]),
	.counter_0(counter_0),
	.rx_dout(rx_dout[7:0]),
	.empty_4_1z(empty_4),
	.full_3_1z(full_3),
	.full_4_1z(full_4),
	.empty_0_1z(empty_0),
	.fifo_write_rx_1(fifo_write_rx_1),
	.N_231_i(N_231_i),
	.N_232_i(N_232_i),
	.fifo_read_rx_0_sqmuxa(fifo_read_rx_0_sqmuxa),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8_0 */

module UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s (
  controlReg2,
  controlReg1,
  data_out,
  rx_byte,
  CoreAPB3_0_APBmslave0_PADDR_0,
  CoreAPB3_0_APBmslave0_PWDATA,
  rx_dout_reg,
  CoreUARTapb_0_0_FRAMING_ERR,
  RX_c,
  CoreUARTapb_0_0_TXRDY,
  TX_c,
  bit8,
  N_71_1,
  CoreAPB3_0_APBmslave0_PWRITE,
  CoreAPB3_0_APBmslave0_PENABLE,
  CoreUARTapb_0_0_PARITY_ERR,
  controlReg15_1,
  CoreAPB3_0_APBmslave0_PSELx,
  un1_WEn_1,
  CoreUARTapb_0_0_OVERFLOW,
  CoreUARTapb_0_0_RXRDY,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [7:1] controlReg2 ;
input [7:0] controlReg1 ;
output [7:5] data_out ;
output [4:0] rx_byte ;
input CoreAPB3_0_APBmslave0_PADDR_0 ;
input [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
output [4:0] rx_dout_reg ;
output CoreUARTapb_0_0_FRAMING_ERR ;
input RX_c ;
output CoreUARTapb_0_0_TXRDY ;
output TX_c ;
input bit8 ;
input N_71_1 ;
input CoreAPB3_0_APBmslave0_PWRITE ;
input CoreAPB3_0_APBmslave0_PENABLE ;
output CoreUARTapb_0_0_PARITY_ERR ;
input controlReg15_1 ;
input CoreAPB3_0_APBmslave0_PSELx ;
input un1_WEn_1 ;
output CoreUARTapb_0_0_OVERFLOW ;
output CoreUARTapb_0_0_RXRDY ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire CoreAPB3_0_APBmslave0_PADDR_0 ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire RX_c ;
wire CoreUARTapb_0_0_TXRDY ;
wire TX_c ;
wire bit8 ;
wire N_71_1 ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire controlReg15_1 ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire un1_WEn_1 ;
wire CoreUARTapb_0_0_OVERFLOW ;
wire CoreUARTapb_0_0_RXRDY ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [1:0] rx_state_Z;
wire [0:0] rx_state_ns;
wire [7:0] rx_dout;
wire [7:0] tx_hold_reg_Z;
wire [7:5] rx_dout_reg_Z;
wire [7:0] rx_byte_in_Z;
wire [7:5] rx_byte_Z;
wire [0:0] rx_state_ns_0_a3_0_3;
wire [0:0] counter;
wire [7:0] tx_dout_reg;
wire rx_dout_reg_empty_Z ;
wire rx_dout_reg_empty_i ;
wire clear_parity ;
wire VCC ;
wire clear_parity_reg0 ;
wire GND ;
wire fifo_write_tx_Z ;
wire tx_hold_reg4_i ;
wire clear_parity_en ;
wire RXRDY6 ;
wire overflow_reg8_Z ;
wire un1_clear_overflow_Z ;
wire rx_dout_reg5 ;
wire rx_dout_reg_empty_1_sqmuxa_i_Z ;
wire N_114_i ;
wire rx_dout_reg5_i ;
wire tx_hold_reg4 ;
wire next_rx_state5_Z ;
wire N_231_i ;
wire full_3 ;
wire full_4 ;
wire fifo_write ;
wire N_232_i ;
wire clear_overflow_1_Z ;
wire stop_strobe ;
wire fifo_read_rx_0_sqmuxa ;
wire fifo_write_rx_1_Z ;
wire empty_0 ;
wire empty_4 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire xmit_pulse ;
wire xmit_clock ;
wire baud_clock ;
wire fifo_empty_tx ;
wire fifo_full_tx_i ;
wire fifo_read_tx_i ;
wire fifo_read_tx ;
  CFG1 \genblk1.RXRDY_RNO  (
	.A(rx_dout_reg_empty_Z),
	.Y(rx_dout_reg_empty_i)
);
defparam \genblk1.RXRDY_RNO .INIT=2'h1;
// @17:257
  SLE clear_parity_reg (
	.Q(clear_parity),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(clear_parity_reg0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:287
  SLE \rx_state[0]  (
	.Q(rx_state_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE fifo_write_tx (
	.Q(fifo_write_tx_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(tx_hold_reg4_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:272
  SLE clear_framing_error_reg0 (
	.Q(clear_parity_reg0),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(clear_parity_en),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:228
  SLE \genblk1.RXRDY  (
	.Q(CoreUARTapb_0_0_RXRDY),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout_reg_empty_i),
	.EN(RXRDY6),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:360
  SLE overflow_reg (
	.Q(CoreUARTapb_0_0_OVERFLOW),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(overflow_reg8_Z),
	.EN(un1_clear_overflow_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:335
  SLE rx_dout_reg_empty (
	.Q(rx_dout_reg_empty_Z),
	.ADn(GND),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout_reg5),
	.EN(rx_dout_reg_empty_1_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:287
  SLE \rx_state[1]  (
	.Q(rx_state_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(N_114_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg_Z[4]  (
	.Q(rx_dout_reg[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[4]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg_Z[3]  (
	.Q(rx_dout_reg[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[3]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg_Z[2]  (
	.Q(rx_dout_reg[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[2]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg_Z[1]  (
	.Q(rx_dout_reg[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[1]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg_Z[0]  (
	.Q(rx_dout_reg[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[0]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[7]  (
	.Q(tx_hold_reg_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[6]  (
	.Q(tx_hold_reg_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[5]  (
	.Q(tx_hold_reg_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[4]  (
	.Q(tx_hold_reg_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[3]  (
	.Q(tx_hold_reg_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[2]  (
	.Q(tx_hold_reg_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[1]  (
	.Q(tx_hold_reg_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:154
  SLE \tx_hold_reg[0]  (
	.Q(tx_hold_reg_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(tx_hold_reg4),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg[7]  (
	.Q(rx_dout_reg_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[7]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg[6]  (
	.Q(rx_dout_reg_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[6]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:320
  SLE \rx_dout_reg[5]  (
	.Q(rx_dout_reg_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(rx_dout[5]),
	.EN(rx_dout_reg5_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @17:164
  CFG4 \reg_write.tx_hold_reg4_i_0  (
	.A(un1_WEn_1),
	.B(CoreAPB3_0_APBmslave0_PADDR_0),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(controlReg15_1),
	.Y(tx_hold_reg4_i)
);
defparam \reg_write.tx_hold_reg4_i_0 .INIT=16'hDFFF;
// @17:313
  CFG2 rx_dout_reg5_0_i (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.Y(rx_dout_reg5_i)
);
defparam rx_dout_reg5_0_i.INIT=4'h8;
// @17:306
  CFG3 fifo_read_rx_0_sqmuxa_0_a2_i (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(next_rx_state5_Z),
	.Y(N_231_i)
);
defparam fifo_read_rx_0_sqmuxa_0_a2_i.INIT=8'hEF;
// @17:389
  CFG4 fifo_write_rx_1_i (
	.A(full_3),
	.B(full_4),
	.C(fifo_write),
	.D(CoreUARTapb_0_0_PARITY_ERR),
	.Y(N_232_i)
);
defparam fifo_write_rx_1_i.INIT=16'h0007;
// @17:313
  CFG2 rx_dout_reg5_0 (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.Y(rx_dout_reg5)
);
defparam rx_dout_reg5_0.INIT=4'h7;
// @17:208
  CFG2 \rx_byte_in[1]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte[1]),
	.Y(rx_byte_in_Z[1])
);
defparam \rx_byte_in[1] .INIT=4'h4;
// @17:208
  CFG2 \rx_byte_in[3]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte[3]),
	.Y(rx_byte_in_Z[3])
);
defparam \rx_byte_in[3] .INIT=4'h4;
// @17:208
  CFG2 \rx_byte_in[4]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte[4]),
	.Y(rx_byte_in_Z[4])
);
defparam \rx_byte_in[4] .INIT=4'h4;
// @17:208
  CFG2 \rx_byte_in[5]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte_Z[5]),
	.Y(rx_byte_in_Z[5])
);
defparam \rx_byte_in[5] .INIT=4'h4;
// @17:208
  CFG2 \rx_byte_in[6]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte_Z[6]),
	.Y(rx_byte_in_Z[6])
);
defparam \rx_byte_in[6] .INIT=4'h4;
// @17:208
  CFG2 \rx_byte_in[7]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte_Z[7]),
	.Y(rx_byte_in_Z[7])
);
defparam \rx_byte_in[7] .INIT=4'h4;
// @17:287
  CFG2 \rx_state_ns_0_x3[1]  (
	.A(rx_state_Z[0]),
	.B(rx_state_Z[1]),
	.Y(N_114_i)
);
defparam \rx_state_ns_0_x3[1] .INIT=4'h6;
// @17:208
  CFG2 \rx_byte_in[2]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte[2]),
	.Y(rx_byte_in_Z[2])
);
defparam \rx_byte_in[2] .INIT=4'h4;
// @17:208
  CFG2 \rx_byte_in[0]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(rx_byte[0]),
	.Y(rx_byte_in_Z[0])
);
defparam \rx_byte_in[0] .INIT=4'h4;
// @17:188
  CFG3 \DATA_OUT[5]  (
	.A(rx_byte_Z[5]),
	.B(CoreUARTapb_0_0_PARITY_ERR),
	.C(rx_dout_reg_Z[5]),
	.Y(data_out[5])
);
defparam \DATA_OUT[5] .INIT=8'hB8;
// @17:188
  CFG3 \DATA_OUT[6]  (
	.A(rx_byte_Z[6]),
	.B(CoreUARTapb_0_0_PARITY_ERR),
	.C(rx_dout_reg_Z[6]),
	.Y(data_out[6])
);
defparam \DATA_OUT[6] .INIT=8'hB8;
// @17:188
  CFG3 \DATA_OUT[7]  (
	.A(rx_byte_Z[7]),
	.B(CoreUARTapb_0_0_PARITY_ERR),
	.C(rx_dout_reg_Z[7]),
	.Y(data_out[7])
);
defparam \DATA_OUT[7] .INIT=8'hB8;
// @17:206
  CFG3 clear_overflow_1 (
	.A(CoreAPB3_0_APBmslave0_PENABLE),
	.B(CoreAPB3_0_APBmslave0_PWRITE),
	.C(CoreAPB3_0_APBmslave0_PADDR_0),
	.Y(clear_overflow_1_Z)
);
defparam clear_overflow_1.INIT=8'h02;
// @17:247
  CFG3 \genblk1.RXRDY6  (
	.A(rx_state_ns_0_a3_0_3[0]),
	.B(stop_strobe),
	.C(rx_dout_reg_empty_Z),
	.Y(RXRDY6)
);
defparam \genblk1.RXRDY6 .INIT=8'hFE;
// @17:306
  CFG3 fifo_read_rx_0_sqmuxa_0_a2 (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(next_rx_state5_Z),
	.Y(fifo_read_rx_0_sqmuxa)
);
defparam fifo_read_rx_0_sqmuxa_0_a2.INIT=8'h10;
// @17:287
  CFG3 \rx_state_ns_0_a2[0]  (
	.A(rx_state_Z[1]),
	.B(rx_state_Z[0]),
	.C(next_rx_state5_Z),
	.Y(rx_state_ns[0])
);
defparam \rx_state_ns_0_a2[0] .INIT=8'h32;
// @17:389
  CFG4 fifo_write_rx_1 (
	.A(full_3),
	.B(full_4),
	.C(fifo_write),
	.D(CoreUARTapb_0_0_PARITY_ERR),
	.Y(fifo_write_rx_1_Z)
);
defparam fifo_write_rx_1.INIT=16'hFFF8;
// @17:164
  CFG4 \reg_write.tx_hold_reg4  (
	.A(un1_WEn_1),
	.B(CoreAPB3_0_APBmslave0_PADDR_0),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(controlReg15_1),
	.Y(tx_hold_reg4)
);
defparam \reg_write.tx_hold_reg4 .INIT=16'h2000;
// @17:369
  CFG3 overflow_reg8 (
	.A(fifo_write),
	.B(full_3),
	.C(full_4),
	.Y(overflow_reg8_Z)
);
defparam overflow_reg8.INIT=8'h40;
// @17:306
  CFG4 next_rx_state5 (
	.A(empty_0),
	.B(empty_4),
	.C(rx_dout_reg_empty_Z),
	.D(counter[0]),
	.Y(next_rx_state5_Z)
);
defparam next_rx_state5.INIT=16'hF070;
// @17:148
  CFG4 un1_clear_overflow (
	.A(overflow_reg8_Z),
	.B(clear_overflow_1_Z),
	.C(N_71_1),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(un1_clear_overflow_Z)
);
defparam un1_clear_overflow.INIT=16'hEAAA;
// @17:335
  CFG4 rx_dout_reg_empty_1_sqmuxa_i (
	.A(rx_dout_reg5),
	.B(clear_overflow_1_Z),
	.C(N_71_1),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(rx_dout_reg_empty_1_sqmuxa_i_Z)
);
defparam rx_dout_reg_empty_1_sqmuxa_i.INIT=16'hD555;
// @17:395
  UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s make_CLOCK_GEN (
	.controlReg2(controlReg2[7:3]),
	.controlReg1(controlReg1[7:0]),
	.xmit_pulse_1z(xmit_pulse),
	.xmit_clock_1z(xmit_clock),
	.baud_clock(baud_clock),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @17:403
  UART_INT1_sb_CoreUARTapb_0_0_Tx_async_1s_0s_1s_2s_3s_4s_5s_6s make_TX (
	.controlReg2(controlReg2[2:1]),
	.tx_dout_reg(tx_dout_reg[7:0]),
	.bit8(bit8),
	.fifo_empty_tx(fifo_empty_tx),
	.baud_clock(baud_clock),
	.xmit_clock(xmit_clock),
	.xmit_pulse(xmit_pulse),
	.TX_c(TX_c),
	.fifo_full_tx_i(fifo_full_tx_i),
	.CoreUARTapb_0_0_TXRDY(CoreUARTapb_0_0_TXRDY),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.fifo_read_tx_i(fifo_read_tx_i),
	.fifo_read_tx(fifo_read_tx)
);
// @17:421
  UART_INT1_sb_CoreUARTapb_0_0_Rx_async_1s_0s_1s_2s make_RX (
	.controlReg2(controlReg2[2:1]),
	.rx_state_ns_0_a3_0_3_0(rx_state_ns_0_a3_0_3[0]),
	.rx_byte({rx_byte_Z[7:5], rx_byte[4:0]}),
	.bit8(bit8),
	.RX_c(RX_c),
	.CoreUARTapb_0_0_PARITY_ERR(CoreUARTapb_0_0_PARITY_ERR),
	.baud_clock(baud_clock),
	.stop_strobe_1z(stop_strobe),
	.CoreUARTapb_0_0_FRAMING_ERR(CoreUARTapb_0_0_FRAMING_ERR),
	.clear_parity_en_1z(clear_parity_en),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.fifo_write_1z(fifo_write),
	.clear_parity(clear_parity)
);
// @17:449
  UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8 \genblk2.tx_fifo  (
	.tx_dout_reg(tx_dout_reg[7:0]),
	.tx_hold_reg(tx_hold_reg_Z[7:0]),
	.fifo_write_tx(fifo_write_tx_Z),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.GL0_INST(GL0_INST),
	.fifo_read_tx_i(fifo_read_tx_i),
	.fifo_read_tx(fifo_read_tx),
	.fifo_empty_tx(fifo_empty_tx),
	.fifo_full_tx_i(fifo_full_tx_i)
);
// @17:457
  UART_INT1_sb_CoreUARTapb_0_0_fifo_256x8_0 \genblk3.rx_fifo  (
	.rx_dout(rx_dout[7:0]),
	.counter_0(counter[0]),
	.rx_byte_in(rx_byte_in_Z[7:0]),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int),
	.GL0_INST(GL0_INST),
	.fifo_read_rx_0_sqmuxa(fifo_read_rx_0_sqmuxa),
	.N_232_i(N_232_i),
	.N_231_i(N_231_i),
	.fifo_write_rx_1(fifo_write_rx_1_Z),
	.empty_0(empty_0),
	.full_4(full_4),
	.full_3(full_3),
	.empty_4(empty_4)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s */

module UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s (
  CoreAPB3_0_APBmslave0_PADDR,
  CoreAPB3_0_APBmslave0_PRDATA,
  CoreAPB3_0_APBmslave0_PWDATA,
  TX_c,
  RX_c,
  CoreAPB3_0_APBmslave0_PSELx,
  CoreUARTapb_0_0_TXRDY,
  CoreUARTapb_0_0_RXRDY,
  CoreUARTapb_0_0_FRAMING_ERR,
  CoreUARTapb_0_0_OVERFLOW,
  un1_WEn_1,
  CoreAPB3_0_APBmslave0_PENABLE,
  CoreAPB3_0_APBmslave0_PWRITE,
  CoreUARTapb_0_0_PARITY_ERR,
  GL0_INST,
  MSS_HPMS_READY_int
)
;
input [4:2] CoreAPB3_0_APBmslave0_PADDR ;
output [7:0] CoreAPB3_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
output TX_c ;
input RX_c ;
input CoreAPB3_0_APBmslave0_PSELx ;
output CoreUARTapb_0_0_TXRDY ;
output CoreUARTapb_0_0_RXRDY ;
output CoreUARTapb_0_0_FRAMING_ERR ;
output CoreUARTapb_0_0_OVERFLOW ;
output un1_WEn_1 ;
input CoreAPB3_0_APBmslave0_PENABLE ;
input CoreAPB3_0_APBmslave0_PWRITE ;
output CoreUARTapb_0_0_PARITY_ERR ;
input GL0_INST ;
input MSS_HPMS_READY_int ;
wire TX_c ;
wire RX_c ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreUARTapb_0_0_TXRDY ;
wire CoreUARTapb_0_0_RXRDY ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire CoreUARTapb_0_0_OVERFLOW ;
wire un1_WEn_1 ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire GL0_INST ;
wire MSS_HPMS_READY_int ;
wire [7:0] NxtPrdata;
wire [7:0] controlReg1_Z;
wire [7:1] controlReg2_Z;
wire [4:0] NxtPrdata_5_1_0_co1;
wire [4:0] NxtPrdata_5_1_0_wmux_0_S;
wire [4:0] NxtPrdata_5_1_0_y0;
wire [4:0] NxtPrdata_5_1_0_co0;
wire [4:0] NxtPrdata_5_1_0_wmux_S;
wire [2:2] NxtPrdata_5_1_1_Z;
wire [2:2] NxtPrdata_5_1_Z;
wire [4:0] rx_dout_reg;
wire [4:0] rx_byte;
wire [7:5] data_out;
wire [7:5] NxtPrdata_2;
wire VCC ;
wire un1_NxtPrdata23_i ;
wire GND ;
wire controlReg15 ;
wire controlReg25 ;
wire bit8 ;
wire N_53 ;
wire N_61 ;
wire N_50 ;
wire N_58 ;
wire N_51 ;
wire N_59 ;
wire N_54 ;
wire N_62 ;
wire N_71_1 ;
wire controlReg15_1 ;
wire un1_NxtPrdata23_0_Z ;
wire controlReg25_3 ;
// @18:226
  SLE \iPRDATA[4]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[4]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[3]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[3]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[2]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[2]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[1]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[1]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[0]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[0]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[3]  (
	.Q(controlReg1_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[2]  (
	.Q(controlReg1_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[1]  (
	.Q(controlReg1_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[0]  (
	.Q(controlReg1_Z[0]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[7]  (
	.Q(controlReg2_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[6]  (
	.Q(controlReg2_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[5]  (
	.Q(controlReg2_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[4]  (
	.Q(controlReg2_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[3]  (
	.Q(controlReg2_Z[3]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[3]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[2]  (
	.Q(controlReg2_Z[2]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[2]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[1]  (
	.Q(controlReg2_Z[1]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[1]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:262
  SLE \controlReg2[0]  (
	.Q(bit8),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.EN(controlReg25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[7]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[7]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[6]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[6]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:226
  SLE \iPRDATA[5]  (
	.Q(CoreAPB3_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(NxtPrdata[5]),
	.EN(un1_NxtPrdata23_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[7]  (
	.Q(controlReg1_Z[7]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[7]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[6]  (
	.Q(controlReg1_Z[6]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[6]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[5]  (
	.Q(controlReg1_Z[5]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[5]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:241
  SLE \controlReg1[4]  (
	.Q(controlReg1_Z[4]),
	.ADn(VCC),
	.ALn(MSS_HPMS_READY_int),
	.CLK(GL0_INST),
	.D(CoreAPB3_0_APBmslave0_PWDATA[4]),
	.EN(controlReg15),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux_0[3]  (
	.FCO(NxtPrdata_5_1_0_co1[3]),
	.S(NxtPrdata_5_1_0_wmux_0_S[3]),
	.Y(NxtPrdata[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(controlReg1_Z[3]),
	.D(controlReg2_Z[3]),
	.A(NxtPrdata_5_1_0_y0[3]),
	.FCI(NxtPrdata_5_1_0_co0[3])
);
defparam \NxtPrdata_5_1_0_wmux_0[3] .INIT=20'h0F588;
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux[3]  (
	.FCO(NxtPrdata_5_1_0_co0[3]),
	.S(NxtPrdata_5_1_0_wmux_S[3]),
	.Y(NxtPrdata_5_1_0_y0[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(N_53),
	.D(N_61),
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.FCI(VCC)
);
defparam \NxtPrdata_5_1_0_wmux[3] .INIT=20'h0FA44;
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux_0[0]  (
	.FCO(NxtPrdata_5_1_0_co1[0]),
	.S(NxtPrdata_5_1_0_wmux_0_S[0]),
	.Y(NxtPrdata[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(controlReg1_Z[0]),
	.D(bit8),
	.A(NxtPrdata_5_1_0_y0[0]),
	.FCI(NxtPrdata_5_1_0_co0[0])
);
defparam \NxtPrdata_5_1_0_wmux_0[0] .INIT=20'h0F588;
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux[0]  (
	.FCO(NxtPrdata_5_1_0_co0[0]),
	.S(NxtPrdata_5_1_0_wmux_S[0]),
	.Y(NxtPrdata_5_1_0_y0[0]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(N_50),
	.D(N_58),
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.FCI(VCC)
);
defparam \NxtPrdata_5_1_0_wmux[0] .INIT=20'h0FA44;
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux_0[1]  (
	.FCO(NxtPrdata_5_1_0_co1[1]),
	.S(NxtPrdata_5_1_0_wmux_0_S[1]),
	.Y(NxtPrdata[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(controlReg1_Z[1]),
	.D(controlReg2_Z[1]),
	.A(NxtPrdata_5_1_0_y0[1]),
	.FCI(NxtPrdata_5_1_0_co0[1])
);
defparam \NxtPrdata_5_1_0_wmux_0[1] .INIT=20'h0F588;
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux[1]  (
	.FCO(NxtPrdata_5_1_0_co0[1]),
	.S(NxtPrdata_5_1_0_wmux_S[1]),
	.Y(NxtPrdata_5_1_0_y0[1]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(N_51),
	.D(N_59),
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.FCI(VCC)
);
defparam \NxtPrdata_5_1_0_wmux[1] .INIT=20'h0FA44;
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux_0[4]  (
	.FCO(NxtPrdata_5_1_0_co1[4]),
	.S(NxtPrdata_5_1_0_wmux_0_S[4]),
	.Y(NxtPrdata[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(controlReg1_Z[4]),
	.D(controlReg2_Z[4]),
	.A(NxtPrdata_5_1_0_y0[4]),
	.FCI(NxtPrdata_5_1_0_co0[4])
);
defparam \NxtPrdata_5_1_0_wmux_0[4] .INIT=20'h0F588;
// @18:204
  ARI1 \NxtPrdata_5_1_0_wmux[4]  (
	.FCO(NxtPrdata_5_1_0_co0[4]),
	.S(NxtPrdata_5_1_0_wmux_S[4]),
	.Y(NxtPrdata_5_1_0_y0[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(N_54),
	.D(N_62),
	.A(CoreAPB3_0_APBmslave0_PADDR[2]),
	.FCI(VCC)
);
defparam \NxtPrdata_5_1_0_wmux[4] .INIT=20'h0FA44;
// @18:204
  CFG4 \NxtPrdata_5_1[2]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(NxtPrdata_5_1_1_Z[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(NxtPrdata_5_1_Z[2])
);
defparam \NxtPrdata_5_1[2] .INIT=16'hCC06;
// @18:204
  CFG4 \NxtPrdata_5_1_1[2]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(rx_dout_reg[2]),
	.D(rx_byte[2]),
	.Y(NxtPrdata_5_1_1_Z[2])
);
defparam \NxtPrdata_5_1_1[2] .INIT=16'h4567;
// @18:204
  CFG4 \NxtPrdata_5_2[2]  (
	.A(controlReg2_Z[2]),
	.B(controlReg1_Z[2]),
	.C(NxtPrdata_5_1_Z[2]),
	.D(CoreAPB3_0_APBmslave0_PADDR[3]),
	.Y(NxtPrdata[2])
);
defparam \NxtPrdata_5_2[2] .INIT=16'hACF0;
// @18:204
  CFG4 \NxtPrdata_5[6]  (
	.A(data_out[6]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(NxtPrdata_2[6]),
	.D(N_71_1),
	.Y(NxtPrdata[6])
);
defparam \NxtPrdata_5[6] .INIT=16'hF2F0;
// @18:204
  CFG4 \NxtPrdata_5[7]  (
	.A(data_out[7]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(NxtPrdata_2[7]),
	.D(N_71_1),
	.Y(NxtPrdata[7])
);
defparam \NxtPrdata_5[7] .INIT=16'hF2F0;
// @18:204
  CFG4 \NxtPrdata_5[5]  (
	.A(data_out[5]),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(NxtPrdata_2[5]),
	.D(N_71_1),
	.Y(NxtPrdata[5])
);
defparam \NxtPrdata_5[5] .INIT=16'hF2F0;
// @18:246
  CFG2 \p_CtrlReg1Seq.controlReg15_1  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(controlReg15_1)
);
defparam \p_CtrlReg1Seq.controlReg15_1 .INIT=4'h1;
// @18:246
  CFG2 \p_CtrlReg1Seq.controlReg15_0  (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PENABLE),
	.Y(un1_WEn_1)
);
defparam \p_CtrlReg1Seq.controlReg15_0 .INIT=4'h8;
// @18:204
  CFG2 un1_NxtPrdata23_0 (
	.A(CoreAPB3_0_APBmslave0_PWRITE),
	.B(CoreAPB3_0_APBmslave0_PENABLE),
	.Y(un1_NxtPrdata23_0_Z)
);
defparam un1_NxtPrdata23_0.INIT=4'hE;
// @18:204
  CFG2 \NxtPrdata_1[3]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreUARTapb_0_0_OVERFLOW),
	.Y(N_53)
);
defparam \NxtPrdata_1[3] .INIT=4'h8;
// @18:267
  CFG2 \p_CtrlReg2Seq.controlReg25_3  (
	.A(CoreAPB3_0_APBmslave0_PADDR[3]),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.Y(controlReg25_3)
);
defparam \p_CtrlReg2Seq.controlReg25_3 .INIT=4'h2;
// @18:204
  CFG2 \NxtPrdata_1[4]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreUARTapb_0_0_FRAMING_ERR),
	.Y(N_54)
);
defparam \NxtPrdata_1[4] .INIT=4'h8;
// @18:204
  CFG2 \NxtPrdata_3_1[5]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(N_71_1)
);
defparam \NxtPrdata_3_1[5] .INIT=4'h4;
// @18:204
  CFG2 \NxtPrdata_1[1]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreUARTapb_0_0_RXRDY),
	.Y(N_51)
);
defparam \NxtPrdata_1[1] .INIT=4'h8;
// @18:204
  CFG2 \NxtPrdata_1[0]  (
	.A(CoreAPB3_0_APBmslave0_PADDR[4]),
	.B(CoreUARTapb_0_0_TXRDY),
	.Y(N_50)
);
defparam \NxtPrdata_1[0] .INIT=4'h8;
// @18:204
  CFG4 \NxtPrdata_2[3]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(rx_dout_reg[3]),
	.D(rx_byte[3]),
	.Y(N_61)
);
defparam \NxtPrdata_2[3] .INIT=16'h3210;
// @18:204
  CFG4 \NxtPrdata_2[4]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(rx_dout_reg[4]),
	.D(rx_byte[4]),
	.Y(N_62)
);
defparam \NxtPrdata_2[4] .INIT=16'h3210;
// @18:204
  CFG4 \NxtPrdata_2[1]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(rx_dout_reg[1]),
	.D(rx_byte[1]),
	.Y(N_59)
);
defparam \NxtPrdata_2[1] .INIT=16'h3210;
// @18:204
  CFG4 \NxtPrdata_2[0]  (
	.A(CoreUARTapb_0_0_PARITY_ERR),
	.B(CoreAPB3_0_APBmslave0_PADDR[4]),
	.C(rx_dout_reg[0]),
	.D(rx_byte[0]),
	.Y(N_58)
);
defparam \NxtPrdata_2[0] .INIT=16'h3210;
// @18:204
  CFG4 \NxtPrdata_5_2[5]  (
	.A(controlReg1_Z[5]),
	.B(controlReg2_Z[5]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_2[5])
);
defparam \NxtPrdata_5_2[5] .INIT=16'hC0A0;
// @18:204
  CFG4 \NxtPrdata_5_2[7]  (
	.A(controlReg1_Z[7]),
	.B(controlReg2_Z[7]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_2[7])
);
defparam \NxtPrdata_5_2[7] .INIT=16'hC0A0;
// @18:204
  CFG4 \NxtPrdata_5_2[6]  (
	.A(controlReg1_Z[6]),
	.B(controlReg2_Z[6]),
	.C(CoreAPB3_0_APBmslave0_PADDR[3]),
	.D(CoreAPB3_0_APBmslave0_PADDR[2]),
	.Y(NxtPrdata_2[6])
);
defparam \NxtPrdata_5_2[6] .INIT=16'hC0A0;
// @18:246
  CFG4 \p_CtrlReg1Seq.controlReg15  (
	.A(un1_WEn_1),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(controlReg15_1),
	.Y(controlReg15)
);
defparam \p_CtrlReg1Seq.controlReg15 .INIT=16'h8000;
// @18:267
  CFG4 \p_CtrlReg2Seq.controlReg25  (
	.A(un1_WEn_1),
	.B(CoreAPB3_0_APBmslave0_PADDR[2]),
	.C(CoreAPB3_0_APBmslave0_PSELx),
	.D(controlReg25_3),
	.Y(controlReg25)
);
defparam \p_CtrlReg2Seq.controlReg25 .INIT=16'h8000;
// @18:226
  CFG4 un1_NxtPrdata23_0_RNIH3ORE (
	.A(un1_NxtPrdata23_0_Z),
	.B(CoreAPB3_0_APBmslave0_PADDR[3]),
	.C(controlReg25_3),
	.D(CoreAPB3_0_APBmslave0_PSELx),
	.Y(un1_NxtPrdata23_i)
);
defparam un1_NxtPrdata23_0_RNIH3ORE.INIT=16'h5100;
// @18:330
  UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s uUART (
	.controlReg2(controlReg2_Z[7:1]),
	.controlReg1(controlReg1_Z[7:0]),
	.data_out(data_out[7:5]),
	.rx_byte(rx_byte[4:0]),
	.CoreAPB3_0_APBmslave0_PADDR_0(CoreAPB3_0_APBmslave0_PADDR[3]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.rx_dout_reg(rx_dout_reg[4:0]),
	.CoreUARTapb_0_0_FRAMING_ERR(CoreUARTapb_0_0_FRAMING_ERR),
	.RX_c(RX_c),
	.CoreUARTapb_0_0_TXRDY(CoreUARTapb_0_0_TXRDY),
	.TX_c(TX_c),
	.bit8(bit8),
	.N_71_1(N_71_1),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.CoreUARTapb_0_0_PARITY_ERR(CoreUARTapb_0_0_PARITY_ERR),
	.controlReg15_1(controlReg15_1),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.un1_WEn_1(un1_WEn_1),
	.CoreUARTapb_0_0_OVERFLOW(CoreUARTapb_0_0_OVERFLOW),
	.CoreUARTapb_0_0_RXRDY(CoreUARTapb_0_0_RXRDY),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s */

module UART_INT1_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @7:26
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_FABOSC_0_OSC */

module UART_INT1_sb_MSS (
  UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA,
  CoreAPB3_0_APBmslave0_PWDATA,
  UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR,
  CoreAPB3_0_APBmslave0_PADDR,
  GL0_INST,
  LOCK,
  CoreUARTapb_0_0_intr_or_2_Y,
  MSS_RESET_N_M2F,
  CoreAPB3_0_APBmslave0_PWRITE,
  UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx,
  CoreAPB3_0_APBmslave0_PENABLE,
  FIC_2_APB_M_PRESET_N
)
;
input [7:0] UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA ;
output [7:0] CoreAPB3_0_APBmslave0_PWDATA ;
output [15:12] UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR ;
output [7:0] CoreAPB3_0_APBmslave0_PADDR ;
input GL0_INST ;
input LOCK ;
input CoreUARTapb_0_0_intr_or_2_Y ;
output MSS_RESET_N_M2F ;
output CoreAPB3_0_APBmslave0_PWRITE ;
output UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
output CoreAPB3_0_APBmslave0_PENABLE ;
output FIC_2_APB_M_PRESET_N ;
wire GL0_INST ;
wire LOCK ;
wire CoreUARTapb_0_0_intr_or_2_Y ;
wire MSS_RESET_N_M2F ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire FIC_2_APB_M_PRESET_N ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:8] FIC_0_APB_M_PADDR;
wire [1:0] F_HM0_SIZE;
wire [31:8] FIC_0_APB_M_PWDATA;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [7:0] TXDF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire CAN_RXBUS_MGPIO3A_H2F_B ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire CAN_TX_EBL_MGPIO4A_H2F_B ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire CAN_TXBUS_MGPIO2A_H2F_B ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_TRANS1 ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire I2C1_SCL_MGPIO1A_H2F_B ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire I2C1_SDA_MGPIO0A_H2F_B ;
wire MDCF ;
wire MDOENF ;
wire MDOF ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_A ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire SPI0_SDI_MGPIO5A_H2F_B ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire SPI0_SDO_MGPIO6A_H2F_B ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire SPI0_SS0_MGPIO7A_H2F_B ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TX_ENF ;
wire TX_ERRF ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire USBC_XCLK_OE ;
//@22:704
// @9:217
  MSS_005 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(CAN_RXBUS_MGPIO3A_H2F_B),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(CAN_TX_EBL_MGPIO4A_H2F_B),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(CAN_TXBUS_MGPIO2A_H2F_B),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FIC_0_APB_M_PADDR[31:16], UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12], FIC_0_APB_M_PADDR[11:8], CoreAPB3_0_APBmslave0_PADDR[7:0]}),
	.F_HM0_ENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.F_HM0_SEL(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.F_HM0_SIZE(F_HM0_SIZE[1:0]),
	.F_HM0_TRANS1(F_HM0_TRANS1),
	.F_HM0_WDATA({FIC_0_APB_M_PWDATA[31:8], CoreAPB3_0_APBmslave0_PWDATA[7:0]}),
	.F_HM0_WRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(I2C1_SCL_MGPIO1A_H2F_B),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(I2C1_SDA_MGPIO0A_H2F_B),
	.MDCF(MDCF),
	.MDOENF(MDOENF),
	.MDOF(MDOF),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(MMUART0_TXD_MGPIO27B_H2F_A),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(SPI0_SDI_MGPIO5A_H2F_B),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(SPI0_SDO_MGPIO6A_H2F_B),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(SPI0_SS0_MGPIO7A_H2F_B),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(TX_ENF),
	.TX_ERRF(TX_ERRF),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(TXDF[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(VCC),
	.CRSF(VCC),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, CoreUARTapb_0_0_intr_or_2_Y}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]}),
	.F_HM0_READY(VCC),
	.F_HM0_RESP(GND),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(VCC),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(VCC),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(VCC),
	.MGPIO11A_F2H_GPIN(VCC),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(VCC),
	.MGPIO13A_F2H_GPIN(VCC),
	.MGPIO14A_F2H_GPIN(VCC),
	.MGPIO15A_F2H_GPIN(VCC),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(VCC),
	.MGPIO9A_F2H_GPIN(VCC),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(VCC),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(VCC),
	.RX_DVF(VCC),
	.RX_ERRF(VCC),
	.RX_EV(VCC),
	.RXDF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(VCC),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(GL0_INST),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006092C0104003FFFFE400000000000010000000000F01C000001FE5FE4010842108421000001FE34001FF8000000480000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_MODE="";
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb_MSS */

module UART_INT1_sb (
  GPIO_OUT_c_0,
  RX_c,
  TX_c,
  DEVRST_N
)
;
output GPIO_OUT_c_0 ;
input RX_c ;
output TX_c ;
input DEVRST_N ;
wire GPIO_OUT_c_0 ;
wire RX_c ;
wire TX_c ;
wire DEVRST_N ;
wire [7:0] CoreAPB3_0_APBmslave0_PRDATA;
wire [7:0] UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA;
wire [15:12] UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR;
wire [7:0] CoreAPB3_0_APBmslave0_PADDR;
wire [7:0] CoreAPB3_0_APBmslave0_PWDATA;
wire POWER_ON_RESET_N ;
wire CoreUARTapb_0_0_intr_or_2_Y ;
wire CoreUARTapb_0_0_intr_or_1_Y ;
wire CoreUARTapb_0_0_intr_or_0_Y ;
wire GND ;
wire CoreUARTapb_0_0_RXRDY ;
wire CoreUARTapb_0_0_TXRDY ;
wire CoreUARTapb_0_0_FRAMING_ERR ;
wire CoreUARTapb_0_0_OVERFLOW ;
wire CoreUARTapb_0_0_PARITY_ERR ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire LOCK ;
wire GL0_INST ;
wire un63_PRDATA_o ;
wire CoreAPB3_0_APBmslave0_PSELx ;
wire CoreAPB3_0_APBmslave1_PSELx ;
wire UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx ;
wire un1_WEn_1 ;
wire MSS_HPMS_READY_int ;
wire MSS_RESET_N_M2F ;
wire FIC_2_APB_M_PRESET_N ;
wire CoreAPB3_0_APBmslave0_PENABLE ;
wire CoreAPB3_0_APBmslave0_PWRITE ;
wire VCC ;
//@23:59
// @22:696
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @22:673
  OR3 CoreUARTapb_0_0_intr_or_2 (
	.Y(CoreUARTapb_0_0_intr_or_2_Y),
	.A(CoreUARTapb_0_0_intr_or_1_Y),
	.B(CoreUARTapb_0_0_intr_or_0_Y),
	.C(GND)
);
// @22:663
  OR3 CoreUARTapb_0_0_intr_or_1 (
	.Y(CoreUARTapb_0_0_intr_or_1_Y),
	.A(CoreUARTapb_0_0_RXRDY),
	.B(CoreUARTapb_0_0_TXRDY),
	.C(GND)
);
// @22:653
  OR3 CoreUARTapb_0_0_intr_or_0 (
	.Y(CoreUARTapb_0_0_intr_or_0_Y),
	.A(CoreUARTapb_0_0_FRAMING_ERR),
	.B(CoreUARTapb_0_0_OVERFLOW),
	.C(CoreUARTapb_0_0_PARITY_ERR)
);
// @22:233
  UART_INT1_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.LOCK(LOCK),
	.GL0_INST_1z(GL0_INST)
);
// @22:280
  CoreAPB3_Z1 CoreAPB3_0 (
	.GPIO_OUT_c_0(GPIO_OUT_c_0),
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12]),
	.un63_PRDATA_o(un63_PRDATA_o),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx),
	.UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx)
);
// @22:503
  CoreGPIO_Z2 CoreGPIO_0_0 (
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[7:0]),
	.CoreAPB3_0_APBmslave0_PWDATA_0(CoreAPB3_0_APBmslave0_PWDATA[0]),
	.GPIO_OUT_c_0(GPIO_OUT_c_0),
	.CoreAPB3_0_APBmslave1_PSELx(CoreAPB3_0_APBmslave1_PSELx),
	.un1_WEn_1(un1_WEn_1),
	.un63_PRDATA_o(un63_PRDATA_o),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @22:548
  CoreResetP_Z3 CORERESETP_0 (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.GL0_INST(GL0_INST),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N),
	.MSS_HPMS_READY_int_1z(MSS_HPMS_READY_int)
);
// @22:630
  UART_INT1_sb_CoreUARTapb_0_0_CoreUARTapb_19s_1s_1s_1s_0s_0s_0s_0s_0s_0s CoreUARTapb_0_0 (
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[4:2]),
	.CoreAPB3_0_APBmslave0_PRDATA(CoreAPB3_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.TX_c(TX_c),
	.RX_c(RX_c),
	.CoreAPB3_0_APBmslave0_PSELx(CoreAPB3_0_APBmslave0_PSELx),
	.CoreUARTapb_0_0_TXRDY(CoreUARTapb_0_0_TXRDY),
	.CoreUARTapb_0_0_RXRDY(CoreUARTapb_0_0_RXRDY),
	.CoreUARTapb_0_0_FRAMING_ERR(CoreUARTapb_0_0_FRAMING_ERR),
	.CoreUARTapb_0_0_OVERFLOW(CoreUARTapb_0_0_OVERFLOW),
	.un1_WEn_1(un1_WEn_1),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.CoreUARTapb_0_0_PARITY_ERR(CoreUARTapb_0_0_PARITY_ERR),
	.GL0_INST(GL0_INST),
	.MSS_HPMS_READY_int(MSS_HPMS_READY_int)
);
// @22:683
  UART_INT1_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @22:704
  UART_INT1_sb_MSS UART_INT1_sb_MSS_0 (
	.UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7:0]),
	.CoreAPB3_0_APBmslave0_PWDATA(CoreAPB3_0_APBmslave0_PWDATA[7:0]),
	.UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15:12]),
	.CoreAPB3_0_APBmslave0_PADDR(CoreAPB3_0_APBmslave0_PADDR[7:0]),
	.GL0_INST(GL0_INST),
	.LOCK(LOCK),
	.CoreUARTapb_0_0_intr_or_2_Y(CoreUARTapb_0_0_intr_or_2_Y),
	.MSS_RESET_N_M2F(MSS_RESET_N_M2F),
	.CoreAPB3_0_APBmslave0_PWRITE(CoreAPB3_0_APBmslave0_PWRITE),
	.UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx(UART_INT1_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx),
	.CoreAPB3_0_APBmslave0_PENABLE(CoreAPB3_0_APBmslave0_PENABLE),
	.FIC_2_APB_M_PRESET_N(FIC_2_APB_M_PRESET_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1_sb */

module UART_INT1 (
  DEVRST_N,
  GPIO_IN,
  RX,
  GPIO_OUT,
  TX
)
;
input DEVRST_N ;
input [0:0] GPIO_IN ;
input RX ;
output [0:0] GPIO_OUT ;
output TX ;
wire DEVRST_N ;
wire RX ;
wire TX ;
wire [0:0] GPIO_OUT_c;
wire VCC ;
wire GND ;
wire RX_c ;
wire TX_c ;
// @23:24
  INBUF RX_ibuf (
	.Y(RX_c),
	.PAD(RX)
);
// @23:28
  OUTBUF \GPIO_OUT_obuf[0]  (
	.PAD(GPIO_OUT[0]),
	.D(GPIO_OUT_c[0])
);
// @23:29
  OUTBUF TX_obuf (
	.PAD(TX),
	.D(TX_c)
);
// @23:59
  UART_INT1_sb UART_INT1_sb_0 (
	.GPIO_OUT_c_0(GPIO_OUT_c[0]),
	.RX_c(RX_c),
	.TX_c(TX_c),
	.DEVRST_N(DEVRST_N)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* UART_INT1 */

