<module name="VPAC0_PAR_VPAC_VISS0_S_VBUSP_K3_GLBCE_TOP_STATMEM_CFG_GLBCE_STATMEM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VISS_GLBCE_STATMEM_y" acronym="VISS_GLBCE_STATMEM_y" offset="0x0" width="32" description="odd and even banks are combined for one 32-bit access Offset = 00084000h + (y * 4h); where y = 0h to FFFh">
    <bitfield id="ODD" width="16" begin="31" end="16" resetval="0x0" description="Odd bank" range="" rwaccess="RW"/>
    <bitfield id="EVEN" width="16" begin="15" end="0" resetval="0x0" description="Even bank" range="" rwaccess="RW"/>
  </register>
</module>
