Analysis & Synthesis report for Arcade-Gauntlet
Fri Dec 24 10:15:30 2021
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|state
 12. State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state
 13. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state
 14. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state
 15. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address
 16. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state
 17. State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state
 18. State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 19. State Machine - |sys_top|ascal:ascal|avl_state
 20. State Machine - |sys_top|ascal:ascal|o_copy
 21. State Machine - |sys_top|ascal:ascal|o_state
 22. State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST
 23. State Machine - |sys_top|mcp23009:mcp23009|state
 24. State Machine - |sys_top|emu:emu|sdram:sdram|state
 25. State Machine - |sys_top|emu:emu|sdram:sdram|state_last
 26. State Machine - |sys_top|alsa:alsa|state
 27. State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state
 28. State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|ALU_Op_r
 29. State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r
 30. State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Set_Addr_To_r
 31. Registers Protected by Synthesis
 32. Logic Cells Representing Combinational Loops
 33. Registers Removed During Synthesis
 34. Removed Registers Triggering Further Register Optimizations
 35. General Register Statistics
 36. Inverted Register Statistics
 37. Gated Clock Conversion Details
 38. Registers Packed Into Inferred Megafunctions
 39. Multiplexer Restructuring Statistics (Restructuring Performed)
 40. Source assignments for sysmem_lite:sysmem
 41. Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated
 42. Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated
 43. Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated
 44. Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated
 45. Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated
 46. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
 47. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 48. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 49. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 50. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 51. Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 52. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
 53. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
 54. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
 55. Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst
 56. Source assignments for osd:hdmi_osd
 57. Source assignments for altddio_out:hdmiclk_ddr
 58. Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated
 59. Source assignments for osd:vga_osd
 60. Source assignments for emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated
 61. Source assignments for emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated
 62. Source assignments for emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated
 63. Source assignments for emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated
 64. Source assignments for emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated
 65. Source assignments for emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated
 66. Source assignments for emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated
 67. Source assignments for emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component|altsyncram_af34:auto_generated
 68. Source assignments for emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component|altsyncram_af34:auto_generated
 69. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0|altsyncram_ncv1:auto_generated
 70. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0|altsyncram_ocv1:auto_generated
 71. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0|altsyncram_k9v1:auto_generated
 72. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0|altsyncram_l9v1:auto_generated
 73. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0|altsyncram_m9v1:auto_generated
 74. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0|altsyncram_n9v1:auto_generated
 75. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0|altsyncram_o9v1:auto_generated
 76. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0|altsyncram_p9v1:auto_generated
 77. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated
 78. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated
 79. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4
 80. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|cntr_i1h:cntr5
 81. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|altsyncram_ffc1:altsyncram4
 82. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5
 83. Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4
 84. Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_mr91:altsyncram4
 85. Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4
 86. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|altsyncram_lic1:altsyncram4
 87. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|cntr_13h:cntr5
 88. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5
 89. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|cntr_93h:cntr6
 90. Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
 91. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_4an1:auto_generated
 92. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated
 93. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated
 94. Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated
 95. Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated
 96. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated
 97. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated
 98. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated
 99. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated
100. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|altsyncram_ric1:altsyncram5
101. Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|cntr_73h:cntr6
102. Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c
103. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1
104. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2
105. Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf
106. Parameter Settings for User Entity Instance: ascal:ascal
107. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1
108. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2
109. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3
110. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4
111. Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5
112. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv
113. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul
114. Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv
115. Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i
116. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg
117. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst
118. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0
119. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst
120. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst
121. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0
122. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1
123. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2
124. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3
125. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4
126. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1
127. Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read
128. Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av
129. Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines
130. Parameter Settings for User Entity Instance: osd:hdmi_osd
131. Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr
132. Parameter Settings for User Entity Instance: scanlines:VGA_scanlines
133. Parameter Settings for User Entity Instance: osd:vga_osd
134. Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i
135. Parameter Settings for User Entity Instance: audio_out:audio_out
136. Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s
137. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l
138. Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r
139. Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter
140. Parameter Settings for User Entity Instance: alsa:alsa
141. Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i
142. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video
143. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer
144. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd
145. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x
146. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in
147. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0
148. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1
149. Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out
150. Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io
151. Parameter Settings for User Entity Instance: emu:emu|sdram:sdram
152. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_9A_9B
153. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component
154. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_10A_10B
155. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component
156. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_7A_7B
157. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component
158. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_6A_6B
159. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component
160. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_5A_5B
161. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component
162. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_3A_3B
163. Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component
164. Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16S
165. Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component
166. Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16R
167. Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component
168. Parameter Settings for User Entity Instance: emu:emu|dpram:cp_ram_6P
169. Parameter Settings for User Entity Instance: emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component
170. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K
171. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU
172. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_A
173. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B
174. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo
175. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am
176. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am
177. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am
178. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am
179. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am
180. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am
181. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am
182. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm
183. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm
184. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm
185. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm
186. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm
187. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm
188. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm
189. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm
190. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg
191. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh
192. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_pgrstsh
193. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_egpadding
194. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg1sh
195. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg2sh
196. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_aroffsh
197. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_konsh
198. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_cntsh
199. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_statesh
200. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prev1_buffer
201. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prevprev1_buffer
202. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prev2_buffer
203. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:phasemod_sh
204. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding
205. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:shsignbit
206. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr
207. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|jt51_sh:u_acc
208. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr
209. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch
210. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op
211. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg1op
212. Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop
213. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0
214. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0
215. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0
216. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0
217. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0
218. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0
219. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0
220. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0
221. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0
222. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0
223. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0
224. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0
225. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0
226. Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0
227. Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0
228. Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0
229. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0
230. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1
231. Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0
232. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0
233. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0
234. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0
235. Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0
236. Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0
237. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0
238. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0
239. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0
240. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0
241. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0
242. Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0
243. altsyncram Parameter Settings by Entity Instance
244. altshift_taps Parameter Settings by Entity Instance
245. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R"
246. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L"
247. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr"
248. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op"
249. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B"
250. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R"
251. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu"
252. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L"
253. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio"
254. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M"
255. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P"
256. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K"
257. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K"
258. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSA"
259. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSB"
260. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSA"
261. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSB"
262. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K"
263. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU"
264. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K"
265. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E"
266. Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet"
267. Port Connectivity Checks: "emu:emu|dpram:cp_ram_6P"
268. Port Connectivity Checks: "emu:emu|dpram:ap_ram_16R"
269. Port Connectivity Checks: "emu:emu|dpram:ap_ram_16S"
270. Port Connectivity Checks: "emu:emu|dpram:mp_ram_3A_3B"
271. Port Connectivity Checks: "emu:emu|dpram:mp_ram_5A_5B"
272. Port Connectivity Checks: "emu:emu|dpram:mp_ram_6A_6B"
273. Port Connectivity Checks: "emu:emu|dpram:mp_ram_7A_7B"
274. Port Connectivity Checks: "emu:emu|dpram:mp_ram_10A_10B"
275. Port Connectivity Checks: "emu:emu|dpram:mp_ram_9A_9B"
276. Port Connectivity Checks: "emu:emu|sdram:sdram"
277. Port Connectivity Checks: "emu:emu|hps_io:hps_io"
278. Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x"
279. Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer"
280. Port Connectivity Checks: "emu:emu|pll:pll"
281. Port Connectivity Checks: "emu:emu"
282. Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2"
283. Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"
284. Port Connectivity Checks: "pll_audio:pll_audio"
285. Port Connectivity Checks: "vga_out:vga_out"
286. Port Connectivity Checks: "vga_out:vga_scaler_out"
287. Port Connectivity Checks: "osd:vga_osd"
288. Port Connectivity Checks: "osd:hdmi_osd"
289. Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"
290. Port Connectivity Checks: "pll_cfg:pll_cfg"
291. Port Connectivity Checks: "sys_umuldiv:ar_muldiv"
292. Port Connectivity Checks: "ascal:ascal"
293. Port Connectivity Checks: "ddr_svc:ddr_svc"
294. Port Connectivity Checks: "sysmem_lite:sysmem"
295. Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"
296. Post-Synthesis Netlist Statistics for Top Partition
297. Elapsed Time Per Partition
298. Analysis & Synthesis Messages
299. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 24 10:15:25 2021           ;
; Quartus Prime Version           ; 17.0.2 Build 602 07/19/2017 SJ Standard Edition ;
; Revision Name                   ; Arcade-Gauntlet                                 ;
; Top-level Entity Name           ; sys_top                                         ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 41197                                           ;
; Total pins                      ; 145                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 4,117,170                                       ;
; Total DSP Blocks                ; 65                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 3                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; sys_top            ; Arcade-Gauntlet    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Restructure Multiplexers                                                        ; On                 ; Auto               ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Remove Redundant Logic Cells                                                    ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; On                 ; Off                ;
; Auto Gated Clock Conversion                                                     ; On                 ; Off                ;
; Pre-Mapping Resynthesis Optimization                                            ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.79        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  31.5%      ;
;     Processor 3            ;  23.8%      ;
;     Processor 4            ;  23.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                         ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                          ; Library   ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+
; rtl/pll.v                                        ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll.v                                        ; pll       ;
; rtl/pll/pll_0002.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll/pll_0002.v                               ; pll       ;
; sys/pll_hdmi.v                                   ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi.v                                   ; pll_hdmi  ;
; sys/pll_hdmi/pll_hdmi_0002.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi/pll_hdmi_0002.v                     ; pll_hdmi  ;
; sys/pll_audio.v                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio.v                                  ; pll_audio ;
; sys/pll_audio/pll_audio_0002.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio/pll_audio_0002.v                   ; pll_audio ;
; sys/pll_cfg.v                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg.v                                    ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_top.v            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_top.v            ; pll_cfg   ;
; sys/pll_cfg/altera_pll_reconfig_core.v           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v           ; pll_cfg   ;
; sys/sys_top.v                                    ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v                                    ;           ;
; sys/ascal.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd                                    ;           ;
; sys/pll_hdmi_adj.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi_adj.vhd                             ;           ;
; sys/math.sv                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/math.sv                                      ;           ;
; sys/hq2x.sv                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv                                      ;           ;
; sys/scandoubler.v                                ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/scandoubler.v                                ;           ;
; sys/scanlines.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/scanlines.v                                  ;           ;
; sys/gamma_corr.sv                                ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/gamma_corr.sv                                ;           ;
; sys/video_mixer.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_mixer.sv                               ;           ;
; sys/arcade_video.v                               ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/arcade_video.v                               ;           ;
; sys/osd.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/osd.v                                        ;           ;
; sys/vga_out.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/vga_out.sv                                   ;           ;
; sys/i2c.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/i2c.v                                        ;           ;
; sys/alsa.sv                                      ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/alsa.sv                                      ;           ;
; sys/i2s.v                                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/i2s.v                                        ;           ;
; sys/spdif.v                                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/spdif.v                                      ;           ;
; sys/audio_out.v                                  ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v                                  ;           ;
; sys/iir_filter.v                                 ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/iir_filter.v                                 ;           ;
; sys/sigma_delta_dac.v                            ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sigma_delta_dac.v                            ;           ;
; sys/hdmi_config.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hdmi_config.sv                               ;           ;
; sys/mcp23009.sv                                  ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/mcp23009.sv                                  ;           ;
; sys/f2sdram_safe_terminator.sv                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/f2sdram_safe_terminator.sv                   ;           ;
; sys/ddr_svc.sv                                   ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ddr_svc.sv                                   ;           ;
; sys/sysmem.sv                                    ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sysmem.sv                                    ;           ;
; sys/hps_io.v                                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hps_io.v                                     ;           ;
; Arcade-Gauntlet.sv                               ; yes             ; User SystemVerilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv                               ;           ;
; rtl/lib/jt51/jt51.v                              ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v                              ;           ;
; rtl/lib/jt51/jt51_acc.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_acc.v                          ;           ;
; rtl/lib/jt51/jt51_csr_ch.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_csr_ch.v                       ;           ;
; rtl/lib/jt51/jt51_csr_op.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_csr_op.v                       ;           ;
; rtl/lib/jt51/jt51_eg.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_eg.v                           ;           ;
; rtl/lib/jt51/jt51_exp2lin.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exp2lin.v                      ;           ;
; rtl/lib/jt51/jt51_exprom.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exprom.v                       ;           ;
; rtl/lib/jt51/jt51_kon.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_kon.v                          ;           ;
; rtl/lib/jt51/jt51_lfo.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v                          ;           ;
; rtl/lib/jt51/jt51_lfo_lfsr.v                     ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo_lfsr.v                     ;           ;
; rtl/lib/jt51/jt51_lin2exp.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lin2exp.v                      ;           ;
; rtl/lib/jt51/jt51_mmr.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_mmr.v                          ;           ;
; rtl/lib/jt51/jt51_mod.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_mod.v                          ;           ;
; rtl/lib/jt51/jt51_noise.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_noise.v                        ;           ;
; rtl/lib/jt51/jt51_noise_lfsr.v                   ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_noise_lfsr.v                   ;           ;
; rtl/lib/jt51/jt51_op.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v                           ;           ;
; rtl/lib/jt51/jt51_pg.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pg.v                           ;           ;
; rtl/lib/jt51/jt51_phinc_rom.v                    ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phinc_rom.v                    ;           ;
; rtl/lib/jt51/jt51_phrom.v                        ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phrom.v                        ;           ;
; rtl/lib/jt51/jt51_pm.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pm.v                           ;           ;
; rtl/lib/jt51/jt51_reg.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v                          ;           ;
; rtl/lib/jt51/jt51_sh.v                           ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_sh.v                           ;           ;
; rtl/lib/jt51/jt51_timers.v                       ; yes             ; User Verilog HDL File                                 ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_timers.v                       ;           ;
; rtl/lib/POKEY.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd                                ;           ;
; rtl/lib/T65/T65.vhd                              ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65.vhd                              ;           ;
; rtl/lib/T65/T65_ALU.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_ALU.vhd                          ;           ;
; rtl/lib/T65/T65_MCode.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_MCode.vhd                        ;           ;
; rtl/lib/T65/T65_Pack.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_Pack.vhd                         ;           ;
; rtl/lib/TG68K/TG68K_ALU.vhd                      ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_ALU.vhd                      ;           ;
; rtl/lib/TG68K/TG68K_Pack.vhd                     ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_Pack.vhd                     ;           ;
; rtl/lib/TG68K/TG68KdotC_Kernel.vhd               ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68KdotC_Kernel.vhd               ;           ;
; rtl/mem/dpram.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd                                ;           ;
; rtl/mem/sdram.vhd                                ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/sdram.vhd                                ;           ;
; rtl/gauntlet/ROMS.G1/EEP_14A.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd                 ;           ;
; rtl/gauntlet/ROMS.G1/PROM_4R.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_4R.vhd                 ;           ;
; rtl/gauntlet/ROMS.G2/PROM_4R.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G2/PROM_4R.vhd                 ;           ;
; rtl/gauntlet/ROMS.V2/PROM_4R.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.V2/PROM_4R.vhd                 ;           ;
; rtl/gauntlet/ROMS.G1/PROM_5E.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5E.vhd                 ;           ;
; rtl/gauntlet/ROMS.G1/PROM_5L.vhd                 ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5L.vhd                 ;           ;
; rtl/gauntlet/AUDIO.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd                           ;           ;
; rtl/gauntlet/CRAMS.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/CRAMS.vhd                           ;           ;
; rtl/gauntlet/GPC.vhd                             ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd                             ;           ;
; rtl/gauntlet/LINEBUF.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LINEBUF.vhd                         ;           ;
; rtl/gauntlet/LS299.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LS299.vhd                           ;           ;
; rtl/gauntlet/MAIN.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MAIN.vhd                            ;           ;
; rtl/gauntlet/MOHLB.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MOHLB.vhd                           ;           ;
; rtl/gauntlet/PFHS.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/PFHS.vhd                            ;           ;
; rtl/gauntlet/RAM_2K8.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RAM_2K8.vhd                         ;           ;
; rtl/gauntlet/RGBI.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RGBI.vhd                            ;           ;
; rtl/gauntlet/SLAGS.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SLAGS.vhd                           ;           ;
; rtl/gauntlet/SLAPSTIC.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SLAPSTIC.vhd                        ;           ;
; rtl/gauntlet/SYNGEN.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SYNGEN.vhd                          ;           ;
; rtl/gauntlet/TG68K.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TG68K.vhd                           ;           ;
; rtl/gauntlet/TMS5220.vhd                         ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TMS5220.vhd                         ;           ;
; rtl/gauntlet/VIDEO.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd                           ;           ;
; rtl/gauntlet/VRAMS.vhd                           ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd                           ;           ;
; rtl/gauntlet/gauntlet.vhd                        ; yes             ; User VHDL File                                        ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/gauntlet.vhd                        ;           ;
; build_id.v                                       ; yes             ; Auto-Found Verilog HDL File                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/build_id.v                                       ;           ;
; altsyncram.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf                                      ;           ;
; stratix_ram_block.inc                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                               ;           ;
; lpm_mux.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                         ;           ;
; lpm_decode.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_decode.inc                                      ;           ;
; aglobal170.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/aglobal170.inc                                      ;           ;
; a_rdenreg.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                                       ;           ;
; altrom.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altrom.inc                                          ;           ;
; altram.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altram.inc                                          ;           ;
; altdpram.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.inc                                        ;           ;
; db/altsyncram_89q1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_89q1.tdf                           ;           ;
; db/altsyncram_ccn1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ccn1.tdf                           ;           ;
; altera_pll.v                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v                                        ;           ;
; altera_pll_dps_lcell_comb.v                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v                         ;           ;
; altera_cyclonev_pll.v                            ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v                               ;           ;
; altera_std_synchronizer.v                        ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                           ;           ;
; altddio_out.tdf                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf                                     ;           ;
; stratix_ddio.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_ddio.inc                                    ;           ;
; cyclone_ddio.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/cyclone_ddio.inc                                    ;           ;
; stratix_lcell.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/stratix_lcell.inc                                   ;           ;
; db/ddio_out_b2j.tdf                              ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/ddio_out_b2j.tdf                              ;           ;
; db/altsyncram_ii34.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ii34.tdf                           ;           ;
; db/decode_8la.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/decode_8la.tdf                                ;           ;
; db/mux_7hb.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_7hb.tdf                                   ;           ;
; db/altsyncram_8i34.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_8i34.tdf                           ;           ;
; db/decode_5la.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/decode_5la.tdf                                ;           ;
; db/mux_4hb.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_4hb.tdf                                   ;           ;
; db/altsyncram_kf34.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_kf34.tdf                           ;           ;
; db/mux_ofb.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_ofb.tdf                                   ;           ;
; db/altsyncram_af34.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_af34.tdf                           ;           ;
; db/mux_lfb.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_lfb.tdf                                   ;           ;
; altdpram.tdf                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altdpram.tdf                                        ;           ;
; memmodes.inc                                     ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/others/maxplus2/memmodes.inc                                      ;           ;
; a_hdffe.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/a_hdffe.inc                                         ;           ;
; alt_le_rden_reg.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                 ;           ;
; altsyncram.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.inc                                      ;           ;
; db/dpram_aqt1.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/dpram_aqt1.tdf                                ;           ;
; db/Arcade-Gauntlet.ram0_EEP_14A_8a6b2147.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram0_EEP_14A_8a6b2147.hdl.mif ;           ;
; db/decode_tma.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/decode_tma.tdf                                ;           ;
; db/mux_dhb.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_dhb.tdf                                   ;           ;
; db/altsyncram_ncv1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ncv1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram0_CRAMS_47eddeb.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram0_CRAMS_47eddeb.hdl.mif    ;           ;
; db/altsyncram_ocv1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ocv1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram1_CRAMS_47eddeb.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram1_CRAMS_47eddeb.hdl.mif    ;           ;
; db/altsyncram_k9v1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_k9v1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram0_VRAMS_5cb2872.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram0_VRAMS_5cb2872.hdl.mif    ;           ;
; db/altsyncram_l9v1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_l9v1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram1_VRAMS_5cb2872.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram1_VRAMS_5cb2872.hdl.mif    ;           ;
; db/altsyncram_m9v1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_m9v1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram2_VRAMS_5cb2872.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram2_VRAMS_5cb2872.hdl.mif    ;           ;
; db/altsyncram_n9v1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_n9v1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram3_VRAMS_5cb2872.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram3_VRAMS_5cb2872.hdl.mif    ;           ;
; db/altsyncram_o9v1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_o9v1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram4_VRAMS_5cb2872.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram4_VRAMS_5cb2872.hdl.mif    ;           ;
; db/altsyncram_p9v1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_p9v1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram5_VRAMS_5cb2872.hdl.mif    ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram5_VRAMS_5cb2872.hdl.mif    ;           ;
; db/altsyncram_sev1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_sev1.tdf                           ;           ;
; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ;           ;
; altshift_taps.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/altshift_taps.tdf                                   ;           ;
; lpm_counter.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                     ;           ;
; lpm_compare.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                     ;           ;
; lpm_constant.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.inc                                    ;           ;
; db/shift_taps_nuv.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_nuv.tdf                            ;           ;
; db/altsyncram_9gc1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_9gc1.tdf                           ;           ;
; db/cntr_uhf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_uhf.tdf                                  ;           ;
; db/cntr_i1h.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_i1h.tdf                                  ;           ;
; db/shift_taps_buv.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_buv.tdf                            ;           ;
; db/altsyncram_ffc1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ffc1.tdf                           ;           ;
; db/cntr_ohf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_ohf.tdf                                  ;           ;
; db/cmpr_a9c.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cmpr_a9c.tdf                                  ;           ;
; db/cntr_b1h.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_b1h.tdf                                  ;           ;
; db/shift_taps_tuu.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_tuu.tdf                            ;           ;
; db/altsyncram_lr91.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_lr91.tdf                           ;           ;
; db/shift_taps_uuu.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_uuu.tdf                            ;           ;
; db/altsyncram_mr91.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_mr91.tdf                           ;           ;
; db/cntr_phf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_phf.tdf                                  ;           ;
; db/shift_taps_ruu.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_ruu.tdf                            ;           ;
; db/altsyncram_fr91.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_fr91.tdf                           ;           ;
; db/shift_taps_rvv.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_rvv.tdf                            ;           ;
; db/altsyncram_lic1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_lic1.tdf                           ;           ;
; db/cntr_djf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_djf.tdf                                  ;           ;
; db/cntr_13h.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_13h.tdf                                  ;           ;
; db/shift_taps_auv.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_auv.tdf                            ;           ;
; db/altsyncram_jfc1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_jfc1.tdf                           ;           ;
; db/cntr_cjf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_cjf.tdf                                  ;           ;
; db/cmpr_d9c.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cmpr_d9c.tdf                                  ;           ;
; db/cntr_93h.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_93h.tdf                                  ;           ;
; db/altsyncram_i6k1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_i6k1.tdf                           ;           ;
; db/altsyncram_4an1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_4an1.tdf                           ;           ;
; db/altsyncram_g6n1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_g6n1.tdf                           ;           ;
; db/altsyncram_2aj1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_2aj1.tdf                           ;           ;
; db/shift_taps_uvv.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_uvv.tdf                            ;           ;
; db/altsyncram_ric1.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ric1.tdf                           ;           ;
; db/cntr_jjf.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_jjf.tdf                                  ;           ;
; db/cntr_73h.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_73h.tdf                                  ;           ;
; lpm_divide.tdf                                   ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_divide.tdf                                      ;           ;
; abs_divider.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/abs_divider.inc                                     ;           ;
; sign_div_unsign.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                 ;           ;
; db/lpm_divide_82m.tdf                            ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/lpm_divide_82m.tdf                            ;           ;
; db/sign_div_unsign_bkh.tdf                       ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/sign_div_unsign_bkh.tdf                       ;           ;
; db/alt_u_div_sse.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/alt_u_div_sse.tdf                             ;           ;
+--------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 31619                                                                    ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 33061                                                                    ;
;     -- 7 input functions                    ; 4005                                                                     ;
;     -- 6 input functions                    ; 9752                                                                     ;
;     -- 5 input functions                    ; 3766                                                                     ;
;     -- 4 input functions                    ; 3846                                                                     ;
;     -- <=3 input functions                  ; 11692                                                                    ;
; Memory ALUT usage                           ; 128                                                                      ;
;     -- 64-address deep                      ; 0                                                                        ;
;     -- 32-address deep                      ; 128                                                                      ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 41195                                                                    ;
;                                             ;                                                                          ;
; I/O pins                                    ; 145                                                                      ;
; I/O registers                               ; 2                                                                        ;
; Total MLAB memory bits                      ; 4096                                                                     ;
; Total block memory bits                     ; 4117170                                                                  ;
;                                             ;                                                                          ;
; Total DSP Blocks                            ; 65                                                                       ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 7                                                                        ;
;     -- PLLs                                 ; 6                                                                        ;
;     -- Fractional PLLs                      ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 13561                                                                    ;
; Total fan-out                               ; 305628                                                                   ;
; Average fan-out                             ; 4.03                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; Compilation Hierarchy Node                                                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                ; Library Name ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
; |sys_top                                                                                       ; 33061 (1058)        ; 41195 (1269)              ; 4117170           ; 65         ; 145  ; 0            ; |sys_top                                                                                                                                                                                                                  ; sys_top                    ; work         ;
;    |alsa:alsa|                                                                                 ; 406 (406)           ; 524 (524)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|alsa:alsa                                                                                                                                                                                                        ; alsa                       ; work         ;
;    |altddio_out:hdmiclk_ddr|                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr                                                                                                                                                                                          ; altddio_out                ; work         ;
;       |ddio_out_b2j:auto_generated|                                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated                                                                                                                                                              ; ddio_out_b2j               ; work         ;
;    |ascal:ascal|                                                                               ; 7526 (7518)         ; 18947 (18941)             ; 245848            ; 26         ; 0    ; 0            ; |sys_top|ascal:ascal                                                                                                                                                                                                      ; ascal                      ; work         ;
;       |altshift_taps:o_dcptv_rtl_0|                                                            ; 8 (0)               ; 6 (0)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                                                                                          ; altshift_taps              ; work         ;
;          |shift_taps_tuu:auto_generated|                                                       ; 8 (5)               ; 6 (3)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated                                                                                                                                            ; shift_taps_tuu             ; work         ;
;             |altsyncram_lr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 88                ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4                                                                                                                ; altsyncram_lr91            ; work         ;
;             |cntr_uhf:cntr1|                                                                   ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|cntr_uhf:cntr1                                                                                                                             ; cntr_uhf                   ; work         ;
;       |altsyncram:i_mem[0].r[7]__1|                                                            ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_89q1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated                                                                                                                                           ; altsyncram_89q1            ; work         ;
;       |altsyncram:o_line0[0].r[7]__2|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line1[0].r[7]__3|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line2[0].r[7]__4|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;       |altsyncram:o_line3[0].r[7]__5|                                                          ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                                                                                                        ; altsyncram                 ; work         ;
;          |altsyncram_ccn1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 49152             ; 0          ; 0    ; 0            ; |sys_top|ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated                                                                                                                                         ; altsyncram_ccn1            ; work         ;
;    |audio_out:audio_out|                                                                       ; 1332 (174)          ; 975 (180)                 ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out                                                                                                                                                                                              ; audio_out                  ; work         ;
;       |DC_blocker:dcb_l|                                                                       ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_l                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |DC_blocker:dcb_r|                                                                       ; 128 (128)           ; 68 (68)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|DC_blocker:dcb_r                                                                                                                                                                             ; DC_blocker                 ; work         ;
;       |IIR_filter:IIR_filter|                                                                  ; 699 (58)            ; 353 (113)                 ; 0                 ; 8          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter                                                                                                                                                                        ; IIR_filter                 ; work         ;
;          |iir_filter_tap:iir_tap_0|                                                            ; 188 (188)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_1|                                                            ; 228 (228)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1                                                                                                                                               ; iir_filter_tap             ; work         ;
;          |iir_filter_tap:iir_tap_2|                                                            ; 225 (225)           ; 80 (80)                   ; 0                 ; 2          ; 0    ; 0            ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2                                                                                                                                               ; iir_filter_tap             ; work         ;
;       |aud_mix_top:audmix_l|                                                                   ; 47 (47)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |aud_mix_top:audmix_r|                                                                   ; 48 (48)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r                                                                                                                                                                         ; aud_mix_top                ; work         ;
;       |i2s:i2s|                                                                                ; 32 (32)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|i2s:i2s                                                                                                                                                                                      ; i2s                        ; work         ;
;       |sigma_delta_dac:sd_l|                                                                   ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_l                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |sigma_delta_dac:sd_r|                                                                   ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|sigma_delta_dac:sd_r                                                                                                                                                                         ; sigma_delta_dac            ; work         ;
;       |spdif:toslink|                                                                          ; 38 (38)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|audio_out:audio_out|spdif:toslink                                                                                                                                                                                ; spdif                      ; work         ;
;    |csync:csync_hdmi|                                                                          ; 45 (45)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_hdmi                                                                                                                                                                                                 ; csync                      ; work         ;
;    |csync:csync_vga|                                                                           ; 46 (46)             ; 51 (51)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|csync:csync_vga                                                                                                                                                                                                  ; csync                      ; work         ;
;    |ddr_svc:ddr_svc|                                                                           ; 26 (26)             ; 156 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|ddr_svc:ddr_svc                                                                                                                                                                                                  ; ddr_svc                    ; work         ;
;    |emu:emu|                                                                                   ; 17180 (168)         ; 15800 (110)               ; 3805590           ; 31         ; 0    ; 0            ; |sys_top|emu:emu                                                                                                                                                                                                          ; emu                        ; work         ;
;       |FPGA_GAUNTLET:gauntlet|                                                                 ; 14850 (0)           ; 13317 (0)                 ; 313814            ; 31         ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet                                                                                                                                                                                   ; FPGA_GAUNTLET              ; work         ;
;          |AUDIO:u_audio|                                                                       ; 5979 (180)          ; 3102 (193)                ; 35286             ; 25         ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio                                                                                                                                                                     ; AUDIO                      ; work         ;
;             |POKEY:u_15L|                                                                      ; 157 (157)           ; 222 (222)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L                                                                                                                                                         ; POKEY                      ; work         ;
;             |RAM_2K8:p_RAM_16M|                                                                ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M                                                                                                                                                   ; RAM_2K8                    ; work         ;
;                |altsyncram:RAM_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0                                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_sev1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated                                                                                               ; altsyncram_sev1            ; work         ;
;             |RAM_2K8:p_RAM_16N|                                                                ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N                                                                                                                                                   ; RAM_2K8                    ; work         ;
;                |altsyncram:RAM_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0                                                                                                                              ; altsyncram                 ; work         ;
;                   |altsyncram_sev1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated                                                                                               ; altsyncram_sev1            ; work         ;
;             |T65:u_15_16L|                                                                     ; 768 (409)           ; 167 (167)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L                                                                                                                                                        ; T65                        ; work         ;
;                |T65_ALU:alu|                                                                   ; 127 (127)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu                                                                                                                                            ; T65_ALU                    ; work         ;
;                |T65_MCode:mcode|                                                               ; 232 (232)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_MCode:mcode                                                                                                                                        ; T65_MCode                  ; work         ;
;             |TMS5220:u_13R|                                                                    ; 2940 (2940)         ; 758 (758)                 ; 0                 ; 20         ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R                                                                                                                                                       ; TMS5220                    ; work         ;
;             |jt51:u_15R|                                                                       ; 1930 (4)            ; 1762 (0)                  ; 2518              ; 1          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R                                                                                                                                                          ; jt51                       ; work         ;
;                |jt51_acc:u_acc|                                                                ; 163 (163)           ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc                                                                                                                                           ; jt51_acc                   ; work         ;
;                |jt51_eg:u_eg|                                                                  ; 271 (259)           ; 454 (78)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg                                                                                                                                             ; jt51_eg                    ; work         ;
;                   |jt51_sh:u_aroffsh|                                                          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_aroffsh                                                                                                                           ; jt51_sh                    ; work         ;
;                   |jt51_sh:u_eg1sh|                                                            ; 10 (10)             ; 270 (270)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg1sh                                                                                                                             ; jt51_sh                    ; work         ;
;                   |jt51_sh:u_eg2sh|                                                            ; 0 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg2sh                                                                                                                             ; jt51_sh                    ; work         ;
;                   |jt51_sh:u_statesh|                                                          ; 2 (2)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_statesh                                                                                                                           ; jt51_sh                    ; work         ;
;                |jt51_lfo:u_lfo|                                                                ; 345 (263)           ; 367 (67)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo                                                                                                                                           ; jt51_lfo                   ; work         ;
;                   |jt51_lfo_lfsr:amnoise[0].u_noise_am|                                        ; 2 (2)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:amnoise[1].u_noise_am|                                        ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:amnoise[2].u_noise_am|                                        ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:amnoise[3].u_noise_am|                                        ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:amnoise[4].u_noise_am|                                        ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:amnoise[5].u_noise_am|                                        ; 4 (4)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:amnoise[6].u_noise_am|                                        ; 8 (8)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[0].u_noise_pm|                                        ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[1].u_noise_pm|                                        ; 7 (7)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[2].u_noise_pm|                                        ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[3].u_noise_pm|                                        ; 5 (5)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[4].u_noise_pm|                                        ; 6 (6)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[5].u_noise_pm|                                        ; 5 (5)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[6].u_noise_pm|                                        ; 8 (8)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                   |jt51_lfo_lfsr:pmnoise[7].u_noise_pm|                                        ; 7 (7)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm                                                                                                       ; jt51_lfo_lfsr              ; work         ;
;                |jt51_mmr:u_mmr|                                                                ; 234 (50)            ; 499 (92)                  ; 2156              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr                                                                                                                                           ; jt51_mmr                   ; work         ;
;                   |jt51_reg:u_reg|                                                             ; 184 (38)            ; 407 (8)                   ; 2156              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg                                                                                                                            ; jt51_reg                   ; work         ;
;                      |jt51_csr_ch:u_csr_ch|                                                    ; 43 (27)             ; 10 (0)                    ; 752               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch                                                                                                       ; jt51_csr_ch                ; work         ;
;                         |jt51_sh:u_regop|                                                      ; 16 (0)              ; 10 (0)                    ; 752               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop                                                                                       ; jt51_sh                    ; work         ;
;                            |altshift_taps:bits_rtl_0|                                          ; 16 (0)              ; 10 (0)                    ; 752               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0                                                              ; altshift_taps              ; work         ;
;                               |shift_taps_nuv:auto_generated|                                  ; 16 (6)              ; 10 (4)                    ; 752               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated                                ; shift_taps_nuv             ; work         ;
;                                  |altsyncram_9gc1:altsyncram4|                                 ; 0 (0)               ; 0 (0)                     ; 752               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4    ; altsyncram_9gc1            ; work         ;
;                                  |cntr_i1h:cntr5|                                              ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|cntr_i1h:cntr5                 ; cntr_i1h                   ; work         ;
;                                  |cntr_uhf:cntr1|                                              ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|cntr_uhf:cntr1                 ; cntr_uhf                   ; work         ;
;                      |jt51_csr_op:u_csr_op|                                                    ; 94 (42)             ; 388 (0)                   ; 1404              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op                                                                                                       ; jt51_csr_op                ; work         ;
;                         |jt51_sh:u_reg0op|                                                     ; 52 (0)              ; 36 (4)                    ; 1404              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op                                                                                      ; jt51_sh                    ; work         ;
;                            |altshift_taps:bits_rtl_0|                                          ; 24 (0)              ; 16 (0)                    ; 1280              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0                                                             ; altshift_taps              ; work         ;
;                               |shift_taps_rvv:auto_generated|                                  ; 24 (8)              ; 16 (6)                    ; 1280              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated                               ; shift_taps_rvv             ; work         ;
;                                  |altsyncram_lic1:altsyncram4|                                 ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|altsyncram_lic1:altsyncram4   ; altsyncram_lic1            ; work         ;
;                                  |cntr_13h:cntr5|                                              ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|cntr_13h:cntr5                ; cntr_13h                   ; work         ;
;                                  |cntr_djf:cntr1|                                              ; 5 (5)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|cntr_djf:cntr1                ; cntr_djf                   ; work         ;
;                            |altshift_taps:bits_rtl_1|                                          ; 28 (0)              ; 16 (0)                    ; 124               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1                                                             ; altshift_taps              ; work         ;
;                               |shift_taps_auv:auto_generated|                                  ; 28 (10)             ; 16 (6)                    ; 124               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated                               ; shift_taps_auv             ; work         ;
;                                  |altsyncram_jfc1:altsyncram5|                                 ; 0 (0)               ; 0 (0)                     ; 124               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5   ; altsyncram_jfc1            ; work         ;
;                                  |cntr_93h:cntr6|                                              ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|cntr_93h:cntr6                ; cntr_93h                   ; work         ;
;                                  |cntr_cjf:cntr1|                                              ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|cntr_cjf:cntr1                ; cntr_cjf                   ; work         ;
;                         |jt51_sh:u_reg1op|                                                     ; 0 (0)               ; 352 (352)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg1op                                                                                      ; jt51_sh                    ; work         ;
;                      |jt51_kon:u_kon|                                                          ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon                                                                                                             ; jt51_kon                   ; work         ;
;                      |jt51_mod:u_mod|                                                          ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod                                                                                                             ; jt51_mod                   ; work         ;
;                |jt51_noise:u_noise|                                                            ; 25 (17)             ; 33 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_noise:u_noise                                                                                                                                       ; jt51_noise                 ; work         ;
;                   |jt51_noise_lfsr:u_lfsr|                                                     ; 8 (8)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr                                                                                                                ; jt51_noise_lfsr            ; work         ;
;                |jt51_op:u_op|                                                                  ; 321 (219)           ; 146 (39)                  ; 72                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op                                                                                                                                             ; jt51_op                    ; work         ;
;                   |jt51_exprom:u_exprom|                                                       ; 47 (47)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom                                                                                                                        ; jt51_exprom                ; work         ;
;                   |jt51_phrom:u_phrom|                                                         ; 43 (43)             ; 43 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom                                                                                                                          ; jt51_phrom                 ; work         ;
;                   |jt51_sh:out_padding|                                                        ; 12 (0)              ; 20 (14)                   ; 72                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding                                                                                                                         ; jt51_sh                    ; work         ;
;                      |altshift_taps:bits_rtl_0|                                                ; 12 (0)              ; 6 (0)                     ; 72                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0                                                                                                ; altshift_taps              ; work         ;
;                         |shift_taps_buv:auto_generated|                                        ; 12 (3)              ; 6 (3)                     ; 72                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated                                                                  ; shift_taps_buv             ; work         ;
;                            |altsyncram_ffc1:altsyncram4|                                       ; 0 (0)               ; 0 (0)                     ; 72                ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|altsyncram_ffc1:altsyncram4                                      ; altsyncram_ffc1            ; work         ;
;                            |cntr_b1h:cntr5|                                                    ; 4 (4)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5                                                   ; cntr_b1h                   ; work         ;
;                            |cntr_ohf:cntr1|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|cntr_ohf:cntr1                                                   ; cntr_ohf                   ; work         ;
;                   |jt51_sh:shsignbit|                                                          ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:shsignbit                                                                                                                           ; jt51_sh                    ; work         ;
;                |jt51_pg:u_pg|                                                                  ; 531 (201)           ; 178 (158)                 ; 290               ; 1          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg                                                                                                                                             ; jt51_pg                    ; work         ;
;                   |jt51_phinc_rom:u_phinctable|                                                ; 167 (167)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable                                                                                                                 ; jt51_phinc_rom             ; work         ;
;                   |jt51_pm:u_pm|                                                               ; 135 (135)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_pm:u_pm                                                                                                                                ; jt51_pm                    ; work         ;
;                   |jt51_sh:u_pgrstsh|                                                          ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_pgrstsh                                                                                                                           ; jt51_sh                    ; work         ;
;                   |jt51_sh:u_phsh|                                                             ; 28 (0)              ; 16 (0)                    ; 290               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh                                                                                                                              ; jt51_sh                    ; work         ;
;                      |altshift_taps:bits_rtl_0|                                                ; 28 (0)              ; 16 (0)                    ; 290               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0                                                                                                     ; altshift_taps              ; work         ;
;                         |shift_taps_uvv:auto_generated|                                        ; 28 (10)             ; 16 (6)                    ; 290               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated                                                                       ; shift_taps_uvv             ; work         ;
;                            |altsyncram_ric1:altsyncram5|                                       ; 0 (0)               ; 0 (0)                     ; 290               ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|altsyncram_ric1:altsyncram5                                           ; altsyncram_ric1            ; work         ;
;                            |cntr_73h:cntr6|                                                    ; 11 (11)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|cntr_73h:cntr6                                                        ; cntr_73h                   ; work         ;
;                            |cntr_jjf:cntr1|                                                    ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|cntr_jjf:cntr1                                                        ; cntr_jjf                   ; work         ;
;                |jt51_timers:u_timers|                                                          ; 36 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers                                                                                                                                     ; jt51_timers                ; work         ;
;                   |jt51_timer:timer_A|                                                         ; 14 (14)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_A                                                                                                                  ; jt51_timer                 ; work         ;
;                   |jt51_timer:timer_B|                                                         ; 22 (22)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B                                                                                                                  ; jt51_timer                 ; work         ;
;          |MAIN:u_main|                                                                         ; 4441 (108)          ; 1586 (35)                 ; 65536             ; 6          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main                                                                                                                                                                       ; MAIN                       ; work         ;
;             |EEP_14A:p_EEP_14A|                                                                ; 68 (1)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A                                                                                                                                                     ; EEP_14A                    ; work         ;
;                |altdpram:RAM_rtl_0|                                                            ; 67 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0                                                                                                                                  ; altdpram                   ; work         ;
;                   |dpram_aqt1:auto_generated|                                                  ; 67 (0)              ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0|dpram_aqt1:auto_generated                                                                                                        ; dpram_aqt1                 ; work         ;
;                      |decode_tma:wr_decode|                                                    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0|dpram_aqt1:auto_generated|decode_tma:wr_decode                                                                                   ; decode_tma                 ; work         ;
;                      |mux_dhb:rd_mux|                                                          ; 40 (40)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0|dpram_aqt1:auto_generated|mux_dhb:rd_mux                                                                                         ; mux_dhb                    ; work         ;
;             |RAM_2K8:p_RAM_11A|                                                                ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A                                                                                                                                                     ; RAM_2K8                    ; work         ;
;                |altsyncram:RAM_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_sev1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated                                                                                                 ; altsyncram_sev1            ; work         ;
;             |RAM_2K8:p_RAM_11B|                                                                ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B                                                                                                                                                     ; RAM_2K8                    ; work         ;
;                |altsyncram:RAM_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_sev1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated                                                                                                 ; altsyncram_sev1            ; work         ;
;             |RAM_2K8:p_RAM_12A|                                                                ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A                                                                                                                                                     ; RAM_2K8                    ; work         ;
;                |altsyncram:RAM_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_sev1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated                                                                                                 ; altsyncram_sev1            ; work         ;
;             |RAM_2K8:p_RAM_12B|                                                                ; 2 (2)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B                                                                                                                                                     ; RAM_2K8                    ; work         ;
;                |altsyncram:RAM_rtl_0|                                                          ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0                                                                                                                                ; altsyncram                 ; work         ;
;                   |altsyncram_sev1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated                                                                                                 ; altsyncram_sev1            ; work         ;
;             |SLAPSTIC:p_10C|                                                                   ; 302 (302)           ; 178 (178)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C                                                                                                                                                        ; SLAPSTIC                   ; work         ;
;             |TG68K:u_12E|                                                                      ; 3955 (155)          ; 1365 (20)                 ; 0                 ; 6          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E                                                                                                                                                           ; TG68K                      ; work         ;
;                |TG68KdotC_Kernel:u_TG68K|                                                      ; 3800 (2381)         ; 1345 (1196)               ; 0                 ; 6          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K                                                                                                                                  ; TG68KdotC_Kernel           ; work         ;
;                   |TG68K_ALU:ALU|                                                              ; 1419 (1386)         ; 149 (149)                 ; 0                 ; 6          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU                                                                                                                    ; TG68K_ALU                  ; work         ;
;                      |lpm_divide:Mod0|                                                         ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0                                                                                                    ; lpm_divide                 ; work         ;
;                         |lpm_divide_82m:auto_generated|                                        ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0|lpm_divide_82m:auto_generated                                                                      ; lpm_divide_82m             ; work         ;
;                            |sign_div_unsign_bkh:divider|                                       ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider                                          ; sign_div_unsign_bkh        ; work         ;
;                               |alt_u_div_sse:divider|                                          ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0|lpm_divide_82m:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_sse:divider                    ; alt_u_div_sse              ; work         ;
;          |VIDEO:u_video|                                                                       ; 4430 (192)          ; 8629 (178)                ; 212992            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video                                                                                                                                                                     ; VIDEO                      ; work         ;
;             |CRAMS:u_CRAMS|                                                                    ; 8 (8)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS                                                                                                                                                       ; CRAMS                      ; work         ;
;                |altsyncram:CRAM_L_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0                                                                                                                               ; altsyncram                 ; work         ;
;                   |altsyncram_ocv1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0|altsyncram_ocv1:auto_generated                                                                                                ; altsyncram_ocv1            ; work         ;
;                |altsyncram:CRAM_U_rtl_0|                                                       ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0                                                                                                                               ; altsyncram                 ; work         ;
;                   |altsyncram_ncv1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0|altsyncram_ncv1:auto_generated                                                                                                ; altsyncram_ncv1            ; work         ;
;             |GPC:u_12M|                                                                        ; 25 (25)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M                                                                                                                                                           ; GPC                        ; work         ;
;             |MOHLB:u_MOHLB|                                                                    ; 3966 (7)            ; 8227 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB                                                                                                                                                       ; MOHLB                      ; work         ;
;                |LINEBUF:u_LBA|                                                                 ; 1980 (1980)         ; 4113 (4113)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB|LINEBUF:u_LBA                                                                                                                                         ; LINEBUF                    ; work         ;
;                |LINEBUF:u_LBB|                                                                 ; 1979 (1979)         ; 4113 (4113)               ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB|LINEBUF:u_LBB                                                                                                                                         ; LINEBUF                    ; work         ;
;             |PFHS:u_12K|                                                                       ; 76 (76)             ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K                                                                                                                                                          ; PFHS                       ; work         ;
;             |PROM_5L:u_5L|                                                                     ; 17 (17)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PROM_5L:u_5L                                                                                                                                                        ; PROM_5L                    ; work         ;
;             |SLAGS:u_1K|                                                                       ; 38 (5)              ; 42 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K                                                                                                                                                          ; SLAGS                      ; work         ;
;                |LS299:u_MOSA|                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSA                                                                                                                                             ; LS299                      ; work         ;
;                |LS299:u_MOSB|                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSB                                                                                                                                             ; LS299                      ; work         ;
;                |LS299:u_PFSA|                                                                  ; 9 (9)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSA                                                                                                                                             ; LS299                      ; work         ;
;                |LS299:u_PFSB|                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSB                                                                                                                                             ; LS299                      ; work         ;
;             |SLAGS:u_2K|                                                                       ; 36 (4)              ; 42 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K                                                                                                                                                          ; SLAGS                      ; work         ;
;                |LS299:u_MOSA|                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_MOSA                                                                                                                                             ; LS299                      ; work         ;
;                |LS299:u_MOSB|                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_MOSB                                                                                                                                             ; LS299                      ; work         ;
;                |LS299:u_PFSA|                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_PFSA                                                                                                                                             ; LS299                      ; work         ;
;                |LS299:u_PFSB|                                                                  ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_PFSB                                                                                                                                             ; LS299                      ; work         ;
;             |SYNGEN:u_8P|                                                                      ; 44 (37)             ; 29 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P                                                                                                                                                         ; SYNGEN                     ; work         ;
;                |PROM_5E:u_PROM_5E|                                                             ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|PROM_5E:u_PROM_5E                                                                                                                                       ; PROM_5E                    ; work         ;
;             |VRAMS:u_VRAMS|                                                                    ; 28 (28)             ; 0 (0)                     ; 196608            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS                                                                                                                                                       ; VRAMS                      ; work         ;
;                |altsyncram:RAM_AL_HI_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_p9v1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0|altsyncram_p9v1:auto_generated                                                                                             ; altsyncram_p9v1            ; work         ;
;                |altsyncram:RAM_AL_LO_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_m9v1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0|altsyncram_m9v1:auto_generated                                                                                             ; altsyncram_m9v1            ; work         ;
;                |altsyncram:RAM_MO_HI_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_o9v1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0|altsyncram_o9v1:auto_generated                                                                                             ; altsyncram_o9v1            ; work         ;
;                |altsyncram:RAM_MO_LO_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_l9v1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0|altsyncram_l9v1:auto_generated                                                                                             ; altsyncram_l9v1            ; work         ;
;                |altsyncram:RAM_PF_HI_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_n9v1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0|altsyncram_n9v1:auto_generated                                                                                             ; altsyncram_n9v1            ; work         ;
;                |altsyncram:RAM_PF_LO_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0                                                                                                                            ; altsyncram                 ; work         ;
;                   |altsyncram_k9v1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0|altsyncram_k9v1:auto_generated                                                                                             ; altsyncram_k9v1            ; work         ;
;       |PROM_4R_G1:PROM_4R_G1|                                                                  ; 8 (8)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|PROM_4R_G1:PROM_4R_G1                                                                                                                                                                                    ; PROM_4R_G1                 ; work         ;
;       |PROM_4R_G2:PROM_4R_G2|                                                                  ; 10 (10)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|PROM_4R_G2:PROM_4R_G2                                                                                                                                                                                    ; PROM_4R_G2                 ; work         ;
;       |PROM_4R_V2:PROM_4R_V2|                                                                  ; 13 (13)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|PROM_4R_V2:PROM_4R_V2                                                                                                                                                                                    ; PROM_4R_V2                 ; work         ;
;       |RGBI:BCONV|                                                                             ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|RGBI:BCONV                                                                                                                                                                                               ; RGBI                       ; work         ;
;       |RGBI:GCONV|                                                                             ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|RGBI:GCONV                                                                                                                                                                                               ; RGBI                       ; work         ;
;       |RGBI:RCONV|                                                                             ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|RGBI:RCONV                                                                                                                                                                                               ; RGBI                       ; work         ;
;       |arcade_video:arcade_video|                                                              ; 1204 (6)            ; 1555 (18)                 ; 83904             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video                                                                                                                                                                                ; arcade_video               ; work         ;
;          |sync_fix:sync_h|                                                                     ; 68 (68)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_h                                                                                                                                                                ; sync_fix                   ; work         ;
;          |sync_fix:sync_v|                                                                     ; 69 (69)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|sync_fix:sync_v                                                                                                                                                                ; sync_fix                   ; work         ;
;          |video_mixer:video_mixer|                                                             ; 1061 (33)           ; 1339 (61)                 ; 83904             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer                                                                                                                                                        ; video_mixer                ; work         ;
;             |gamma_corr:gamma|                                                                 ; 12 (12)             ; 77 (77)                   ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma                                                                                                                                       ; gamma_corr                 ; work         ;
;                |altsyncram:gamma_curve_rtl_0|                                                  ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                                                                                                          ; altsyncram                 ; work         ;
;                   |altsyncram_2aj1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 6144              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated                                                                           ; altsyncram_2aj1            ; work         ;
;             |scandoubler:sd|                                                                   ; 1016 (217)          ; 1201 (273)                ; 77760             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd                                                                                                                                         ; scandoubler                ; work         ;
;                |Hq2x:Hq2x|                                                                     ; 799 (179)           ; 928 (602)                 ; 77760             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x                                                                                                                               ; Hq2x                       ; work         ;
;                   |Blend:blender|                                                              ; 484 (409)           ; 326 (326)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender                                                                                                                 ; Blend                      ; work         ;
;                      |DiffCheck:diff_checker|                                                  ; 75 (75)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|DiffCheck:diff_checker                                                                                          ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck0|                                                       ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0                                                                                                          ; DiffCheck                  ; work         ;
;                   |DiffCheck:diffcheck1|                                                       ; 67 (67)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck1                                                                                                          ; DiffCheck                  ; work         ;
;                   |hq2x_buf:hq2x_out|                                                          ; 0 (0)               ; 0 (0)                     ; 62208             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out                                                                                                             ; hq2x_buf                   ; work         ;
;                      |altsyncram:ram_rtl_0|                                                    ; 0 (0)               ; 0 (0)                     ; 62208             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0                                                                                        ; altsyncram                 ; work         ;
;                         |altsyncram_4an1:auto_generated|                                       ; 0 (0)               ; 0 (0)                     ; 62208             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_4an1:auto_generated                                                         ; altsyncram_4an1            ; work         ;
;                   |hq2x_in:hq2x_in|                                                            ; 2 (2)               ; 0 (0)                     ; 15552             ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in                                                                                                               ; hq2x_in                    ; work         ;
;                      |hq2x_buf:buf0|                                                           ; 0 (0)               ; 0 (0)                     ; 7776              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0                                                                                                 ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 7776              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0                                                                            ; altsyncram                 ; work         ;
;                            |altsyncram_g6n1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 7776              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated                                             ; altsyncram_g6n1            ; work         ;
;                      |hq2x_buf:buf1|                                                           ; 0 (0)               ; 0 (0)                     ; 7776              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1                                                                                                 ; hq2x_buf                   ; work         ;
;                         |altsyncram:ram_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 7776              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0                                                                            ; altsyncram                 ; work         ;
;                            |altsyncram_g6n1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 7776              ; 0          ; 0    ; 0            ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated                                             ; altsyncram_g6n1            ; work         ;
;       |dpram:ap_ram_16R|                                                                       ; 4 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16R                                                                                                                                                                                         ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 4 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component                                                                                                                                                         ; altsyncram                 ; work         ;
;             |altsyncram_af34:auto_generated|                                                   ; 4 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component|altsyncram_af34:auto_generated                                                                                                                          ; altsyncram_af34            ; work         ;
;                |decode_5la:decode2|                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component|altsyncram_af34:auto_generated|decode_5la:decode2                                                                                                       ; decode_5la                 ; work         ;
;       |dpram:ap_ram_16S|                                                                       ; 7 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16S                                                                                                                                                                                         ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 7 (0)               ; 2 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component                                                                                                                                                         ; altsyncram                 ; work         ;
;             |altsyncram_kf34:auto_generated|                                                   ; 7 (0)               ; 2 (2)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated                                                                                                                          ; altsyncram_kf34            ; work         ;
;                |decode_8la:decode2|                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated|decode_8la:decode2                                                                                                       ; decode_8la                 ; work         ;
;                |mux_ofb:mux5|                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated|mux_ofb:mux5                                                                                                             ; mux_ofb                    ; work         ;
;       |dpram:cp_ram_6P|                                                                        ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:cp_ram_6P                                                                                                                                                                                          ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 2 (0)               ; 1 (0)                     ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component                                                                                                                                                          ; altsyncram                 ; work         ;
;             |altsyncram_af34:auto_generated|                                                   ; 2 (0)               ; 1 (1)                     ; 131072            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component|altsyncram_af34:auto_generated                                                                                                                           ; altsyncram_af34            ; work         ;
;                |decode_5la:decode2|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component|altsyncram_af34:auto_generated|decode_5la:decode2                                                                                                        ; decode_5la                 ; work         ;
;       |dpram:mp_ram_10A_10B|                                                                   ; 2 (0)               ; 1 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_10A_10B                                                                                                                                                                                     ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 2 (0)               ; 1 (0)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component                                                                                                                                                     ; altsyncram                 ; work         ;
;             |altsyncram_8i34:auto_generated|                                                   ; 2 (0)               ; 1 (1)                     ; 262144            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated                                                                                                                      ; altsyncram_8i34            ; work         ;
;                |decode_5la:decode2|                                                            ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated|decode_5la:decode2                                                                                                   ; decode_5la                 ; work         ;
;       |dpram:mp_ram_3A_3B|                                                                     ; 9 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_3A_3B                                                                                                                                                                                       ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 9 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ii34:auto_generated|                                                   ; 9 (0)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated                                                                                                                        ; altsyncram_ii34            ; work         ;
;                |decode_8la:decode2|                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|decode_8la:decode2                                                                                                     ; decode_8la                 ; work         ;
;                |mux_7hb:mux5|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|mux_7hb:mux5                                                                                                           ; mux_7hb                    ; work         ;
;       |dpram:mp_ram_5A_5B|                                                                     ; 7 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_5A_5B                                                                                                                                                                                       ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 7 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ii34:auto_generated|                                                   ; 7 (0)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated                                                                                                                        ; altsyncram_ii34            ; work         ;
;                |decode_8la:decode2|                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|decode_8la:decode2                                                                                                     ; decode_8la                 ; work         ;
;                |mux_7hb:mux5|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|mux_7hb:mux5                                                                                                           ; mux_7hb                    ; work         ;
;       |dpram:mp_ram_6A_6B|                                                                     ; 7 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_6A_6B                                                                                                                                                                                       ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 7 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ii34:auto_generated|                                                   ; 7 (0)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated                                                                                                                        ; altsyncram_ii34            ; work         ;
;                |decode_8la:decode2|                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|decode_8la:decode2                                                                                                     ; decode_8la                 ; work         ;
;                |mux_7hb:mux5|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|mux_7hb:mux5                                                                                                           ; mux_7hb                    ; work         ;
;       |dpram:mp_ram_7A_7B|                                                                     ; 7 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_7A_7B                                                                                                                                                                                       ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 7 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ii34:auto_generated|                                                   ; 7 (0)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated                                                                                                                        ; altsyncram_ii34            ; work         ;
;                |decode_8la:decode2|                                                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|decode_8la:decode2                                                                                                     ; decode_8la                 ; work         ;
;                |mux_7hb:mux5|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|mux_7hb:mux5                                                                                                           ; mux_7hb                    ; work         ;
;       |dpram:mp_ram_9A_9B|                                                                     ; 9 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_9A_9B                                                                                                                                                                                       ; dpram                      ; work         ;
;          |altsyncram:altsyncram_component|                                                     ; 9 (0)               ; 2 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component                                                                                                                                                       ; altsyncram                 ; work         ;
;             |altsyncram_ii34:auto_generated|                                                   ; 9 (0)               ; 2 (2)                     ; 524288            ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated                                                                                                                        ; altsyncram_ii34            ; work         ;
;                |decode_8la:decode2|                                                            ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|decode_8la:decode2                                                                                                     ; decode_8la                 ; work         ;
;                |mux_7hb:mux5|                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|mux_7hb:mux5                                                                                                           ; mux_7hb                    ; work         ;
;       |hps_io:hps_io|                                                                          ; 639 (297)           ; 665 (241)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io                                                                                                                                                                                            ; hps_io                     ; work         ;
;          |video_calc:video_calc|                                                               ; 342 (342)           ; 424 (424)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc                                                                                                                                                                      ; video_calc                 ; work         ;
;       |pll:pll|                                                                                ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll                                                                                                                                                                                                  ; pll                        ; pll          ;
;          |pll_0002:pll_inst|                                                                   ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst                                                                                                                                                                                ; pll_0002                   ; pll          ;
;             |altera_pll:altera_pll_i|                                                          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                                                                        ; altera_pll                 ; work         ;
;       |sdram:sdram|                                                                            ; 179 (179)           ; 126 (126)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|emu:emu|sdram:sdram                                                                                                                                                                                              ; sdram                      ; work         ;
;    |hdmi_config:hdmi_config|                                                                   ; 224 (131)           ; 71 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config                                                                                                                                                                                          ; hdmi_config                ; work         ;
;       |i2c:i2c_av|                                                                             ; 93 (93)             ; 59 (59)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av                                                                                                                                                                               ; i2c                        ; work         ;
;    |mcp23009:mcp23009|                                                                         ; 167 (55)            ; 101 (40)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009                                                                                                                                                                                                ; mcp23009                   ; work         ;
;       |i2c:i2c|                                                                                ; 112 (112)           ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|mcp23009:mcp23009|i2c:i2c                                                                                                                                                                                        ; i2c                        ; work         ;
;    |osd:hdmi_osd|                                                                              ; 910 (910)           ; 553 (553)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd                                                                                                                                                                                                     ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                         ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                          ; altsyncram_i6k1            ; work         ;
;    |osd:vga_osd|                                                                               ; 901 (901)           ; 649 (649)                 ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd                                                                                                                                                                                                      ; osd                        ; work         ;
;       |altsyncram:osd_buffer_rtl_0|                                                            ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                                                                                                          ; altsyncram                 ; work         ;
;          |altsyncram_i6k1:auto_generated|                                                      ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |sys_top|osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated                                                                                                                                           ; altsyncram_i6k1            ; work         ;
;    |pll_audio:pll_audio|                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio                                                                                                                                                                                              ; pll_audio                  ; pll_audio    ;
;       |pll_audio_0002:pll_audio_inst|                                                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst                                                                                                                                                                ; pll_audio_0002             ; pll_audio    ;
;          |altera_pll:altera_pll_i|                                                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i                                                                                                                                        ; altera_pll                 ; work         ;
;    |pll_cfg:pll_cfg|                                                                           ; 1585 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg                                                                                                                                                                                                  ; pll_cfg                    ; pll_cfg      ;
;       |altera_pll_reconfig_top:pll_cfg_inst|                                                   ; 1585 (0)            ; 633 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst                                                                                                                                                             ; altera_pll_reconfig_top    ; pll_cfg      ;
;          |altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0| ; 1585 (1349)         ; 633 (566)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0                                                                         ; altera_pll_reconfig_core   ; pll_cfg      ;
;             |altera_std_synchronizer:altera_std_synchronizer_inst|                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst                    ; altera_std_synchronizer    ; work         ;
;             |dprio_mux:dprio_mux_inst|                                                         ; 125 (125)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                ; dprio_mux                  ; pll_cfg      ;
;             |dyn_phase_shift:dyn_phase_shift_inst|                                             ; 78 (73)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                    ; dyn_phase_shift            ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_0|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_1|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_2|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_3|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ; generic_lcell_comb         ; pll_cfg      ;
;                |generic_lcell_comb:lcell_cnt_sel_4|                                            ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ; generic_lcell_comb         ; pll_cfg      ;
;             |fpll_dprio_init:fpll_dprio_init_inst|                                             ; 11 (11)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                    ; fpll_dprio_init            ; pll_cfg      ;
;             |generic_lcell_comb:lcell_dprio_read|                                              ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                     ; generic_lcell_comb         ; pll_cfg      ;
;             |generic_lcell_comb:lcell_fpll_0_1|                                                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                       ; generic_lcell_comb         ; pll_cfg      ;
;             |self_reset:self_reset_inst|                                                       ; 19 (19)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                              ; self_reset                 ; pll_cfg      ;
;    |pll_hdmi:pll_hdmi|                                                                         ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi                                                                                                                                                                                                ; pll_hdmi                   ; pll_hdmi     ;
;       |pll_hdmi_0002:pll_hdmi_inst|                                                            ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst                                                                                                                                                                    ; pll_hdmi_0002              ; pll_hdmi     ;
;          |altera_pll:altera_pll_i|                                                             ; 7 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i                                                                                                                                            ; altera_pll                 ; work         ;
;             |altera_cyclonev_pll:cyclonev_pll|                                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                           ; altera_cyclonev_pll        ; work         ;
;                |altera_cyclonev_pll_base:fpll_0|                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                           ; altera_cyclonev_pll_base   ; work         ;
;             |dps_extra_kick:dps_extra_inst|                                                    ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                              ; dps_extra_kick             ; work         ;
;    |pll_hdmi_adj:pll_hdmi_adj|                                                                 ; 774 (774)           ; 502 (502)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|pll_hdmi_adj:pll_hdmi_adj                                                                                                                                                                                        ; pll_hdmi_adj               ; work         ;
;    |scanlines:HDMI_scanlines|                                                                  ; 58 (52)             ; 15 (11)                   ; 100               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines                                                                                                                                                                                         ; scanlines                  ; work         ;
;       |altshift_taps:dout1_rtl_0|                                                              ; 6 (0)               ; 4 (0)                     ; 100               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                                                                               ; altshift_taps              ; work         ;
;          |shift_taps_uuu:auto_generated|                                                       ; 6 (4)               ; 4 (2)                     ; 100               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated                                                                                                                                 ; shift_taps_uuu             ; work         ;
;             |altsyncram_mr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 100               ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_mr91:altsyncram4                                                                                                     ; altsyncram_mr91            ; work         ;
;             |cntr_phf:cntr1|                                                                   ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|cntr_phf:cntr1                                                                                                                  ; cntr_phf                   ; work         ;
;    |scanlines:VGA_scanlines|                                                                   ; 51 (51)             ; 83 (83)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|scanlines:VGA_scanlines                                                                                                                                                                                          ; scanlines                  ; work         ;
;    |sync_fix:sync_h|                                                                           ; 67 (67)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_h                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sync_fix:sync_v|                                                                           ; 70 (70)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sync_fix:sync_v                                                                                                                                                                                                  ; sync_fix                   ; work         ;
;    |sys_umuldiv:ar_muldiv|                                                                     ; 57 (1)              ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv                                                                                                                                                                                            ; sys_umuldiv                ; work         ;
;       |sys_udiv:udiv|                                                                          ; 26 (26)             ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv                                                                                                                                                                              ; sys_udiv                   ; work         ;
;       |sys_umul:umul|                                                                          ; 30 (30)             ; 61 (61)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul                                                                                                                                                                              ; sys_umul                   ; work         ;
;    |sysmem_lite:sysmem|                                                                        ; 156 (42)            ; 152 (37)                  ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem                                                                                                                                                                                               ; sysmem_lite                ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|                                   ; 38 (38)             ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|                                   ; 75 (75)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf                                                                                                                                          ; f2sdram_safe_terminator    ; work         ;
;       |sysmem_HPS_fpga_interfaces:fpga_interfaces|                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces                                                                                                                                                    ; sysmem_HPS_fpga_interfaces ; work         ;
;    |vga_out:vga_out|                                                                           ; 197 (197)           ; 177 (177)                 ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_out                                                                                                                                                                                                  ; vga_out                    ; work         ;
;    |vga_out:vga_scaler_out|                                                                    ; 218 (211)           ; 164 (160)                 ; 96                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out                                                                                                                                                                                           ; vga_out                    ; work         ;
;       |altshift_taps:din1_rtl_0|                                                               ; 7 (0)               ; 4 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                                                                                  ; altshift_taps              ; work         ;
;          |shift_taps_ruu:auto_generated|                                                       ; 7 (2)               ; 4 (2)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated                                                                                                                                    ; shift_taps_ruu             ; work         ;
;             |altsyncram_fr91:altsyncram4|                                                      ; 0 (0)               ; 0 (0)                     ; 96                ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4                                                                                                        ; altsyncram_fr91            ; work         ;
;             |cntr_ohf:cntr1|                                                                   ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sys_top|vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|cntr_ohf:cntr1                                                                                                                     ; cntr_ohf                   ; work         ;
+------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; Name                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+
; ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 11           ; 8            ; 11           ; 88     ; None                                             ;
; ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                             ;
; ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                             ;
; ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                             ;
; ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                             ;
; ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 24           ; 2048         ; 24           ; 49152  ; None                                             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated|ALTSYNCRAM                                                                                             ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 8            ; 94           ; 8            ; 94           ; 752    ; None                                             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|altsyncram_lic1:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 40           ; 32           ; 40           ; 1280   ; None                                             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 31           ; 4            ; 31           ; 4            ; 124    ; None                                             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|altsyncram_ffc1:altsyncram4|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 3            ; 24           ; 3            ; 24           ; 72     ; None                                             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|altsyncram_ric1:altsyncram5|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 29           ; 10           ; 29           ; 10           ; 290    ; None                                             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0|dpram_aqt1:auto_generated|ALTDPRAM_INSTANCE                                                                                               ; MLAB ; Simple Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096   ; db/Arcade-Gauntlet.ram0_EEP_14A_8a6b2147.hdl.mif ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated|ALTSYNCRAM                                                                                               ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384  ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0|altsyncram_ocv1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; db/Arcade-Gauntlet.ram1_CRAMS_47eddeb.hdl.mif    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0|altsyncram_ncv1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192   ; db/Arcade-Gauntlet.ram0_CRAMS_47eddeb.hdl.mif    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0|altsyncram_p9v1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/Arcade-Gauntlet.ram5_VRAMS_5cb2872.hdl.mif    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0|altsyncram_m9v1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/Arcade-Gauntlet.ram2_VRAMS_5cb2872.hdl.mif    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0|altsyncram_o9v1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/Arcade-Gauntlet.ram4_VRAMS_5cb2872.hdl.mif    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0|altsyncram_l9v1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/Arcade-Gauntlet.ram1_VRAMS_5cb2872.hdl.mif    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0|altsyncram_n9v1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/Arcade-Gauntlet.ram3_VRAMS_5cb2872.hdl.mif    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0|altsyncram_k9v1:auto_generated|ALTSYNCRAM                                                                                           ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; db/Arcade-Gauntlet.ram0_VRAMS_5cb2872.hdl.mif    ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated|ALTSYNCRAM                                                                         ; AUTO ; Simple Dual Port ; 768          ; 8            ; 768          ; 8            ; 6144   ; None                                             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_4an1:auto_generated|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; 648          ; 96           ; 648          ; 96           ; 62208  ; None                                             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 324          ; 24           ; 324          ; 24           ; 7776   ; None                                             ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; 324          ; 24           ; 324          ; 24           ; 7776   ; None                                             ;
; emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component|altsyncram_af34:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                             ;
; emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated|ALTSYNCRAM                                                                                                                        ; AUTO ; True Dual Port   ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; None                                             ;
; emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component|altsyncram_af34:auto_generated|ALTSYNCRAM                                                                                                                         ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                                             ;
; emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; True Dual Port   ; 16384        ; 16           ; 16384        ; 16           ; 262144 ; None                                             ;
; emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None                                             ;
; emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None                                             ;
; emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None                                             ;
; emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None                                             ;
; emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|ALTSYNCRAM                                                                                                                      ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None                                             ;
; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                             ;
; osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None                                             ;
; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_mr91:altsyncram4|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 25           ; 4            ; 25           ; 100    ; None                                             ;
; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM                                                                                                      ; AUTO ; Simple Dual Port ; 3            ; 32           ; 3            ; 32           ; 96     ; None                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 26          ;
; Independent 18x18 plus 36         ; 1           ;
; Sum of two 18x18                  ; 24          ;
; Independent 27x27                 ; 14          ;
; Total number of DSP blocks        ; 65          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 24          ;
; Fixed Point Unsigned Multiplier   ; 33          ;
; Fixed Point Mixed Sign Multiplier ; 32          ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Vendor ; IP Core Name        ; Version ; Release Date ; License Type ; Entity Instance              ; IP Include File ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|emu:emu|pll:pll     ; rtl/pll.v       ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_audio:pll_audio ; sys/pll_audio.v ;
; Altera ; altera_pll_reconfig ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_cfg:pll_cfg     ; sys/pll_cfg.v   ;
; Altera ; altera_pll          ; 17.0    ; N/A          ; N/A          ; |sys_top|pll_hdmi:pll_hdmi   ; sys/pll_hdmi.v  ;
+--------+---------------------+---------+--------------+--------------+------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|state                                                                ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+
; Name       ; state.ADD3 ; state.ADD2 ; state.ADD1 ; state.BIT3 ; state.BIT2 ; state.BIT1 ; state.ALT3 ; state.ALT2 ; state.ALT1 ; state.ENA ; state.DIS ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+
; state.DIS  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 0         ;
; state.ENA  ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1         ; 1         ;
; state.ALT1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0         ; 1         ;
; state.ALT2 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0         ; 1         ;
; state.ALT3 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0         ; 1         ;
; state.BIT1 ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0         ; 1         ;
; state.BIT2 ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ;
; state.BIT3 ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ;
; state.ADD1 ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ;
; state.ADD2 ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ;
; state.ADD3 ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0         ; 1         ;
+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+-----------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+-------------------+-------------------+-------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; Name                   ; micro_state.div_end2 ; micro_state.div_end1 ; micro_state.div4 ; micro_state.div3 ; micro_state.div2 ; micro_state.div1 ; micro_state.mul_end2 ; micro_state.mul_end1 ; micro_state.mul2 ; micro_state.mul1 ; micro_state.bf1 ; micro_state.rota1 ; micro_state.movep5 ; micro_state.movep4 ; micro_state.movep3 ; micro_state.movep2 ; micro_state.movep1 ; micro_state.movec1 ; micro_state.trap6 ; micro_state.trap5 ; micro_state.trap4 ; micro_state.chk24 ; micro_state.chk23 ; micro_state.chk22 ; micro_state.chk21 ; micro_state.chk20 ; micro_state.cas28 ; micro_state.cas27 ; micro_state.cas26 ; micro_state.cas25 ; micro_state.cas24 ; micro_state.cas23 ; micro_state.cas22 ; micro_state.cas21 ; micro_state.cas2 ; micro_state.cas1 ; micro_state.trap3 ; micro_state.trap2 ; micro_state.trap1 ; micro_state.trap0 ; micro_state.trap00 ; micro_state.rtd2 ; micro_state.rtd1 ; micro_state.rte5 ; micro_state.rte4 ; micro_state.rte3 ; micro_state.rte2 ; micro_state.rte1 ; micro_state.int4 ; micro_state.int3 ; micro_state.int2 ; micro_state.int1 ; micro_state.unlink2 ; micro_state.unlink1 ; micro_state.link2 ; micro_state.link1 ; micro_state.cmpm ; micro_state.op_AxAy ; micro_state.pack3 ; micro_state.pack2 ; micro_state.pack1 ; micro_state.andi ; micro_state.movem3 ; micro_state.movem2 ; micro_state.movem1 ; micro_state.dbcc1 ; micro_state.nopnop ; micro_state.bsr2 ; micro_state.bsr1 ; micro_state.bra1 ; micro_state.st_AnXn2 ; micro_state.st_AnXn1 ; micro_state.st_229_4 ; micro_state.st_229_3 ; micro_state.st_229_2 ; micro_state.st_229_1 ; micro_state.ld_229_4 ; micro_state.ld_229_3 ; micro_state.ld_229_2 ; micro_state.ld_229_1 ; micro_state.ld_AnXnbd3 ; micro_state.ld_AnXnbd2 ; micro_state.ld_AnXnbd1 ; micro_state.st_dAn1 ; micro_state.ld_AnXn2 ; micro_state.ld_AnXn1 ; micro_state.ld_dAn1 ; micro_state.st_nn ; micro_state.idle ; micro_state.nop ; micro_state.ld_nn ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+-------------------+-------------------+-------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+
; micro_state.ld_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 0                 ;
; micro_state.nop        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 1               ; 1                 ;
; micro_state.idle       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 1                ; 0               ; 1                 ;
; micro_state.st_nn      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 1                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 1                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 1                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 1                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_dAn1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 1                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd1 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 1                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd2 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 1                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_AnXnbd3 ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.ld_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_3   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_229_4   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.st_AnXn2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bra1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bsr2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.nopnop     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.dbcc1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 1                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 1                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movem3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 1                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.andi       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 1                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 1                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 1                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.pack3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 1                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.op_AxAy    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 1                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cmpm       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 1                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 1                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.link2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 1                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink1    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 1                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.unlink2    ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.int4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte3       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte4       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rte5       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rtd1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rtd2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap00     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap0      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap2      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap3      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas21      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas22      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas23      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas24      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas25      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas26      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas27      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.cas28      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk20      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk21      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk22      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk23      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.chk24      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap4      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap5      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.trap6      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movec1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep1     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep2     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep3     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep4     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.movep5     ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 1                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.rota1      ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 1                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.bf1        ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 1               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 1                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul2       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 1                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end1   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 1                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.mul_end2   ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 1                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div1       ; 0                    ; 0                    ; 0                ; 0                ; 0                ; 1                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div2       ; 0                    ; 0                    ; 0                ; 0                ; 1                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div3       ; 0                    ; 0                    ; 0                ; 1                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div4       ; 0                    ; 0                    ; 1                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end1   ; 0                    ; 1                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
; micro_state.div_end2   ; 1                    ; 0                    ; 0                ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                ; 0                ; 0               ; 0                 ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                  ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                   ; 0                   ; 0                 ; 0                 ; 0                ; 0                   ; 0                 ; 0                 ; 0                 ; 0                ; 0                  ; 0                  ; 0                  ; 0                 ; 0                  ; 0                ; 0                ; 0                ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                      ; 0                      ; 0                      ; 0                   ; 0                    ; 0                    ; 0                   ; 0                 ; 0                ; 0               ; 1                 ;
+------------------------+----------------------+----------------------+------------------+------------------+------------------+------------------+----------------------+----------------------+------------------+------------------+-----------------+-------------------+--------------------+--------------------+--------------------+--------------------+--------------------+--------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+--------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+---------------------+---------------------+-------------------+-------------------+------------------+---------------------+-------------------+-------------------+-------------------+------------------+--------------------+--------------------+--------------------+-------------------+--------------------+------------------+------------------+------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+----------------------+------------------------+------------------------+------------------------+---------------------+----------------------+----------------------+---------------------+-------------------+------------------+-----------------+-------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Name                       ; current_state.IDLE ; current_state.LOCKED ; current_state.WAIT_ON_LOCK                                                                             ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; current_state.IDLE         ; 0                  ; 0                    ; 0                                                                                                      ;
; current_state.WAIT_ON_LOCK ; 1                  ; 0                    ; 1                                                                                                      ;
; current_state.LOCKED       ; 1                  ; 1                    ; 0                                                                                                      ;
+----------------------------+--------------------+----------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; Name                              ; current_read_state.READ_POST_WAIT ; current_read_state.READ ; current_read_state.READ_WAIT ; current_read_state.READ_IDLE                        ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+
; current_read_state.READ_IDLE      ; 0                                 ; 0                       ; 0                            ; 0                                                   ;
; current_read_state.READ_WAIT      ; 0                                 ; 0                       ; 1                            ; 1                                                   ;
; current_read_state.READ           ; 0                                 ; 1                       ; 0                            ; 1                                                   ;
; current_read_state.READ_POST_WAIT ; 1                                 ; 0                       ; 0                            ; 1                                                   ;
+-----------------------------------+-----------------------------------+-------------------------+------------------------------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                                                                                                                                    ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; Name                             ; operation_address.CP_CURRENT_REG ; operation_address.BWCTRL_REG ; operation_address.DSM_REG ; operation_address.DPS_REG ; operation_address.C_COUNTERS_REG ; operation_address.M_REG ; operation_address.N_REG ; operation_address.000000 ; operation_address.ANY_DPRIO ; operation_address.VCO_REG ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+
; operation_address.000000         ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 0                        ; 0                           ; 0                         ;
; operation_address.N_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 1                       ; 1                        ; 0                           ; 0                         ;
; operation_address.M_REG          ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 1                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.C_COUNTERS_REG ; 0                                ; 0                            ; 0                         ; 0                         ; 1                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DPS_REG        ; 0                                ; 0                            ; 0                         ; 1                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.DSM_REG        ; 0                                ; 0                            ; 1                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.BWCTRL_REG     ; 0                                ; 1                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.CP_CURRENT_REG ; 1                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 0                         ;
; operation_address.VCO_REG        ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 0                           ; 1                         ;
; operation_address.ANY_DPRIO      ; 0                                ; 0                            ; 0                         ; 0                         ; 0                                ; 0                       ; 0                       ; 1                        ; 1                           ; 0                         ;
+----------------------------------+----------------------------------+------------------------------+---------------------------+---------------------------+----------------------------------+-------------------------+-------------------------+--------------------------+-----------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                                                                                                                         ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; Name                       ; dprio_cur_state.DPRIO_DONE ; dprio_cur_state.TEN ; dprio_cur_state.NINE ; dprio_cur_state.EIGHT ; dprio_cur_state.SEVEN ; dprio_cur_state.SIX ; dprio_cur_state.FIVE ; dprio_cur_state.FOUR ; dprio_cur_state.THREE ; dprio_cur_state.TWO ; dprio_cur_state.ONE ; dprio_cur_state.DPRIO_IDLE ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+
; dprio_cur_state.DPRIO_IDLE ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 0                          ;
; dprio_cur_state.ONE        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 1                   ; 1                          ;
; dprio_cur_state.TWO        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 1                   ; 0                   ; 1                          ;
; dprio_cur_state.THREE      ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 1                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FOUR       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 1                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.FIVE       ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 1                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SIX        ; 0                          ; 0                   ; 0                    ; 0                     ; 0                     ; 1                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.SEVEN      ; 0                          ; 0                   ; 0                    ; 0                     ; 1                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.EIGHT      ; 0                          ; 0                   ; 0                    ; 1                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.NINE       ; 0                          ; 0                   ; 1                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.TEN        ; 0                          ; 1                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
; dprio_cur_state.DPRIO_DONE ; 1                          ; 0                   ; 0                    ; 0                     ; 0                     ; 0                   ; 0                    ; 0                    ; 0                     ; 0                   ; 0                   ; 1                          ;
+----------------------------+----------------------------+---------------------+----------------------+-----------------------+-----------------------+---------------------+----------------------+----------------------+-----------------------+---------------------+---------------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state                                     ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; Name                                     ; dps_current_state.DPS_CHANGED ; dps_current_state.DPS_WAIT_DPRIO_WRITING ; dps_current_state.DPS_WAIT_PHASE_EN ; dps_current_state.DPS_START ; dps_current_state.DPS_WAIT_PHASE_DONE ; dps_current_state.DPS_DONE ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+
; dps_current_state.DPS_DONE               ; 0                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 0                          ;
; dps_current_state.DPS_WAIT_PHASE_DONE    ; 0                             ; 0                                        ; 0                                   ; 0                           ; 1                                     ; 1                          ;
; dps_current_state.DPS_START              ; 0                             ; 0                                        ; 0                                   ; 1                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_PHASE_EN      ; 0                             ; 0                                        ; 1                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_WAIT_DPRIO_WRITING ; 0                             ; 1                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
; dps_current_state.DPS_CHANGED            ; 1                             ; 0                                        ; 0                                   ; 0                           ; 0                                     ; 1                          ;
+------------------------------------------+-------------------------------+------------------------------------------+-------------------------------------+-----------------------------+---------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                                  ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|avl_state                          ;
+------------------+-----------------+------------------+-----------------+
; Name             ; avl_state.sREAD ; avl_state.sWRITE ; avl_state.sIDLE ;
+------------------+-----------------+------------------+-----------------+
; avl_state.sIDLE  ; 0               ; 0                ; 0               ;
; avl_state.sWRITE ; 0               ; 1                ; 1               ;
; avl_state.sREAD  ; 1               ; 0                ; 1               ;
+------------------+-----------------+------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_copy                 ;
+---------------+--------------+---------------+--------------+
; Name          ; o_copy.sCOPY ; o_copy.sSHIFT ; o_copy.sWAIT ;
+---------------+--------------+---------------+--------------+
; o_copy.sWAIT  ; 0            ; 0             ; 0            ;
; o_copy.sSHIFT ; 0            ; 1             ; 1            ;
; o_copy.sCOPY  ; 1            ; 0             ; 1            ;
+---------------+--------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |sys_top|ascal:ascal|o_state                                           ;
+-------------------+-------------------+---------------+----------------+---------------+
; Name              ; o_state.sWAITREAD ; o_state.sREAD ; o_state.sHSYNC ; o_state.sDISP ;
+-------------------+-------------------+---------------+----------------+---------------+
; o_state.sDISP     ; 0                 ; 0             ; 0              ; 0             ;
; o_state.sHSYNC    ; 0                 ; 0             ; 1              ; 1             ;
; o_state.sREAD     ; 0                 ; 1             ; 0              ; 1             ;
; o_state.sWAITREAD ; 1                 ; 0             ; 0              ; 1             ;
+-------------------+-------------------+---------------+----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |sys_top|hdmi_config:hdmi_config|mSetup_ST ;
+--------------+--------------+--------------+---------------+
; Name         ; mSetup_ST.00 ; mSetup_ST.10 ; mSetup_ST.01  ;
+--------------+--------------+--------------+---------------+
; mSetup_ST.00 ; 0            ; 0            ; 0             ;
; mSetup_ST.01 ; 1            ; 0            ; 1             ;
; mSetup_ST.10 ; 1            ; 1            ; 0             ;
+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------+
; State Machine - |sys_top|mcp23009:mcp23009|state ;
+----------+----------+----------+-----------------+
; Name     ; state.00 ; state.10 ; state.01        ;
+----------+----------+----------+-----------------+
; state.00 ; 0        ; 0        ; 0               ;
; state.01 ; 1        ; 0        ; 1               ;
; state.10 ; 1        ; 1        ; 0               ;
+----------+----------+----------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|sdram:sdram|state                                       ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; state.RFSH ; state.RDWR ; state.ACTV ; state.IDLE ; state.MODE ; state.INIT ;
+------------+------------+------------+------------+------------+------------+------------+
; state.INIT ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; state.MODE ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; state.IDLE ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; state.ACTV ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; state.RDWR ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; state.RFSH ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|sdram:sdram|state_last                                                                     ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; Name            ; state_last.RFSH ; state_last.RDWR ; state_last.ACTV ; state_last.IDLE ; state_last.MODE ; state_last.INIT ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+
; state_last.INIT ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ;
; state_last.MODE ; 0               ; 0               ; 0               ; 0               ; 1               ; 1               ;
; state_last.IDLE ; 0               ; 0               ; 0               ; 1               ; 0               ; 1               ;
; state_last.ACTV ; 0               ; 0               ; 1               ; 0               ; 0               ; 1               ;
; state_last.RDWR ; 0               ; 1               ; 0               ; 0               ; 0               ; 1               ;
; state_last.RFSH ; 1               ; 0               ; 0               ; 0               ; 0               ; 1               ;
+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------+
; State Machine - |sys_top|alsa:alsa|state ;
+----------+-------------------------------+
; Name     ; state.01                      ;
+----------+-------------------------------+
; state.00 ; 0                             ;
; state.01 ; 1                             ;
+----------+-------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|pll_hdmi_adj:pll_hdmi_adj|state                                          ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; Name        ; state.sW6 ; state.sW5 ; state.sW4 ; state.sW3 ; state.sW2 ; state.sW1 ; state.sIDLE ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+
; state.sIDLE ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0           ;
; state.sW1   ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 1           ;
; state.sW2   ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 1           ;
; state.sW3   ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 1           ;
; state.sW4   ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 1           ;
; state.sW5   ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 1           ;
; state.sW6   ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1           ;
+-------------+-----------+-----------+-----------+-----------+-----------+-----------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|ALU_Op_r                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Name                ; ALU_Op_r.ALU_OP_XAA ; ALU_Op_r.ALU_OP_SAX ; ALU_Op_r.ALU_OP_ANC ; ALU_Op_r.ALU_OP_ARR ; ALU_Op_r.ALU_OP_INC ; ALU_Op_r.ALU_OP_DEC ; ALU_Op_r.ALU_OP_OR ; ALU_Op_r.ALU_OP_ROR ; ALU_Op_r.ALU_OP_LSR ; ALU_Op_r.ALU_OP_ROL ; ALU_Op_r.ALU_OP_ASL ; ALU_Op_r.ALU_OP_SBC ; ALU_Op_r.ALU_OP_CMP ; ALU_Op_r.ALU_OP_EQ2 ; ALU_Op_r.ALU_OP_EQ1 ; ALU_Op_r.ALU_OP_ADC ; ALU_Op_r.ALU_OP_EOR ; ALU_Op_r.ALU_OP_AND ; ALU_Op_r.ALU_OP_BIT ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; ALU_Op_r.ALU_OP_BIT ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ;
; ALU_Op_r.ALU_OP_AND ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                   ;
; ALU_Op_r.ALU_OP_EOR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ADC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_EQ1 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_EQ2 ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_CMP ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_SBC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ASL ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ROL ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_LSR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ROR ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_OR  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_DEC ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_INC ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ARR ; 0                   ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_ANC ; 0                   ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_SAX ; 0                   ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
; ALU_Op_r.ALU_OP_XAA ; 1                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                   ;
+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+--------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+
; Name                             ; Write_Data_r.Write_Data_DONTCARE ; Write_Data_r.Write_Data_YB ; Write_Data_r.Write_Data_XB ; Write_Data_r.Write_Data_AXB ; Write_Data_r.Write_Data_AX ; Write_Data_r.Write_Data_PCH ; Write_Data_r.Write_Data_PCL ; Write_Data_r.Write_Data_P ; Write_Data_r.Write_Data_S ; Write_Data_r.Write_Data_Y ; Write_Data_r.Write_Data_X ; Write_Data_r.Write_Data_ABC ; Write_Data_r.Write_Data_DL ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+
; Write_Data_r.Write_Data_DL       ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 0                          ;
; Write_Data_r.Write_Data_ABC      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 1                           ; 1                          ;
; Write_Data_r.Write_Data_X        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 1                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_Y        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 1                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_S        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 1                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_P        ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 1                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_PCL      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 1                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_PCH      ; 0                                ; 0                          ; 0                          ; 0                           ; 0                          ; 1                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_AX       ; 0                                ; 0                          ; 0                          ; 0                           ; 1                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_AXB      ; 0                                ; 0                          ; 0                          ; 1                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_XB       ; 0                                ; 0                          ; 1                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_YB       ; 0                                ; 1                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
; Write_Data_r.Write_Data_DONTCARE ; 1                                ; 0                          ; 0                          ; 0                           ; 0                          ; 0                           ; 0                           ; 0                         ; 0                         ; 0                         ; 0                         ; 0                           ; 1                          ;
+----------------------------------+----------------------------------+----------------------------+----------------------------+-----------------------------+----------------------------+-----------------------------+-----------------------------+---------------------------+---------------------------+---------------------------+---------------------------+-----------------------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Set_Addr_To_r                                                            ;
+-------------------------------+------------------------------+------------------------------+-------------------------------+-------------------------------+
; Name                          ; Set_Addr_To_r.Set_Addr_To_BA ; Set_Addr_To_r.Set_Addr_To_SP ; Set_Addr_To_r.Set_Addr_To_ZPG ; Set_Addr_To_r.Set_Addr_To_PBR ;
+-------------------------------+------------------------------+------------------------------+-------------------------------+-------------------------------+
; Set_Addr_To_r.Set_Addr_To_PBR ; 0                            ; 0                            ; 0                             ; 0                             ;
; Set_Addr_To_r.Set_Addr_To_ZPG ; 0                            ; 0                            ; 1                             ; 1                             ;
; Set_Addr_To_r.Set_Addr_To_SP  ; 0                            ; 1                            ; 0                             ; 1                             ;
; Set_Addr_To_r.Set_Addr_To_BA  ; 1                            ; 0                            ; 0                             ; 1                             ;
+-------------------------------+------------------------------+------------------------------+-------------------------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[0]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[2]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]                                               ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[4]                                               ; yes                                                              ; yes                                        ;
; osd:hdmi_osd|ce_pix                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[1] ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|dreg[0] ; yes                                                              ; yes                                        ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst|din_s1  ; yes                                                              ; yes                                        ;
; osd:vga_osd|ce_pix                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; Total number of protected registers is 10                                                                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; vga_out:vga_out|Add6~0                                 ;   ;
; vga_out:vga_scaler_out|Add6~0                          ;   ;
; vga_out:vga_out|Add16~0                                ;   ;
; vga_out:vga_scaler_out|Add16~0                         ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pin_reg[0..7]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|SO_n_o                                                                                                                                  ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|sl_PF_HLDBn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|sl_MO_HLDBn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|sl_MO_HLDAn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|sl_PF_HLDAn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|sl_PF_HLDBn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|sl_MO_HLDBn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|sl_MO_HLDAn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|sl_PF_HLDAn                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|use_VBR_Stackframe                                                                                                ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[9]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_vector[10..31]                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[23]                                                                                                          ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|Flags[5..7]                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|sdram:sdram|cmd[3]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|hps_io:hps_io|uio_block.old_status_set                                                                                                                                                    ; Lost fanout                                                                                                      ;
; emu:emu|hps_io:hps_io|uio_block.old_info                                                                                                                                                          ; Lost fanout                                                                                                      ;
; emu:emu|hps_io:hps_io|uio_block.status_req[0..63]                                                                                                                                                 ; Stuck at GND due to stuck port clock_enable                                                                      ;
; emu:emu|hps_io:hps_io|uio_block.stflg[0..3]                                                                                                                                                       ; Stuck at GND due to stuck port clock_enable                                                                      ;
; alsa:alsa|spi_out[0..7,27..31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|spdif:toslink|preamble_q[3,7]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pr_1b[0..2,13..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pb_1b[0..5,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|y_1b[0,1,14..18]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pr_1g[0..2,18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pb_1g[0..2,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|y_1g[0,1,8,15..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pr_1r[0..5,17,18]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pb_1r[0..2,16..18]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|y_1r[0..2,16..18]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pr_1b[0..2,13..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pb_1b[0..5,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_1b[0,1,14..18]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pr_1g[0..2,18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pb_1g[0..2,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_1g[0,1,8,15..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pr_1r[0..5,17,18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pb_1r[0..2,16..18]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_1r[0..2,16..18]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|ordout1[21]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; osd:vga_osd|ordout1[5,13]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_4[0,1]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_2[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_osd_start_4[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_osd_start_3[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_osd_start_2[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_osd_start_1[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_osd_start_h[21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|osd_t[0..6,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|ordout1[21]                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                           ;
; osd:hdmi_osd|ordout1[5,13]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_4[0,1]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_2[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_osd_start_4[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_osd_start_3[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_osd_start_2[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_osd_start_1[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_osd_start_h[21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|osd_t[0..6,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[19,28,30,31]                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                           ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[1,2,6,7,9]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; hdmi_config:hdmi_config|i2c:i2c_av|len                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                           ;
; hdmi_config:hdmi_config|i2c:i2c_av|rd                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_freeze                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_iauto                                                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[121..127]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[120]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[105..111,114..119]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[104]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[12..15,28..39,45..47,60..63,76..79,88..103]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_pfl                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_vdivi[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_i_offset0[30,31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_i_offset0[29]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|avl_i_offset0[4..22,25..28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_i_offset1[30,31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_i_offset1[29]                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|avl_i_offset1[4..22,25..28]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_vdivi[0]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_mode[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_run                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_div[3,4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                                                                   ; Stuck at VCC due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|ram1_reset_0                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0..3,5..7]                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|init_reset_deasserted                                                                                                     ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage                                                                                                                ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[0..28]                                                                                                ; Lost fanout                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating                                                                                                          ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[0..7]                                                                                             ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminating                                                                                                         ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|terminating                                                                                                               ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[0..28]                                                                                                      ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0..7]                                                                                                    ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[0..7]                                                                                              ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[0..7]                                                                                                  ; Stuck at GND due to stuck port clock                                                                             ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|state_write                                                                                                               ; Stuck at GND due to stuck port clock                                                                             ;
; mcp23009:mcp23009|i2c:i2c|SD[28,30,31]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                           ;
; mcp23009:mcp23009|i2c:i2c|SD[1,2,4..8]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; mcp23009:mcp23009|i2c:i2c|len                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                           ;
; audio_out:audio_out|aud_mix_top:audmix_l|pre_out[0..15]                                                                                                                                           ; Lost fanout                                                                                                      ;
; audio_out:audio_out|aud_mix_top:audmix_r|pre_out[0..15]                                                                                                                                           ; Lost fanout                                                                                                      ;
; ascal:ascal|o_hmode[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_vmode[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_v_bic_pix.r[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt2.r_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_abcd1.r.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.r_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.r_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.r_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_pix.g[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt2.g_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_abcd1.g.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.g_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.g_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.g_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_pix.b[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt2.b_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_abcd1.b.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.b_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.b_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_bic_tt1.b_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_pix.b[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt2.b_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_abcd1.b.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.b_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.b_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.b_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_pix.g[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt2.g_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_abcd1.g.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.g_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.g_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.g_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_pix.r[0..7]                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt2.r_abxcxx[0..9]                                                                                                                                                            ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_abcd1.r.a[0..7]                                                                                                                                                               ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.r_bx[0..8]                                                                                                                                                                ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.r_cxx[1..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[0..9]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_hfrac3[8..11]                                                                                                                                                                       ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_bic_tt1.r_dxx[0..10]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; ascal:ascal|o_hfrac2[8..10]                                                                                                                                                                       ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_sbil_t.f[0..2]                                                                                                                                                                    ; Lost fanout                                                                                                      ;
; ascal:ascal|o_h_sbil_t.s[0..3]                                                                                                                                                                    ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_sbil_t.f[0..2]                                                                                                                                                                    ; Lost fanout                                                                                                      ;
; ascal:ascal|o_v_sbil_t.s[0..3]                                                                                                                                                                    ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|asl_VFlag                                                                                           ; Lost fanout                                                                                                      ;
; emu:emu|slap_type[8..31]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Mode_r[0,1]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|BCD_en_r                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|IPL_vec[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|IPL_vec[3,4]                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|IPL_vec[5..7]                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rIPL_nr[0]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|hps_io:hps_io|fp_dout[0..15]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|hps_io:hps_io|uio_block.info_n[0..7]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|old_vmode                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|hps_io:hps_io|video_calc:video_calc|vid_int[0,1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[6,7]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[7]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|infoh[0..2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|infow[0..2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|infoy[12..21]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|infox[12..21]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|infoh[0..2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|infow[0..2]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|infoy[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|infox[12..21]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; pll_hdmi_adj:pll_hdmi_adj|paddress[3..5]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_fl_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_flm                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_hmin[0..11]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_vmin[0..11]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_mode[0,1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_format[1]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_format[0]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|i_div[1,2]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_wadrs[23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_adrs[25..31]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0..3,5..7]                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_4[14..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_2[13..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_1[12..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_h[12..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_4[14..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_2[13..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_1[12..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_h[12..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[113]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[112]                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[81]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_radrs[25..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|y_2[18]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_2[18]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_5[15..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|v_info_start_3[14..21]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_5[15..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|v_info_start_3[14..21]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_ihsize_temp[14]                                                                                                                                                                     ; Lost fanout                                                                                                      ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[2]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[3]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[4]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[4]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[5]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[6]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[6]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[7]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[8]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[9]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[9]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[10]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_r|x1[11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|DC_blocker:dcb_l|x1[11]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|y_2[17]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pb_1b[15]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|y_1b[13]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pr_1g[15..17]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pb_1g[15]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pr_1r[16]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|y_1r[15]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_2[17]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pb_1b[15]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_1b[13]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pr_1g[15..17]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pb_1g[15]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pr_1r[16]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_1r[15]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pr_1r[15]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pr_1r[15]                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|P[4]                                                                                                                                    ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|P[5]                                       ;
; mcp23009:mcp23009|i2c:i2c|SD[0]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[3]                                                                      ;
; mcp23009:mcp23009|i2c:i2c|SD[3]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[10]                                                                     ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[0]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[3]                                                             ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[3]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[4]                                                             ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[4]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[5]                                                             ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[5]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[8]                                                             ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[8]                                                                                                                                                          ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[10]                                                            ;
; old_hs                                                                                                                                                                                            ; Merged with hss[0]                                                                                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_PM_vol[0]                                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_PM_vol[1]                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_POK[14,15]                                                                                                                                   ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_POK[13]                                         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_YMR[15]                                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_YMR[14]                                         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_YML[15]                                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_YML[14]                                         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_TMS[15]                                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|s_audio_TMS[14]                                         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][0]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][0]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][0]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][0]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][0]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][0]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][0]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][2]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][2]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][2]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][2]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][2]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][2]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][2]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][3]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][3]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][3]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][3]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][3]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][3]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][3]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][4]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][4]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][4]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][4]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][4]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][4]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][4]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[6][7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][7]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[5][7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][7]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[4][7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][7]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[3][7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][7]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[2][7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][7]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[1][7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][7]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[0][7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_val[7][7]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|keycode_III[0]                                                                                                               ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|dt1_kf_III[0]                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phinc_addr_III[8]                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|dt1_kf_III[0]                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|keycode_III[1]                                                                                                               ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|dt1_kf_III[1]                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phinc_addr_III[9]                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|dt1_kf_III[1]                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|octave_III[0]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|keycode_III[2]                  ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|octave_III[1]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|keycode_III[3]                  ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|octave_III[2]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|keycode_III[4]                  ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_vector[1,8,9]                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_vector[0]       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|FlagsSR[4,6]                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|FlagsSR[3]           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rf_source_addrd[0]                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|RDindex_B[0]         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rf_source_addrd[1]                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|RDindex_B[1]         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rf_source_addrd[2]                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|RDindex_B[2]         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rf_source_addrd[3]                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|RDindex_B[3]         ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|WR_AReg                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|RDindex_A[3]         ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hs~reg1                                                                                                                  ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|hs                          ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[4]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[0]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[5]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[1]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[6]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[2]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[7]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|B_in[3]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[4]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[0]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[5]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[1]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[6]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[2]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[7]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|G_in[3]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[4]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[0]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[5]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[1]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[6]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[2]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[7]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|R_in[3]                   ;
; audio_out:audio_out|cnt[1..13]                                                                                                                                                                    ; Merged with audio_out:audio_out|cnt[0]                                                                           ;
; audio_out:audio_out|aud_mix_top:audmix_r|a1[16]                                                                                                                                                   ; Merged with audio_out:audio_out|aud_mix_top:audmix_r|a1[15]                                                      ;
; audio_out:audio_out|aud_mix_top:audmix_l|a1[16]                                                                                                                                                   ; Merged with audio_out:audio_out|aud_mix_top:audmix_l|a1[15]                                                      ;
; vga_out:vga_out|y_1r[7]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[22]                                                                             ;
; vga_out:vga_out|y_1r[6]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[21]                                                                             ;
; vga_out:vga_out|y_1r[5]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[20]                                                                             ;
; vga_out:vga_out|y_1r[4]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[19]                                                                             ;
; vga_out:vga_out|pr_1r[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[18]                                                                             ;
; vga_out:vga_out|y_1r[3]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[18]                                                                             ;
; vga_out:vga_out|y_1g[7,14]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[15]                                                                             ;
; vga_out:vga_out|y_1g[6,13]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[14]                                                                             ;
; vga_out:vga_out|y_1g[5,12]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[13]                                                                             ;
; vga_out:vga_out|y_1g[4,11]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[12]                                                                             ;
; vga_out:vga_out|pb_1g[4]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[11]                                                                             ;
; vga_out:vga_out|y_1g[3,10]                                                                                                                                                                        ; Merged with vga_out:vga_out|din1[11]                                                                             ;
; vga_out:vga_out|pr_1g[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[10]                                                                             ;
; vga_out:vga_out|pb_1g[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[10]                                                                             ;
; vga_out:vga_out|y_1g[2,9]                                                                                                                                                                         ; Merged with vga_out:vga_out|din1[10]                                                                             ;
; vga_out:vga_out|pr_1b[5]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[4]                                                                              ;
; vga_out:vga_out|y_1b[4]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[4]                                                                              ;
; vga_out:vga_out|pr_1b[4]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[3]                                                                              ;
; vga_out:vga_out|y_1b[3]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[3]                                                                              ;
; vga_out:vga_out|pr_1b[3]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[2]                                                                              ;
; vga_out:vga_out|pb_1b[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|din1[2]                                                                              ;
; vga_out:vga_out|y_1b[2]                                                                                                                                                                           ; Merged with vga_out:vga_out|din1[2]                                                                              ;
; vga_out:vga_scaler_out|y_1r[7]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[22]                                                                      ;
; vga_out:vga_scaler_out|y_1r[6]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[21]                                                                      ;
; vga_out:vga_scaler_out|y_1r[5]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[20]                                                                      ;
; vga_out:vga_scaler_out|y_1r[4]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[19]                                                                      ;
; vga_out:vga_scaler_out|pr_1r[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[18]                                                                      ;
; vga_out:vga_scaler_out|y_1r[3]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[18]                                                                      ;
; vga_out:vga_scaler_out|y_1g[7,14]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[15]                                                                      ;
; vga_out:vga_scaler_out|y_1g[6,13]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[14]                                                                      ;
; vga_out:vga_scaler_out|y_1g[5,12]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[13]                                                                      ;
; vga_out:vga_scaler_out|y_1g[4,11]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[12]                                                                      ;
; vga_out:vga_scaler_out|pb_1g[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[11]                                                                      ;
; vga_out:vga_scaler_out|y_1g[3,10]                                                                                                                                                                 ; Merged with vga_out:vga_scaler_out|din1[11]                                                                      ;
; vga_out:vga_scaler_out|pr_1g[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[10]                                                                      ;
; vga_out:vga_scaler_out|pb_1g[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[10]                                                                      ;
; vga_out:vga_scaler_out|y_1g[2,9]                                                                                                                                                                  ; Merged with vga_out:vga_scaler_out|din1[10]                                                                      ;
; vga_out:vga_scaler_out|pr_1b[5]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[4]                                                                       ;
; vga_out:vga_scaler_out|y_1b[4]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[4]                                                                       ;
; vga_out:vga_scaler_out|pr_1b[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[3]                                                                       ;
; vga_out:vga_scaler_out|y_1b[3]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[3]                                                                       ;
; vga_out:vga_scaler_out|pr_1b[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[2]                                                                       ;
; vga_out:vga_scaler_out|pb_1b[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[2]                                                                       ;
; vga_out:vga_scaler_out|y_1b[2]                                                                                                                                                                    ; Merged with vga_out:vga_scaler_out|din1[2]                                                                       ;
; osd:vga_osd|ordout1[19]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[22]                                                                              ;
; osd:vga_osd|ordout1[18]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[21]                                                                              ;
; osd:vga_osd|ordout1[17]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[20]                                                                              ;
; osd:vga_osd|ordout1[16]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[19]                                                                              ;
; osd:vga_osd|ordout1[12]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[15]                                                                              ;
; osd:vga_osd|ordout1[11]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[14]                                                                              ;
; osd:vga_osd|ordout1[10]                                                                                                                                                                           ; Merged with osd:vga_osd|nrdout1[13]                                                                              ;
; osd:vga_osd|ordout1[9]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[12]                                                                              ;
; osd:vga_osd|ordout1[8]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[11]                                                                              ;
; osd:vga_osd|ordout1[4]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[7]                                                                               ;
; osd:vga_osd|ordout1[3]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[6]                                                                               ;
; osd:vga_osd|ordout1[2]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[5]                                                                               ;
; osd:vga_osd|ordout1[1]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[4]                                                                               ;
; osd:vga_osd|ordout1[0]                                                                                                                                                                            ; Merged with osd:vga_osd|nrdout1[3]                                                                               ;
; osd:vga_osd|ordout1[6,7,14,15,22]                                                                                                                                                                 ; Merged with osd:vga_osd|ordout1[23]                                                                              ;
; osd:vga_osd|nrdout1[23]                                                                                                                                                                           ; Merged with osd:vga_osd|ordout1[20]                                                                              ;
; scanlines:VGA_scanlines|old_hs                                                                                                                                                                    ; Merged with scanlines:VGA_scanlines|hs1                                                                          ;
; scanlines:VGA_scanlines|old_vs                                                                                                                                                                    ; Merged with scanlines:VGA_scanlines|vs1                                                                          ;
; osd:hdmi_osd|ordout1[19]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[22]                                                                             ;
; osd:hdmi_osd|ordout1[18]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[21]                                                                             ;
; osd:hdmi_osd|ordout1[17]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[20]                                                                             ;
; osd:hdmi_osd|ordout1[16]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[19]                                                                             ;
; osd:hdmi_osd|ordout1[12]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[15]                                                                             ;
; osd:hdmi_osd|ordout1[11]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[14]                                                                             ;
; osd:hdmi_osd|ordout1[10]                                                                                                                                                                          ; Merged with osd:hdmi_osd|nrdout1[13]                                                                             ;
; osd:hdmi_osd|ordout1[9]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[12]                                                                             ;
; osd:hdmi_osd|ordout1[8]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[11]                                                                             ;
; osd:hdmi_osd|ordout1[4]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[7]                                                                              ;
; osd:hdmi_osd|ordout1[3]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[6]                                                                              ;
; osd:hdmi_osd|ordout1[2]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[5]                                                                              ;
; osd:hdmi_osd|ordout1[1]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[4]                                                                              ;
; osd:hdmi_osd|ordout1[0]                                                                                                                                                                           ; Merged with osd:hdmi_osd|nrdout1[3]                                                                              ;
; osd:hdmi_osd|ordout1[6,7,14,15,22]                                                                                                                                                                ; Merged with osd:hdmi_osd|ordout1[23]                                                                             ;
; osd:hdmi_osd|nrdout1[23]                                                                                                                                                                          ; Merged with osd:hdmi_osd|ordout1[20]                                                                             ;
; osd:hdmi_osd|deD                                                                                                                                                                                  ; Merged with osd:hdmi_osd|de1                                                                                     ;
; scanlines:HDMI_scanlines|old_hs                                                                                                                                                                   ; Merged with scanlines:HDMI_scanlines|hs1                                                                         ;
; scanlines:HDMI_scanlines|old_vs                                                                                                                                                                   ; Merged with scanlines:HDMI_scanlines|vs1                                                                         ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD[10]                                                                                                                                                         ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|SD[29]                                                            ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[1..5]                                                                                                                                                      ; Merged with hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                            ;
; ascal:ascal|i_adrsi[4..6]                                                                                                                                                                         ; Merged with ascal:ascal|i_adrsi[7]                                                                               ;
; ascal:ascal|o_v_frac[0..2]                                                                                                                                                                        ; Merged with ascal:ascal|o_v_frac[3]                                                                              ;
; ascal:ascal|o_h_frac2[1..3]                                                                                                                                                                       ; Merged with ascal:ascal|o_h_frac2[0]                                                                             ;
; mcp23009:mcp23009|din[3]                                                                                                                                                                          ; Merged with mcp23009:mcp23009|din[4]                                                                             ;
; mcp23009:mcp23009|din[7]                                                                                                                                                                          ; Merged with mcp23009:mcp23009|din[6]                                                                             ;
; mcp23009:mcp23009|din[13..15]                                                                                                                                                                     ; Merged with mcp23009:mcp23009|din[12]                                                                            ;
; mcp23009:mcp23009|i2c:i2c|rd                                                                                                                                                                      ; Merged with mcp23009:mcp23009|i2c:i2c|SD[29]                                                                     ;
; mcp23009:mcp23009|i2c:i2c|SD[9]                                                                                                                                                                   ; Merged with mcp23009:mcp23009|i2c:i2c|SD[19]                                                                     ;
; mcp23009:mcp23009|i2c:i2c|cnt[1..5]                                                                                                                                                               ; Merged with mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                     ;
; ascal:ascal|i_adrs[4..6]                                                                                                                                                                          ; Merged with ascal:ascal|i_adrs[7]                                                                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[7..9,11..13]                                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt2[14,15]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt3[1,14,15]                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[0,8..15]                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[0,8..15]                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank1[0,8..15]                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank2[0,8..15]                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank3[0,8..15]                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt1[7..9,11..15]                                                                                                                   ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[7]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank1[7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank2[7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank3[7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank3[6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank2[6]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[6]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank1[6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[6]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[4]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[1..6]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt2[0..12]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt4[0,7..12]                                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt4[13]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt2[13]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[15]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[14]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[14,15]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[14]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[0,2,14,15]                                                                                                                     ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[14]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[14,15]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[14]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[14,15]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[14]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add1[1..13]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add2[0..13]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add3[3..13]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp1[1,10..13]                                                                                                                    ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp2[9,11..13]                                                                                                                    ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[13]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[12]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp1[4]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[12]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp1[4]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[4]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp1[4]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[11]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[10]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[4]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[4]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[1..3]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2c0[2,3]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2c1[2,3]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2s0[2,3]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2s1[2,3]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit3[0..2]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[0..3,9,14,15]                                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[0..3,9,14,15]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[0,2,3,9,14,15]                                                                                                               ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[1..3,9,14,15]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[2,3,9,14,15]                                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit3[0..3,9,14,15]                                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[4..9,11,12]                                                                                                                   ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2c0[0,1,4..12]                                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2c1[0,1,4..12]                                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2s0[0,1,4..12]                                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2s1[0,1,4..12]                                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit3[3..12]                                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[1]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[0]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[0,1]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2c0[13]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[13]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2c1[13]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[13]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2s0[13]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[13]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit2s1[13]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[13]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit3[13]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[13]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[13]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[13]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[13]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[13]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit3[13]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[12]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[10,12]                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[10,12]                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[10,12]                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[10,12]                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit3[10,12]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[11]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[11]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[11]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[11]                                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit3[11]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[8]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[8]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[8]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[8]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[8]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[8]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[8]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[8]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit3[8]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[8]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[6]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[6]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[6]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[6]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[6]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[6]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[6]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[6]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[4]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[4]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[4]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[4]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[4]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[4]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[4]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[4]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|bit_xor[1]                                                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|bit_xor[0]                                 ;
; ddr_svc:ddr_svc|ram_burst[2..6]                                                                                                                                                                   ; Merged with ddr_svc:ddr_svc|ram_burst[1]                                                                         ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[2..6]                                                                                                    ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]          ;
; ddr_svc:ddr_svc|ram_burst[7]                                                                                                                                                                      ; Merged with ddr_svc:ddr_svc|ch                                                                                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rIPL_nr[2]                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|IPL_vec[2]           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rIPL_nr[1]                                                                                                        ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|IPL_vec[1]           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[76]                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[75]             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_SR[4,6]                                                                                                      ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_SR[3]           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[2..6]                                                                                              ; Merged with sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]    ;
; ascal:ascal|avl_wadrs[5..7]                                                                                                                                                                       ; Merged with ascal:ascal|avl_wadrs[4]                                                                             ;
; ascal:ascal|i_wadrs[5..7]                                                                                                                                                                         ; Merged with ascal:ascal|i_wadrs[4]                                                                               ;
; ascal:ascal|i_wadrs_mem[5..7]                                                                                                                                                                     ; Merged with ascal:ascal|i_wadrs_mem[4]                                                                           ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[5]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[7]                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[6]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[4]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[5]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[6]                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[5]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[3]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[4]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[5]                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[4]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[2]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[3]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[4]                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[3]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[1]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[3]                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[2]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz4[0]                                                                                                                ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[1]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[2]                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[1]                   ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz[1]                                                                                                                 ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pixsz2[0]                   ;
; mcp23009:mcp23009|i2c:i2c|SD[12..14]                                                                                                                                                              ; Merged with mcp23009:mcp23009|i2c:i2c|SD[11]                                                                     ;
; mcp23009:mcp23009|i2c:i2c|SD[24]                                                                                                                                                                  ; Merged with mcp23009:mcp23009|i2c:i2c|SD[23]                                                                     ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[4]                                                                                                         ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[0]            ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[5]                                                                                                         ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[1]            ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[6]                                                                                                         ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[2]            ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[7]                                                                                                         ; Merged with emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_index[3]            ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[7][4]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[7][3]                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[7][4]                                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[7][3]                 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_excitation_data[7..9,11..13]                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_excitation_data[10]                     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank3[1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank1[1]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[1]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank2[1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[1]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[5]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[3]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[3]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bank0[2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt4[2]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[9]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[9]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[8]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[8]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[7]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[7]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[0,6]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[6]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add2[5]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[5]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[3]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[7]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[7]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[7]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[7]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[7]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[7]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[7]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[7]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit3[7]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[7]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c0[5]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[5]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2c1[5]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[5]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s0[5]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[5]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit2s1[5]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_bit1[5]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt3[2]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|bitwise                                    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add3[1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_add3[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[13]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[13]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[13]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[11]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[11]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[11]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[7]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[5]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[7]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add3[4]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp2[6]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[10]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp2[7]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[10]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp2[7]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[1]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[12]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[12]                                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[12]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[8]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[8]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[5]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp2[2]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_addp1[0]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt3[6]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt3[5]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt3[7..9]                                                                                                                         ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt3[10]                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt3[13]                                                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt3[10]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt3[8]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt3[12]                               ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|ini_bank[1]                                                                                                                             ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|ini_bank[0]                                ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[8][4]                                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[8][3]                 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[9][4]                                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[9][3]                 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[8][4]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[8][3]                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[9][4]                                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[9][3]                   ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[29,75]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[0..31]                                                                                          ; Stuck at GND due to stuck port clock_enable                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_loffset[0..4]                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_shift[0..4]                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_width[0..4]                                                                                                   ; Stuck at GND due to stuck port clock_enable                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_d32                                                                                              ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_fffo                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_exts                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_s32                                                                                              ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_bchg                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_bset                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_ins                                                                                              ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|FlagsSR[3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|wbmemmask[0,5]                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|make_berr                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_berr                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memmask[0]                                                                                                        ; Stuck at VCC due to stuck port data_in                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_done_q                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[7][3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[8][3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[9][3]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[5][4]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[4][4]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[3][4]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[9][3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[8][3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[7][3]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[5][4]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[4][4]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[3][4]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[6][4]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[2][4]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_pitch_idx[6]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[6][4]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[2][4]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_pitch_idx[6]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[0]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[1]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[2]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[3]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[4]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[5]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[6]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[7]~en                                                                                                                             ; Lost fanout                                                                                                      ;
; hdmi_config:hdmi_config|i2c:i2c_av|cnt[0]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_vector[0]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_adrsi[7]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_adrs[7]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_wadrs_mem[4]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_wadrs[4]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_wadrs[4]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_intercnt[0,1]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_inter                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_half                                                                                                                                                                                ; Lost fanout                                                                                                      ;
; ascal:ascal|i_adrsi[23..31]                                                                                                                                                                       ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_cycA                                                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_cycB                                    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[1]~en                                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[2]~en                                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[3]~en                                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[4]~en                                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[5]~en                                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[6]~en                                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[7]~en                                                                                                                                       ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PROM_5L:u_5L|DATA[7]                                                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PROM_5L:u_5L|DATA[6]                                    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PROM_5L:u_5L|DATA[6]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; mcp23009:mcp23009|i2c:i2c|cnt[0]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom|exp[2]                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom|exp[1]     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom|exp[12,13]                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom|exp[11]    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom|exp[33]                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom|exp[32]    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom|ph[10]                                                                                                    ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom|ph[6]        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom|ph[20]                                                                                                    ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom|ph[9]        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom|ph[43]                                                                                                    ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom|ph[41]       ;
; vga_out:vga_out|y_2[8,9]                                                                                                                                                                          ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_add1[14]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[0]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_alt1[10]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_out|pr_1b[6]                                                                                                                                                                          ; Merged with vga_out:vga_out|y_1b[5]                                                                              ;
; vga_out:vga_scaler_out|pb_1r[4]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[19]                                                                      ;
; vga_out:vga_scaler_out|pb_1r[3]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|din1[18]                                                                      ;
; osd:hdmi_osd|v_osd_start[21]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|y_2[8,9]                                                                                                                                                                   ; Lost fanout                                                                                                      ;
; osd:hdmi_osd|osd_w[0..2,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:hdmi_osd|osd_h[0..2,9..21]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                           ;
; vga_out:vga_scaler_out|pr_1b[6]                                                                                                                                                                   ; Merged with vga_out:vga_scaler_out|y_1b[5]                                                                       ;
; emu:emu|hps_io:hps_io|ioctl_addr[25,26]                                                                                                                                                           ; Lost fanout                                                                                                      ;
; emu:emu|hps_io:hps_io|fio_block.addr[25,26]                                                                                                                                                       ; Lost fanout                                                                                                      ;
; ddr_svc:ddr_svc|ram_burst[1]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0,7]                                                                                               ; Lost fanout                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0..28]                                                                                                ; Lost fanout                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0..7]                                                                                                  ; Lost fanout                                                                                                      ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0..7]                                                                                             ; Lost fanout                                                                                                      ;
; ddr_svc:ddr_svc|ch                                                                                                                                                                                ; Merged with ddr_svc:ddr_svc|ram_burst[0]                                                                         ;
; audio_out:audio_out|cnt[0]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; audio_out:audio_out|spdif:toslink|parity_count_q[1..5]                                                                                                                                            ; Lost fanout                                                                                                      ;
; hdmi_config:hdmi_config|LUT_INDEX[7]                                                                                                                                                              ; Lost fanout                                                                                                      ;
; osd:vga_osd|v_osd_start[21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|osd_w[0..2,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; osd:vga_osd|osd_h[0..2,9..21]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[8..15]                                                                                                                                ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                                                                                                                       ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_SR[3]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_line                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|o_inter                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_head[80]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_IDLE                             ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_POST_WAIT                        ; Lost fanout                                                                                                      ;
; emu:emu|sdram:sdram|state_last.INIT                                                                                                                                                               ; Lost fanout                                                                                                      ;
; emu:emu|sdram:sdram|state_last.MODE                                                                                                                                                               ; Lost fanout                                                                                                      ;
; emu:emu|sdram:sdram|state_last.IDLE                                                                                                                                                               ; Lost fanout                                                                                                      ;
; emu:emu|sdram:sdram|state_last.ACTV                                                                                                                                                               ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~2                                     ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state~3                                     ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3                                      ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4                                      ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5                                      ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6                                      ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~2                                        ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~3                                        ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~4                                        ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~5                                        ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~2 ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~3 ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~4 ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state~5 ; Lost fanout                                                                                                      ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                                                                           ; Lost fanout                                                                                                      ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                                                                           ; Lost fanout                                                                                                      ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                                                                           ; Lost fanout                                                                                                      ;
; pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                                                                           ; Lost fanout                                                                                                      ;
; alsa:alsa|state~5                                                                                                                                                                                 ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ_WAIT                             ; Stuck at GND due to stuck port data_in                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_read_state.READ                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.int4                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.chk20                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.rota1                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_AnXnbd1                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_AnXnbd2                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_AnXnbd3                                                                                            ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.movem3                                                                                                ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.trap4                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.mul1                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.int2                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.int3                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.bf1                                                                                                   ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas21                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.st_229_1                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas1                                                                                                  ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.trap5                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas2     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.chk21                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas2     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas22                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas2     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.st_229_2                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_2 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.trap6                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas23    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.chk22                                                                                                 ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas23    ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_3                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.st_229_3 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.st_229_4                                                                                              ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_4 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas2                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas23                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_2                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas24                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[87]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.st_229_3                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas25                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.chk23                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|addrvalue                                                                                                         ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[84]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas26                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_4                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.chk24                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas27                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas28                                                                                                 ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.mul2                                                                                                  ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.mul_end1                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[82]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.mul_end2                                                                                              ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[20]                                                                                                          ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[67]             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[3]                                                                                                           ; Merged with emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[86]             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[0..31]                                                                                     ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|current_state.LOCKED                                     ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG                                ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.ANY_DPRIO                              ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.000000                                 ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG                                  ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG                                  ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG                                ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG                                ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG                             ; Lost fanout                                                                                                      ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG                         ; Lost fanout                                                                                                      ;
; ascal:ascal|i_wline_mem                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|i_wline                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_wline                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r.Write_Data_DONTCARE                                                                                                        ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r.Write_Data_S                                                                                                               ; Stuck at GND due to stuck port data_in                                                                           ;
; ascal:ascal|avl_i_offset1[23,24]                                                                                                                                                                  ; Lost fanout                                                                                                      ;
; ascal:ascal|o_ibuf1[0,1]                                                                                                                                                                          ; Lost fanout                                                                                                      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|last_Flags1[0]                                                                                      ; Lost fanout                                                                                                      ;
; Total Number of Removed Registers = 2449                                                                                                                                                          ;                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ascal:ascal|o_mode[1]                                                                                                                                        ; Stuck at GND              ; ascal:ascal|o_hmode[1], ascal:ascal|o_vmode[1], ascal:ascal|o_v_bic_pix.r[7],                                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|o_v_bic_pix.r[6], ascal:ascal|o_v_bic_pix.r[5],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.r[4], ascal:ascal|o_v_bic_pix.r[3],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.r[2], ascal:ascal|o_v_bic_pix.r[1],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.r[0], ascal:ascal|o_v_bic_tt2.r_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[8], ascal:ascal|o_v_bic_tt2.r_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[6], ascal:ascal|o_v_bic_tt2.r_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.r_abxcxx[4], ascal:ascal|o_v_bic_abcd1.r.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[6], ascal:ascal|o_v_bic_abcd1.r.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.r.a[4], ascal:ascal|o_v_bic_pix.g[7],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[6], ascal:ascal|o_v_bic_pix.g[5],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[4], ascal:ascal|o_v_bic_pix.g[3],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[2], ascal:ascal|o_v_bic_pix.g[1],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.g[0], ascal:ascal|o_v_bic_tt2.g_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[8], ascal:ascal|o_v_bic_tt2.g_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[6], ascal:ascal|o_v_bic_tt2.g_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.g_abxcxx[4], ascal:ascal|o_v_bic_abcd1.g.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[6], ascal:ascal|o_v_bic_abcd1.g.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.g.a[4], ascal:ascal|o_v_bic_pix.b[7],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[6], ascal:ascal|o_v_bic_pix.b[5],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[4], ascal:ascal|o_v_bic_pix.b[3],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[2], ascal:ascal|o_v_bic_pix.b[1],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_pix.b[0], ascal:ascal|o_v_bic_tt2.b_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[8], ascal:ascal|o_v_bic_tt2.b_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[6], ascal:ascal|o_v_bic_tt2.b_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt2.b_abxcxx[4], ascal:ascal|o_v_bic_abcd1.b.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[6], ascal:ascal|o_v_bic_abcd1.b.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.b[0],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[1], ascal:ascal|o_h_bic_pix.b[2],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[3], ascal:ascal|o_h_bic_pix.b[4],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[5], ascal:ascal|o_h_bic_pix.b[6],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.b[7], ascal:ascal|o_h_bic_tt2.b_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[8], ascal:ascal|o_h_bic_tt2.b_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[6], ascal:ascal|o_h_bic_tt2.b_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.b_abxcxx[4], ascal:ascal|o_h_bic_abcd1.b.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[6], ascal:ascal|o_h_bic_abcd1.b.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.b.a[4], ascal:ascal|o_h_bic_pix.g[0],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[1], ascal:ascal|o_h_bic_pix.g[2],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[3], ascal:ascal|o_h_bic_pix.g[4],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[5], ascal:ascal|o_h_bic_pix.g[6],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.g[7], ascal:ascal|o_h_bic_tt2.g_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[8], ascal:ascal|o_h_bic_tt2.g_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[6], ascal:ascal|o_h_bic_tt2.g_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.g_abxcxx[4], ascal:ascal|o_h_bic_abcd1.g.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[6], ascal:ascal|o_h_bic_abcd1.g.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.g.a[4], ascal:ascal|o_h_bic_pix.r[0],                                                                                                           ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[1], ascal:ascal|o_h_bic_pix.r[2],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[3], ascal:ascal|o_h_bic_pix.r[4],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[5], ascal:ascal|o_h_bic_pix.r[6],                                                                                                               ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_pix.r[7], ascal:ascal|o_h_bic_tt2.r_abxcxx[9],                                                                                                        ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[8], ascal:ascal|o_h_bic_tt2.r_abxcxx[7],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[6], ascal:ascal|o_h_bic_tt2.r_abxcxx[5],                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt2.r_abxcxx[4], ascal:ascal|o_h_bic_abcd1.r.a[7],                                                                                                    ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[6], ascal:ascal|o_h_bic_abcd1.r.a[5],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_abcd1.r.a[4], ascal:ascal|o_hfrac2[9], ascal:ascal|o_hfrac2[8]                                                                                        ;
; sysmem_lite:sysmem|ram1_reset_1                                                                                                                              ; Stuck at VCC              ; sysmem_lite:sysmem|ram1_reset_0,                                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|lock_stage,                                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|read_terminating,                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[0],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[1],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[2],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[3],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[4],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[5],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[6],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_terminate_counter[7],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|terminating,                                                                                      ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[0],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[1],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[2],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[3],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[4],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[5],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[6],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[7],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[8],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[9],                                                                                 ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[10],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[11],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[12],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[13],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[14],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[15],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[16],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[17],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[18],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[19],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[20],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[21],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[22],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[23],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[24],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[25],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[26],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[27],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|address_latch[28],                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[0],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[1],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[2],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[3],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[4],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[5],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[6],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|burstcount_latch[7],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[0],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[1],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[2],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[3],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[4],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[5],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[6],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcounter[7],                                                                            ;
;                                                                                                                                                              ;                           ; ddr_svc:ddr_svc|ram_burst[1],                                                                                                                                             ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[7],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[1],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[2],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[3],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[4],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[5],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[6],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[7],                                                                            ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcounter[0]                                                                             ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[29]                                                                     ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[0],                                                                     ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[1],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[2],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[3],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[4],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[5],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[6],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[7],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[8],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[9],                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[10],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[11],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[12],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[13],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[14],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[15],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[16],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[17],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[18],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[19],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[20],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[21],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[22],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[23],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[24],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[25],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[26],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[27],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[28],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[29],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[30],                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_loffset[0],                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_loffset[1],                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_loffset[2],                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_loffset[3],                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_loffset[4],                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_shift[3],                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_shift[4],                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_width[0],                                                                             ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_width[1],                                                                             ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_width[2],                                                                             ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_width[3],                                                                             ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_width[4],                                                                             ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_d32,                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_fffo,                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_s32,                                                                     ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_bchg,                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_bset,                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[31],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[27],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[4]                                                                 ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[75]                                                                     ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[23],                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[15],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[7],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[16],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[24],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[8],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[0],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[25],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[17],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[9],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[1],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[26],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[18],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[10],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[2],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[19],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[11],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[3],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[28],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[20],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[12],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[29],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[21],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[13],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[5],                                                                ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[30],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[22],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[14],                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|mulu_reg[6]                                                                 ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|state_write                                                                          ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[28],                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[27],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[26],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[25],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[24],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[23],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[22],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[21],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[20],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[19],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[18],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[17],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[16],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[15],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[14],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[13],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[12],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[11],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[10],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[9],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[8],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[7],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[6],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[5],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[4],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[3],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[2],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[1],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_address_latch[0]                                                                            ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|init_reset_deasserted                                                                ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[28],                                                                          ;
;                                                                                                                                                              ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[27],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[26],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[25],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[24],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[23],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[22],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[21],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[20],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[19],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[18],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[17],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[16],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[15],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[14],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[13],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[12],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[11],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[10],                                                                          ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[9],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[8],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[7],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[6],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[5],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[4],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[3],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[2],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[1],                                                                           ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_address_latch[0]                                                                            ;
; osd:hdmi_osd|infoy[12]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[14], osd:hdmi_osd|v_info_start_2[13],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[12], osd:hdmi_osd|v_info_start_h[12],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[15], osd:hdmi_osd|v_info_start_5[16],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[17], osd:hdmi_osd|v_info_start_5[18],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[19], osd:hdmi_osd|v_info_start_5[20],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_5[21], osd:hdmi_osd|v_info_start_3[14],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[15], osd:hdmi_osd|v_info_start_3[16],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[17], osd:hdmi_osd|v_info_start_3[18],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[19], osd:hdmi_osd|v_info_start_3[20],                                                                                                         ;
;                                                                                                                                                              ;                           ; osd:hdmi_osd|v_info_start_3[21]                                                                                                                                           ;
; osd:vga_osd|infoy[12]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[14], osd:vga_osd|v_info_start_2[13],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[12], osd:vga_osd|v_info_start_h[12],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[15], osd:vga_osd|v_info_start_5[16],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[17], osd:vga_osd|v_info_start_5[18],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[19], osd:vga_osd|v_info_start_5[20],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_5[21], osd:vga_osd|v_info_start_3[14],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[15], osd:vga_osd|v_info_start_3[16],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[17], osd:vga_osd|v_info_start_3[18],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[19], osd:vga_osd|v_info_start_3[20],                                                                                                           ;
;                                                                                                                                                              ;                           ; osd:vga_osd|v_info_start_3[21]                                                                                                                                            ;
; ddr_svc:ddr_svc|ram_write                                                                                                                                    ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[1],                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|burstcount_latch[1],                                                                              ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_burstcount_latch[0],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminating,                                                                                ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[0],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[1],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[2],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[3],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[4],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[5],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[6],                                                                       ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2|write_terminate_counter[7]                                                                        ;
; ascal:ascal|i_pfl                                                                                                                                            ; Stuck at GND              ; ascal:ascal|i_flm, ascal:ascal|i_head[81], ascal:ascal|i_intercnt[1],                                                                                                     ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|i_intercnt[0], ascal:ascal|i_inter, ascal:ascal|i_half, ascal:ascal|i_line,                                                                                   ;
;                                                                                                                                                              ;                           ; ascal:ascal|i_wline_mem, ascal:ascal|i_wline, ascal:ascal|avl_wline                                                                                                       ;
; ascal:ascal|o_h_sbil_t.f[3]                                                                                                                                  ; Stuck at GND              ; ascal:ascal|o_hfrac2[10], ascal:ascal|o_h_sbil_t.f[2], ascal:ascal|o_h_sbil_t.f[1],                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|o_h_sbil_t.f[0], ascal:ascal|o_h_sbil_t.s[3],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_sbil_t.s[2], ascal:ascal|o_h_sbil_t.s[1],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_sbil_t.s[0]                                                                                                                                               ;
; ascal:ascal|i_adrsi[31]                                                                                                                                      ; Lost Fanouts              ; ascal:ascal|i_adrsi[30], ascal:ascal|i_adrsi[29], ascal:ascal|i_adrsi[28],                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|i_adrsi[27], ascal:ascal|i_adrsi[26], ascal:ascal|i_adrsi[25],                                                                                                ;
;                                                                                                                                                              ;                           ; ascal:ascal|i_adrsi[24], ascal:ascal|i_adrsi[23]                                                                                                                          ;
; ascal:ascal|o_h_bic_tt2.b_dxxx[9]                                                                                                                            ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.b_dxx[10], ascal:ascal|o_h_bic_tt1.b_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt1.b_dxx[8], ascal:ascal|o_h_bic_tt1.b_dxx[7],                                                                                                       ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac3[11], ascal:ascal|o_hfrac3[10], ascal:ascal|o_hfrac3[9],                                                                                              ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_hfrac3[8]                                                                                                                                                   ;
; emu:emu|slap_type[8]                                                                                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[0]~en,                                                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[1]~en,                                                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[2]~en,                                                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[3]~en,                                                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[4]~en,                                                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[5]~en,                                                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[6]~en,                                                                                                    ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[7]~en                                                                                                     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[15]                                                                                              ; Lost Fanouts              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[14],                                                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[13],                                                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[12],                                                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[11],                                                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[10],                                                                                                          ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[9],                                                                                                           ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[8]                                                                                                            ;
; ascal:ascal|o_v_sbil_t.f[3]                                                                                                                                  ; Stuck at GND              ; ascal:ascal|o_v_sbil_t.f[2], ascal:ascal|o_v_sbil_t.f[1],                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|o_v_sbil_t.f[0], ascal:ascal|o_v_sbil_t.s[3],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_sbil_t.s[2], ascal:ascal|o_v_sbil_t.s[1],                                                                                                                 ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_sbil_t.s[0]                                                                                                                                               ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[0]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[1],                                                                        ;
;                                                                                                                                                              ; due to stuck port clock   ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[2],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[3],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[4],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[5],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[6],                                                                        ;
;                                                                                                                                                              ;                           ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1|write_burstcount_latch[7]                                                                         ;
; ascal:ascal|i_adrsi[7]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|i_adrs[7], ascal:ascal|i_wadrs_mem[4], ascal:ascal|i_wadrs[4],                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; ascal:ascal|avl_wadrs[4]                                                                                                                                                  ;
; osd:hdmi_osd|infoy[19]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[21], osd:hdmi_osd|v_info_start_2[20],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[19], osd:hdmi_osd|v_info_start_h[19]                                                                                                          ;
; osd:hdmi_osd|infoy[18]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[20], osd:hdmi_osd|v_info_start_2[19],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[18], osd:hdmi_osd|v_info_start_h[18]                                                                                                          ;
; osd:hdmi_osd|infoy[17]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[19], osd:hdmi_osd|v_info_start_2[18],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[17], osd:hdmi_osd|v_info_start_h[17]                                                                                                          ;
; osd:vga_osd|infoy[16]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[18], osd:vga_osd|v_info_start_2[17],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[16], osd:vga_osd|v_info_start_h[16]                                                                                                            ;
; osd:vga_osd|infoy[19]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[21], osd:vga_osd|v_info_start_2[20],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[19], osd:vga_osd|v_info_start_h[19]                                                                                                            ;
; ascal:ascal|o_v_bic_tt2.r_dxxx[9]                                                                                                                            ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.r_dxx[10], ascal:ascal|o_v_bic_tt1.r_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt1.r_dxx[8], ascal:ascal|o_v_bic_tt1.r_dxx[7]                                                                                                        ;
; ascal:ascal|o_v_bic_tt2.g_dxxx[9]                                                                                                                            ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.g_dxx[10], ascal:ascal|o_v_bic_tt1.g_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt1.g_dxx[8], ascal:ascal|o_v_bic_tt1.g_dxx[7]                                                                                                        ;
; ascal:ascal|o_v_bic_tt2.b_dxxx[9]                                                                                                                            ; Lost Fanouts              ; ascal:ascal|o_v_bic_tt1.b_dxx[10], ascal:ascal|o_v_bic_tt1.b_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_v_bic_tt1.b_dxx[8], ascal:ascal|o_v_bic_tt1.b_dxx[7]                                                                                                        ;
; osd:vga_osd|infoy[17]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[19], osd:vga_osd|v_info_start_2[18],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[17], osd:vga_osd|v_info_start_h[17]                                                                                                            ;
; ascal:ascal|o_h_bic_tt2.g_dxxx[9]                                                                                                                            ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.g_dxx[10], ascal:ascal|o_h_bic_tt1.g_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt1.g_dxx[8], ascal:ascal|o_h_bic_tt1.g_dxx[7]                                                                                                        ;
; ascal:ascal|o_h_bic_tt2.r_dxxx[9]                                                                                                                            ; Lost Fanouts              ; ascal:ascal|o_h_bic_tt1.r_dxx[10], ascal:ascal|o_h_bic_tt1.r_dxx[9],                                                                                                      ;
;                                                                                                                                                              ;                           ; ascal:ascal|o_h_bic_tt1.r_dxx[8], ascal:ascal|o_h_bic_tt1.r_dxx[7]                                                                                                        ;
; osd:vga_osd|infoy[18]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[20], osd:vga_osd|v_info_start_2[19],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[18], osd:vga_osd|v_info_start_h[18]                                                                                                            ;
; osd:hdmi_osd|infoy[16]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[18], osd:hdmi_osd|v_info_start_2[17],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[16], osd:hdmi_osd|v_info_start_h[16]                                                                                                          ;
; osd:hdmi_osd|infoy[15]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[17], osd:hdmi_osd|v_info_start_2[16],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[15], osd:hdmi_osd|v_info_start_h[15]                                                                                                          ;
; osd:hdmi_osd|infoy[14]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[16], osd:hdmi_osd|v_info_start_2[15],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[14], osd:hdmi_osd|v_info_start_h[14]                                                                                                          ;
; osd:hdmi_osd|infoy[13]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_4[15], osd:hdmi_osd|v_info_start_2[14],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_1[13], osd:hdmi_osd|v_info_start_h[13]                                                                                                          ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.ld_229_1                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|addrvalue,                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[84],                                                                                 ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.mul2,                                                                         ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.mul_end1                                                                      ;
; audio_out:audio_out|spdif:toslink|parity_count_q[5]                                                                                                          ; Lost Fanouts              ; audio_out:audio_out|spdif:toslink|parity_count_q[4],                                                                                                                      ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[3],                                                                                                                      ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[2],                                                                                                                      ;
;                                                                                                                                                              ;                           ; audio_out:audio_out|spdif:toslink|parity_count_q[1]                                                                                                                       ;
; osd:vga_osd|infoy[13]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[15], osd:vga_osd|v_info_start_2[14],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[13], osd:vga_osd|v_info_start_h[13]                                                                                                            ;
; osd:vga_osd|infoy[14]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[16], osd:vga_osd|v_info_start_2[15],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[14], osd:vga_osd|v_info_start_h[14]                                                                                                            ;
; osd:vga_osd|infoy[15]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_4[17], osd:vga_osd|v_info_start_2[16],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_1[15], osd:vga_osd|v_info_start_h[15]                                                                                                            ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.cas23                                                            ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[87],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.chk23,                                                                        ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state.chk24                                                                         ;
; emu:emu|hps_io:hps_io|ioctl_addr[26]                                                                                                                         ; Lost Fanouts              ; emu:emu|hps_io:hps_io|ioctl_addr[25], emu:emu|hps_io:hps_io|fio_block.addr[26],                                                                                           ;
;                                                                                                                                                              ;                           ; emu:emu|hps_io:hps_io|fio_block.addr[25]                                                                                                                                  ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~3 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.N_REG,         ;
;                                                                                                                                                              ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DSM_REG,       ;
;                                                                                                                                                              ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.CP_CURRENT_REG ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|use_VBR_Stackframe                                                           ; Stuck at VCC              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|wbmemmask[0],                                                                             ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memmask[0],                                                                               ;
;                                                                                                                                                              ;                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[82]                                                                                  ;
; osd:hdmi_osd|infoy[20]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_2[21], osd:hdmi_osd|v_info_start_1[20],                                                                                                         ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:hdmi_osd|v_info_start_h[20]                                                                                                                                           ;
; osd:vga_osd|infoy[20]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_2[21], osd:vga_osd|v_info_start_1[20],                                                                                                           ;
;                                                                                                                                                              ; due to stuck port data_in ; osd:vga_osd|v_info_start_h[20]                                                                                                                                            ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[9]                                                                      ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[23],                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|last_Flags1[0]                                                              ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|Flags[5]                                                       ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_exts,                                                                    ;
;                                                                                                                                                              ; due to stuck port data_in ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bf_ins                                                                      ;
; vga_out:vga_out|y_1b[0]                                                                                                                                      ; Stuck at GND              ; vga_out:vga_out|y_2[18], vga_out:vga_out|y_2[17]                                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|infoy[21]                                                                                                                                        ; Stuck at GND              ; osd:vga_osd|v_info_start_1[21], osd:vga_osd|v_info_start_h[21]                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[1]                                                                                                                                         ; Stuck at GND              ; osd:vga_osd|osd_w[1], osd:vga_osd|osd_h[1]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[0]                                                                                                                                         ; Stuck at GND              ; osd:vga_osd|osd_w[0], osd:vga_osd|osd_h[0]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[2]                                                                                                                                        ; Stuck at GND              ; osd:hdmi_osd|osd_w[2], osd:hdmi_osd|osd_h[2]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|infoh[2]                                                                                                                                         ; Stuck at GND              ; osd:vga_osd|osd_w[2], osd:vga_osd|osd_h[2]                                                                                                                                ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[1]                                                                                                                                        ; Stuck at GND              ; osd:hdmi_osd|osd_w[1], osd:hdmi_osd|osd_h[1]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_mode[0]                                                                                                                                        ; Stuck at GND              ; ascal:ascal|o_hmode[0], ascal:ascal|o_vmode[0]                                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_inter                                                                                                                                          ; Stuck at GND              ; ascal:ascal|o_ibuf1[1], ascal:ascal|o_ibuf1[0]                                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoh[0]                                                                                                                                        ; Stuck at GND              ; osd:hdmi_osd|osd_w[0], osd:hdmi_osd|osd_h[0]                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|infoy[21]                                                                                                                                       ; Stuck at GND              ; osd:hdmi_osd|v_info_start_1[21], osd:hdmi_osd|v_info_start_h[21]                                                                                                          ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~5 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.VCO_REG,       ;
;                                                                                                                                                              ;                           ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.M_REG          ;
; vga_out:vga_scaler_out|y_1b[0]                                                                                                                               ; Stuck at GND              ; vga_out:vga_scaler_out|y_2[18], vga_out:vga_scaler_out|y_2[17]                                                                                                            ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rIPL_nr[0]                                                                   ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|alu_bf_ffo_offset[31]                                                                     ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Mode_r[1]                                                                                          ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~en                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[7]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[7]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[6]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[6]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[5]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[5]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[31]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[31]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[30]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[30]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[29]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[29]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[28]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[28]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[27]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[27]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[26]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[26]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; ascal:ascal|o_adrs[25]                                                                                                                                       ; Stuck at GND              ; ascal:ascal|avl_radrs[25]                                                                                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[3]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[3]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[2]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[2]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[6][4]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[6][4]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[2][4]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[2][4]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_pitch_idx[6]                                                                        ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_pitch_idx[6]                                                                                       ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[0]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[0]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[7][3]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[7][3]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[8][3]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[8][3]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[9][3]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[9][3]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:hdmi_osd|v_osd_start_5[21]                                                                                                                               ; Stuck at GND              ; osd:hdmi_osd|v_osd_start[21]                                                                                                                                              ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; osd:vga_osd|v_osd_start_5[21]                                                                                                                                ; Stuck at GND              ; osd:vga_osd|v_osd_start[21]                                                                                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[5][4]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[5][4]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcount_latch[1]                                                            ; Stuck at GND              ; sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|burstcount_latch[1]                                                                               ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~4 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.DPS_REG        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[4][4]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[4][4]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address~6 ; Lost Fanouts              ; pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address.BWCTRL_REG     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[3][4]                                                                         ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[3][4]                                                                                        ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|make_berr                                                                    ; Stuck at GND              ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_berr                                                                                 ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41195 ;
; Number of registers using Synchronous Clear  ; 3600  ;
; Number of registers using Synchronous Load   ; 2130  ;
; Number of registers using Asynchronous Clear ; 1843  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 37361 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                    ;
+---------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------+---------+
; ascal:ascal|o_div[18]                                                                 ; 15      ;
; ddr_svc:ddr_svc|ram_burst[0]                                                          ; 9       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|sl_4HDLn                     ; 54      ;
; emu:emu|sdram:sdram|cmd[0]                                                            ; 1       ;
; emu:emu|sdram:sdram|cmd[1]                                                            ; 1       ;
; emu:emu|sdram:sdram|cmd[2]                                                            ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SCLK                                               ; 2       ;
; emu:emu|sdram:sdram|addr_last[4]                                                      ; 1       ;
; emu:emu|sdram:sdram|addr_last[5]                                                      ; 1       ;
; emu:emu|sdram:sdram|addr_last[6]                                                      ; 3       ;
; emu:emu|sdram:sdram|addr_last[10]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[7]                                                      ; 2       ;
; emu:emu|sdram:sdram|addr_last[9]                                                      ; 2       ;
; emu:emu|sdram:sdram|addr_last[3]                                                      ; 1       ;
; emu:emu|sdram:sdram|addr_last[8]                                                      ; 1       ;
; emu:emu|sdram:sdram|addr_last[14]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[15]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[16]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[1]                                                      ; 1       ;
; emu:emu|sdram:sdram|addr_last[2]                                                      ; 1       ;
; emu:emu|sdram:sdram|addr_last[12]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[13]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[0]                                                      ; 1       ;
; emu:emu|sdram:sdram|addr_last[11]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[17]                                                     ; 2       ;
; emu:emu|sdram:sdram|addr_last[22]                                                     ; 2       ;
; emu:emu|sdram:sdram|addr_last[18]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[19]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[20]                                                     ; 1       ;
; emu:emu|sdram:sdram|addr_last[21]                                                     ; 1       ;
; sysmem_lite:sysmem|vbuf_reset_1                                                       ; 5       ;
; sysmem_lite:sysmem|ram2_reset_1                                                       ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SCLK                                                        ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|PROM_5E:u_PROM_5E|DATA[1]    ; 14      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_NEWMOn_V                              ; 3       ;
; emu:emu|slap_type[5]                                                                  ; 5       ;
; emu:emu|slap_type[6]                                                                  ; 5       ;
; emu:emu|slap_type[3]                                                                  ; 110     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_NEWMOn_G                              ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_MC0                                   ; 5       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_G8T                                   ; 4       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_MC1                                   ; 5       ;
; audio_out:audio_out|sigma_delta_dac:sd_l|DACout                                       ; 1       ;
; audio_out:audio_out|sigma_delta_dac:sd_r|DACout                                       ; 1       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[3]                                      ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[2]                                      ; 10      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[4]                                      ; 5       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[5]                                      ; 6       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[0]                                      ; 13      ;
; hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                      ; 12      ;
; sysmem_lite:sysmem|vbuf_reset_0                                                       ; 1       ;
; sysmem_lite:sysmem|ram2_reset_0                                                       ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[1]                                               ; 14      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                               ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD[29]                                                      ; 5       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[4]                                               ; 9       ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[0]                                               ; 14      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[3]                                               ; 10      ;
; mcp23009:mcp23009|i2c:i2c|SD_COUNTER[2]                                               ; 16      ;
; mcp23009:mcp23009|i2c:i2c|SDO[3]                                                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|sl_NXLn                      ; 19      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_NXLn                                  ; 6       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_6S9                                   ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_MATCHDL                               ; 5       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_8E_9B[0]                  ; 6       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|slv_vcnt[3]                  ; 5       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_8E_9B[1]                  ; 5       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_8E_9B[2]                  ; 4       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|slv_vcnt[5]                  ; 8       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_8E_9B[3]                  ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|slv_vcnt[6]                  ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_8E_9B[4]                  ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_8E_9B[5]                  ; 2       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_4HD3n                                 ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|sl_VBLANKn                   ; 11      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|slv_vcnt[1]                  ; 5       ;
; hdmi_config:hdmi_config|i2c:i2c_av|SDO[3]                                             ; 1       ;
; mcp23009:mcp23009|i2c:i2c|SDO[2]                                                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_MFLP                                  ; 11      ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_VERTDLn                               ; 2       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_HORZDLn                               ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|sl_VCPU_last                               ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|sl_VRAMn_last                              ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|Reset ; 221     ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|sl_SNDBUF                                  ; 8       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|O_VBKINTn                                ; 4       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[0]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[1]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[2]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[3]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[4]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[5]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_CRAS[0]                    ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_CRAS[1]                    ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[6]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[7]                      ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_10F[3]                    ; 1       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_hcnt[1]                   ; 2       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|slv_hcnt[0]                   ; 3       ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|PROM_5E:u_PROM_5E|DATA[0]    ; 8       ;
; Total number of inverted registers = 1201*                                            ;         ;
+---------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Gated Clock Conversion Details                                                                                                            ;
+-------------+--------------------------------------------------------------------------+---------------------------+----------------------+
; Gated Clock ; Base Clock                                                               ; Converted to Clock Enable ; Reason not Converted ;
+-------------+--------------------------------------------------------------------------+---------------------------+----------------------+
; comb~synth  ; emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2] ; Yes                       ;                      ;
+-------------+--------------------------------------------------------------------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                                                                         ; Megafunction                                                                                                                           ; Type       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[0]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[1]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[2]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[3]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[4]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[5]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[6]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[7]~reg0                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|O_DATA[0..7]                                                                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|RAM_rtl_0                                                               ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|O_DATA[0..7]                                                                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|RAM_rtl_0                                                               ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|O_DB[8..15]                                                                                ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|CRAM_U_rtl_0                                                                ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|O_DB[0..7]                                                                                 ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|CRAM_L_rtl_0                                                                ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|slv_PF[0..7]                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_PF_LO_rtl_0                                                             ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|slv_MO[0..7]                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_MO_LO_rtl_0                                                             ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|slv_AL[0..7]                                                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_AL_LO_rtl_0                                                             ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|slv_PF[8..15]                                                                              ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_PF_HI_rtl_0                                                             ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|slv_MO[8..15]                                                                              ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_MO_HI_rtl_0                                                             ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|slv_AL[8..15]                                                                              ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_AL_HI_rtl_0                                                             ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|O_DATA[0..7]                                                                             ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|O_DATA[0..7]                                                                             ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|O_DATA[0..7]                                                                             ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|O_DATA[0..7]                                                                             ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|RAM_rtl_0                                                                 ; RAM        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|q[0..95]                                         ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|ram_rtl_0                         ; RAM        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|q[0..23]                             ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|ram_rtl_0             ; RAM        ;
; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|q[0..23]                             ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|ram_rtl_0             ; RAM        ;
; osd:vga_osd|osd_byte[0..7]                                                                                                                            ; osd:vga_osd|osd_buffer_rtl_0                                                                                                           ; RAM        ;
; osd:hdmi_osd|osd_byte[0..7]                                                                                                                           ; osd:hdmi_osd|osd_buffer_rtl_0                                                                                                          ; RAM        ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits[0..23,28..30][0..31] ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch|bits[0][0..31]                   ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_cntsh|bits[0][0..31]                                                   ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_konsh|bits[0][0..31]                                                   ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|bits[0..9][0..28]                                                 ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|ph_X[0..9]                                                                       ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|ph_IX[0..9]                                                                      ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|ph_VIII[0..9]                                                                    ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits[24..27][0..30]       ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_1 ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|bits[10..19][0..28]                                               ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|bits_rtl_0                                         ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits[0..25][0..7]          ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits_rtl_0  ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|jt51_sh:u_acc|bits[0..15][0..7]                                                ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits_rtl_0  ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:phasemod_sh|bits[0..9][0..7]                                             ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits_rtl_0  ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prev2_buffer|bits[0..13][0..7]                                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits_rtl_0  ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prevprev1_buffer|bits[0..13][0..7]                                       ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits_rtl_0  ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prev1_buffer|bits[0..13][0..7]                                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits_rtl_0  ; SHIFT_TAPS ;
; ascal:ascal|o_wadl[0..10]                                                                                                                             ; ascal:ascal|o_dcptv_rtl_0                                                                                                              ; SHIFT_TAPS ;
; ascal:ascal|o_dcptv[2..8][0..10]                                                                                                                      ; ascal:ascal|o_dcptv_rtl_0                                                                                                              ; SHIFT_TAPS ;
; osd:hdmi_osd|nrdout1[0..22]                                                                                                                           ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout[0..23]                                                                                                                  ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout2[0..23]                                                                                                                 ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; scanlines:HDMI_scanlines|dout1[0..23]                                                                                                                 ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; osd:hdmi_osd|ordout1[20]                                                                                                                              ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; ascal:ascal|o_hfrac1[10]                                                                                                                              ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; ascal:ascal|o_hfrac[10]                                                                                                                               ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; ascal:ascal|o_dir2[10]                                                                                                                                ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; ascal:ascal|o_dir[10]                                                                                                                                 ; scanlines:HDMI_scanlines|dout1_rtl_0                                                                                                   ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|bits[0..13][1..3]                                            ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0                                    ; SHIFT_TAPS ;
; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_egpadding|bits[0..9][0..2]                                             ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0                                    ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|rgb[5..7,23]                                                                                                                   ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din2[5..7,23]                                                                                                                  ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|din1[5..7,23]                                                                                                                  ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync_o                                                                                                                        ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync2                                                                                                                         ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; vga_out:vga_scaler_out|csync1                                                                                                                         ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout[0..23]                                                                                                                             ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout3[0..23]                                                                                                                            ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; osd:hdmi_osd|rdout2[0..23]                                                                                                                            ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; osd:hdmi_osd|de_out                                                                                                                                   ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; osd:hdmi_osd|de3                                                                                                                                      ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; osd:hdmi_osd|de2                                                                                                                                      ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; ascal:ascal|o_hfrac1[8,11]                                                                                                                            ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; ascal:ascal|o_hfrac[8,11]                                                                                                                             ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
; ascal:ascal|o_dir2[8,11]                                                                                                                              ; vga_out:vga_scaler_out|din1_rtl_0                                                                                                      ; SHIFT_TAPS ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memread[0]                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|last_opc_read[0]                                                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|last_opc_read[2]                                                                                                      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|div_reg[37]                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|last_data_read[7]                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|rot_cnt[3]                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|VBR[28]                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|CACR[0]                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|ea_data[2]                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|ctr_11N[3]                                                                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memmask[3]                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|state[1]                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_trace                                                                                                            ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|opcode[5]                                                                                                             ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|opcode[2]                                                                                                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|last_data_read[27]                                                                                                    ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68_PC[15]                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[59]                                                                                                              ;
; 8:1                ; 32 bits   ; 160 LEs       ; 128 LEs              ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memaddr_delta[27]                                                                                                     ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[32]                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|FlagsSR[2]                                                                                                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|RDindex_A[1]                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|RDindex_B[2]                                                                                                          ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|exec[19]                                                                                                              ;
; 13:1               ; 16 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write_tmp[18]                                                                                                    ;
; 13:1               ; 3 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write_tmp[6]                                                                                                     ;
; 13:1               ; 5 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write_tmp[2]                                                                                                     ;
; 14:1               ; 5 bits    ; 45 LEs        ; 40 LEs               ; 5 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write_tmp[10]                                                                                                    ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write_tmp[9]                                                                                                     ;
; 28:1               ; 8 bits    ; 144 LEs       ; 128 LEs              ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|data_latch[13]                                                                                                                                 ;
; 35:1               ; 2 bits    ; 46 LEs        ; 44 LEs               ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|data_latch[0]                                                                                                                                  ;
; 37:1               ; 3 bits    ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|data_latch[6]                                                                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|cur_bank[1]                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|addsub_b[16]                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|Mux26                                                                                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state                                                                                                           ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write_mux[11]                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|dividend[45]                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|Add11                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bit_number[4]                                                                                           ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ShiftLeft0                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|set_Flags[3]                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memaddr_a[6]                                                                                                          ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|PC_datab[29]                                                                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VBD[5]                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|addsub_b[7]                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|ALU[2]                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memaddr_a[12]                                                                                                         ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|notaddsub_b[29]                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|memaddr_a[2]                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|regin_out[0]                                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|OP2out[4]                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|OP2out[3]                                                                                                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|OP2out[20]                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write[10]                                                                                                        ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|regin_out[4]                                                                                                          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|OP2out[12]                                                                                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|regin_out[11]                                                                                                         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|regin_out[19]                                                                                                         ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|notaddsub_b[13]                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|notaddsub_b[11]                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bit_nr[4]                                                                                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_write[3]                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|Selector86                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|Selector88                                                                                                            ;
; 21:1               ; 5 bits    ; 70 LEs        ; 40 LEs               ; 30 LEs                 ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|state                                                                                                                                       ;
; 23:1               ; 2 bits    ; 30 LEs        ; 16 LEs               ; 14 LEs                 ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|state                                                                                                                                       ;
; 33:1               ; 2 bits    ; 44 LEs        ; 16 LEs               ; 28 LEs                 ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|micro_state                                                                                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                              ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[3]                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[1]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[2]                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[0][4]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][1]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[2][4]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][3]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[4][6]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][3]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[6][0]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][1]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][6]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                               ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[13][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[15][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[17][6]                                         ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[4]                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[4]                                              ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[15]                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[27]                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[14] ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[1]                             ;
; 5:1                ; 16 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_read                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|vco_done_d                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dsm_k_ready_false_done_d                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_done_d                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|break_loop                                                   ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done                                             ;
; 66:1               ; 9 bits    ; 396 LEs       ; 63 LEs               ; 333 LEs                ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|operation_address                                            ;
; 20:1               ; 15 bits   ; 195 LEs       ; 195 LEs              ; 0 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d                                                 ;
; 39:1               ; 2 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; No         ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_OLDE                                                                                                                                     ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[2][0]                                                                                                                    ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_x[2][1]                                                                                                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_u[1][13]                                                                                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_x[0][3]                                                                                                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_u[2][4]                                                                                                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_u[3][10]                                                                                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_x[6][13]                                                                                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_x[7][13]                                                                                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_u[6][5]                                                                                                                                  ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_x[9][13]                                                                                                                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_u[8][13]                                                                                                                                 ;
; 3:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_previous_energy[3]                                                                                                                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_u[10][4]                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[3][1]                                                                                                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_pitch[4]                                                                                                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_energy[12]                                                                                                                       ;
; 14:1               ; 7 bits    ; 63 LEs        ; 0 LEs                ; 63 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_pitch_idx[1]                                                                                                                 ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[0][7]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[1][0]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[2][1]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[3][6]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[4][7]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[5][7]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[6][3]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[7][8]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[8][1]                                                                                                                          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_current_k[9][0]                                                                                                                          ;
; 16:1               ; 5 bits    ; 50 LEs        ; 5 LEs                ; 45 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[0][0]                                                                                                                  ;
; 16:1               ; 5 bits    ; 50 LEs        ; 5 LEs                ; 45 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[1][0]                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[2][0]                                                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 4 LEs                ; 14 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_FIFO_ptr[0]                                                                                                                              ;
; 14:1               ; 5 bits    ; 45 LEs        ; 20 LEs               ; 25 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_FIFO_ptr[7]                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_RNG[4]                                                                                                                                   ;
; 3:1                ; 21 bits   ; 42 LEs        ; 21 LEs               ; 21 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_new_frame_k_idx[4][3]                                                                                                                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[9][1]                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[8][0]                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[7][0]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[5][0]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[4][2]                                                                                                                  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 4 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_k_idx[6][0]                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|ShiftRight0                                                                                                                                ;
; 4:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|ShiftRight2                                                                                                                                ;
; 10:1               ; 15 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|Mux31                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_wad[3]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.r[3]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.g[4]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_pix.b[1]                                                                                                                                                                                ;
; 3:1                ; 56 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[1]                                                                                                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset1[29]                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_o_offset0[23]                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_primv[0]                                                                                                                                                                                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_off[1][3]                                                                                                                                                                               ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_ihsize[0]                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vdown                                                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_burstcounter[5]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_fload[1]                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.r[3]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.g[7]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_hpix.b[3]                                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_alt[0]                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_adrs[8]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[16]                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_adrs[4]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf0[0]                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf0[0]                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_obuf1[0]                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_ibuf1[0]                                                                                                                                                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[24]                                                                                                                                                                           ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |sys_top|ascal:ascal|avl_address[3]                                                                                                                                                                            ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacpt[7]                                                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_acpt[3]                                                                                                                                                                                 ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sys_top|sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf|write_terminate_counter[3]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sys_top|ascal:ascal|avl_address[20]                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Mux281                                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector42                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|off_v                                                                                                                                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sys_top|ascal:ascal|Selector1                                                                                                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |sys_top|ascal:ascal|Selector32                                                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |sys_top|ascal:ascal|Selector31                                                                                                                                                                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[134]                                                                                                                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|phase[0]                                                                                                                                       ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[121]                                                                                                                                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_shift[119]                                                                                                                                                                              ;
; 10:1               ; 88 bits   ; 528 LEs       ; 352 LEs              ; 176 LEs                ; Yes        ; |sys_top|ascal:ascal|o_shift[60]                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_vector[4]                                                                                                        ;
; 12:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|trap_vector[0]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bs_shift[5]                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|bs_shift[2]                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|data_read[27]                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|OP1out[25]                                                                                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux294                                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux304                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|ctr[0]                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|din[9]                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|din[1]                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|btn[2]                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|idx[1]                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[11]~reg1                                                                                                                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|hcnt[8]                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|vcnt[8]                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|resto[3]                                                                                                                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[15]                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[22]                                                                                                                                                                     ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[21]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|scanline[1]                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|b[5]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_in_cnt[6]                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_out_cnt[3]                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|pix_len[2]                                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:VGA_scanlines|dout1[8]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|scanlines:HDMI_scanlines|scanline[0]                                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[13]                                                                                                                                                  ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|video_calc:video_calc|dout[5]                                                                                                                                                   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sys_top|VGA_B                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux8                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux1                                                                                                                                                                         ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux14                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|hdmi_config:hdmi_config|Mux24                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Mux1                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|Mux9                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vcpt[3]                                                                                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_acpt[3]                                                                                                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vacc_next[12]                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vacpt[11]                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_vacc[12]                                                                                                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lwad[9]                                                                                                                                                                                 ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_lrad[6]                                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrs[19]                                                                                                                                                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hbcpt[0]                                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_hacc[10]                                                                                                                                                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wad[3]                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_dw[112]                                                                                                                                                                                 ;
; 6:1                ; 60 bits   ; 240 LEs       ; 120 LEs              ; 120 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[10]                                                                                                                                                                                  ;
; 6:1                ; 65 bits   ; 260 LEs       ; 130 LEs              ; 130 LEs                ; Yes        ; |sys_top|ascal:ascal|i_dw[106]                                                                                                                                                                                 ;
; 6:1                ; 18 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_adrsi[31]                                                                                                                                                                               ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_adrsi[9]                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|m_PC[0]                                                                                                                                    ;
; 14:1               ; 4 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|tmp_new_frame_energy_idx[1]                                                                                                                ;
; 7:1                ; 24 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i30[14]                                                                                              ;
; 16:1               ; 7 bits    ; 70 LEs        ; 49 LEs               ; 21 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|eg_VII[4]                                                                                                                        ;
; 16:1               ; 24 bits   ; 240 LEs       ; 48 LEs               ; 192 LEs                ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|i20[7]                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|ar_sum_VI[1]                                                                                                                     ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|Mux116                                                                                                                                     ;
; 10:1               ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|Mux23                                                                                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R|Mux113                                                                                                                                     ;
; 3:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|base[5]                                                                                                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B|free_cnt[0]                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|xright[14]                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|ctr_11R[0]                                                                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|tone_gen_cnt[3][0]                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|tone_gen_cnt[4][1]                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|tone_gen_cnt[1][7]                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|tone_gen_cnt[2][4]                                                                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_A|cnt[6]                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|csm                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|eg_cnt[4]                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L|pot_cnt[3]                                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B|cnt[3]                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|up_pms                                                                                                                         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|up_dt2                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|busy_cnt[4]                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|eg_cnt_base[1]                                                                                                                   ;
; 24:1               ; 5 bits    ; 80 LEs        ; 55 LEs               ; 25 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[3]                                                                                                                                              ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[1]                                                                                                                                              ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|Mux15                                                                                                                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|opsum[7]                                                                                                                       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|sd_hcnt[7]                                                                                                                   ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |sys_top|emu:emu|sdram:sdram|rfsh_ctr[9]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_shift_7P[0]                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_shift_7P[1]                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSA|slv_shifter[7]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSA|slv_shifter[0]                                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSA|slv_shifter[6]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_MOSA|slv_shifter[7]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_MOSA|slv_shifter[0]                                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_MOSA|slv_shifter[5]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSA|slv_shifter[7]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSB|slv_shifter[0]                                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSB|slv_shifter[5]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_PFSB|slv_shifter[7]                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_PFSB|slv_shifter[0]                                                                                                                   ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K|LS299:u_PFSA|slv_shifter[5]                                                                                                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|read_x[9]                                                                                                          ;
; 9:1                ; 15 bits   ; 90 LEs        ; 0 LEs                ; 90 LEs                 ; Yes        ; |sys_top|emu:emu|sdram:sdram|cycl_ctr[11]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[6]                                                                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|slv_9D[3]                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB|LINEBUF:u_LBB|slv_LB[1]                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB|LINEBUF:u_LBA|slv_LB[0]                                                                                                                    ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[10]                                                                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|O_VRD[0]                                                                                                                                   ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|sdram_addr[2]                                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|sdram:sdram|SDRAM_A[9]                                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|sdram:sdram|SDRAM_A[3]                                                                                                                                                                        ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |sys_top|emu:emu|sdram:sdram|state                                                                                                                                                                             ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sys_top|emu:emu|sdram:sdram|state                                                                                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pr[2]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|pb[6]                                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_out|y[7]                                                                                                                                                                                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|i_vdivr[11]                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_divcpt[2]                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|i2s:i2s|bit_cnt[3]                                                                                                                                                                ;
; 128:1              ; 76 bits   ; 6460 LEs      ; 836 LEs              ; 5624 LEs               ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|val_alt3[0]                                                                                                                                 ;
; 128:1              ; 14 bits   ; 1190 LEs      ; 84 LEs               ; 1106 LEs               ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_bit1[13]                                                                                                                               ;
; 128:1              ; 62 bits   ; 5270 LEs      ; 310 LEs              ; 4960 LEs               ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C|mask_addp2[7]                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|mcp23009:mcp23009|i2c:i2c|SD_COUNTER[5]                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|Mux38                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|Mux50                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|Mux27                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|Mux10                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|Mux12                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|Mux21                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|stg[6]                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|Mux53                                                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[23]                                                                                                                                                           ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_udiv:udiv|rem[26]                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[0]                                                                                                                                                            ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[7]                                                                                                                                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|add[12]                                                                                                                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|sys_umuldiv:ar_muldiv|sys_umul:umul|result[18]                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[15]                                                                                                                                                       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |sys_top|vcnt[0]                                                                                                                                                                                               ;
; 8:1                ; 12 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |sys_top|ar_md_mul1[0]                                                                                                                                                                                         ;
; 5:1                ; 24 bits   ; 72 LEs        ; 0 LEs                ; 72 LEs                 ; Yes        ; |sys_top|ar_md_mul2[4]                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[8]                                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|a4[5]                                                                                                                                                        ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[3]                        ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ary[8]                                                                                                                                                                                                ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|a4[3]                                                                                                                                                        ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |sys_top|hcalc[5]                                                                                                                                                                                              ;
; 9:1                ; 12 bits   ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |sys_top|wcalc[3]                                                                                                                                                                                              ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|state[1]                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_l|ShiftRight0                                                                                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|aud_mix_top:audmix_r|ShiftRight0                                                                                                                                                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_r[5]                                                                                                                                                                                    ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vdivr[9]                                                                                                                                                                                ;
; 4:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_vpixq[3].b[5]                                                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_divcpt[5]                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.r[0]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.g[2]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_v_poly_pix.b[0]                                                                                                                                                                         ;
; 5:1                ; 24 bits   ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_vpixq[2].g[4]                                                                                                                                                                           ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_dcpt[1]                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_dshi[1]                                                                                                                                                                                 ;
; 6:1                ; 24 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hacc[4]                                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|scanlines:HDMI_scanlines|Mux20                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                    ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|Mux605                                                                                                                                                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|ascal:ascal|hpix_v                                                                                                                                                                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key_raw[31]                                                                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|cnt[4]                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|cmd[1]                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|uio_block.cmd[3]                                                                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|acx_att[2]                                                                                                                                                                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[14]                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[5]                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[30]                                                                                                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[21]                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|acx[32]                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_ctr_5R[0]                                                                                                                                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key[0]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ps2_key[3]                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sys_top|cnt[1]                                                                                                                                                                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|byte_cnt[3]                                                                                                                                                                     ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[5]                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[1]                                                                                                                                                                                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|io_dout[6]                                                                                                                                                                      ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |sys_top|acx[7]                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; Yes        ; |sys_top|acx[3]                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sys_top|comb                                                                                                                                                                                                  ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|ShiftRight0                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|dt1_kf_III[3]                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|xleft[5]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phase_base_IV[1]                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phase_base_IV[3]                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phase_base_IV[5]                                                                                                                 ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|rate_IV[1]                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|cnt[2]                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phase_base_IV[15]                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phase_base_IV[14]                                                                                                                ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|phase_base_IV[9]                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|keycode_II[1]                                                                                                                    ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|cfg_III[2]                                                                                                                       ;
; 11:1               ; 11 bits   ; 77 LEs        ; 0 LEs                ; 77 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|am_bresenham[1]                                                                                                                ;
; 11:1               ; 10 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|pm_bresenham[9]                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|Add0                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|Add0                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|Mux5                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|Mux7                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|Mux34                                                                                                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|Mux42                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|Mux7                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|Mux2                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|phasemod_II[7]                                                                                                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_pm:u_pm|kcex[4]                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|phasemod_II[2]                                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|phasemod_II[0]                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_pm:u_pm|kcex[8]                                                                                                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pr[7]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|pb[3]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |sys_top|vga_out:vga_scaler_out|y[5]                                                                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_w[8]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_w[6]                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_h[6]                                                                                                                                                                                 ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[18]                                                                                                                                                                          ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|pixcnt[6]                                                                                                                                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_cnt[17]                                                                                                                                                                                ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt[4]                                                                                                                                                                              ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[12]                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[1]                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.b[6]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.g[3]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|ascal:ascal|o_h_poly_pix.r[7]                                                                                                                                                                         ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|h_cnt[15]                                                                                                                                                                                ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|h_osd_start[3]                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_div[0]                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_hcnt2[5]                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|multiscan[0]                                                                                                                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[1]                                                                                                                                                                              ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[9]                                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|osd_vcnt[7]                                                                                                                                                                              ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[15]                                                                                                                                                                          ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|v_osd_start[11]                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:vga_osd|cmd[0]                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|highres                                                                                                                                                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|osd:hdmi_osd|cmd[0]                                                                                                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |sys_top|hmini[11]                                                                                                                                                                                             ;
; 9:1                ; 46 bits   ; 276 LEs       ; 0 LEs                ; 276 LEs                ; Yes        ; |sys_top|hmaxi[9]                                                                                                                                                                                              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[0]                                                                                                                                                                                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:vga_osd|bcnt[9]                                                                                                                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[0]                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|osd:hdmi_osd|bcnt[11]                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.cnt[0]                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.addr[15]                                                                                                                                                              ;
; 8:1                ; 11 bits   ; 55 LEs        ; 0 LEs                ; 55 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.addr[17]                                                                                                                                                              ;
; 9:1                ; 11 bits   ; 66 LEs        ; 0 LEs                ; 66 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|fio_block.addr[7]                                                                                                                                                               ;
; 10:1               ; 5 bits    ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ioctl_addr[15]                                                                                                                                                                  ;
; 10:1               ; 11 bits   ; 66 LEs        ; 22 LEs               ; 44 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ioctl_addr[21]                                                                                                                                                                  ;
; 11:1               ; 11 bits   ; 77 LEs        ; 22 LEs               ; 55 LEs                 ; Yes        ; |sys_top|emu:emu|hps_io:hps_io|ioctl_addr[1]                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sys_top|alsa:alsa|readdata[5]                                                                                                                                                                                 ;
; 3:1                ; 29 bits   ; 58 LEs        ; 0 LEs                ; 58 LEs                 ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_address[25]                                                                                                                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|ready[1]                                                                                                                                                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.b[1]                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ready[0]                                                                                                                                                                              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|alsa:alsa|buf_rptr[3]                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|ddr_svc:ddr_svc|ram_bcnt[1]                                                                                                                                                                           ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; Yes        ; |sys_top|ascal:ascal|o_hpixs.b[3]                                                                                                                                                                              ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |sys_top|alsa:alsa|ce_cnt[0]                                                                                                                                                                                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |sys_top|alsa:alsa|len[12]                                                                                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; Yes        ; |sys_top|alsa:alsa|hurryup[1]                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sys_top|alsa:alsa|state                                                                                                                                                                                       ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; No         ; |sys_top|ascal:ascal|Mux286                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|audio_out:audio_out|spdif:toslink|parity_count_q[0]                                                                                                                                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|y_clamp[4]                                                                                                                                                  ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0|x_mul                                                                                                                              ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_1|x_mul                                                                                                                              ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |sys_top|audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2|x_mul                                                                                                                              ;
; 3:1                ; 144 bits  ; 288 LEs       ; 0 LEs                ; 288 LEs                ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr1[18]                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|offs[2]                                                                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Next2[10]                                                                                                          ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender|a[15]                                                                                                ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Curr2[6]                                                                                                           ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Prev2[2]                                                                                                           ;
; 4:1                ; 42 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|comb                                                                                                               ;
; 3:1                ; 37 bits   ; 74 LEs        ; 0 LEs                ; 74 LEs                 ; Yes        ; |sys_top|adj_data[5]                                                                                                                                                                                           ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_de_delay[1]                                                                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mul[2]                                                                                                                                                                      ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|i_delay[5]                                                                                                                                                                  ;
; 3:1                ; 23 bits   ; 46 LEs        ; 0 LEs                ; 46 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ssh[3]                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|logcpt[4]                                                                                                                                                                   ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|offset[10]                                                                                                                                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[33]                                                                                                                                                                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[32]                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac[13]                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|mfrac_ref[7]                                                                                                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|pdata[14]                                                                                                                                                                   ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|col[0]                                                                                                                                                                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|hdmi_config:hdmi_config|i2c:i2c_av|SD_COUNTER[1]                                                                                                                                                      ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                       ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|off_v                                                                                                                                                                       ;
; 10:1               ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |sys_top|pll_hdmi_adj:pll_hdmi_adj|ShiftRight0                                                                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[8]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_w[6]                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_h[7]                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[21]                                                                                                                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |sys_top|ascal:ascal|i_wdelay[2]                                                                                                                                                                               ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|pixcnt[4]                                                                                                                                                                                 ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_cnt[19]                                                                                                                                                                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[13]                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[0]                                                                                                                                                                              ;
; 3:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt[20]                                                                                                                                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |sys_top|osd:vga_osd|h_cnt[19]                                                                                                                                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|h_osd_start[1]                                                                                                                                                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_div[2]                                                                                                                                                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_hcnt2[6]                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|multiscan[2]                                                                                                                                                                              ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[2]                                                                                                                                                                               ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[21]                                                                                                                                                                              ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |sys_top|osd:vga_osd|osd_vcnt[8]                                                                                                                                                                               ;
; 13:1               ; 6 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[17]                                                                                                                                                                           ;
; 13:1               ; 10 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; Yes        ; |sys_top|osd:vga_osd|v_osd_start[9]                                                                                                                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[10]                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|DL[7]                                                                                                                                       ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|PC[6]                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|BAH[6]                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|S[7]                                                                                                                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|PC[14]                                                                                                                                      ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|BAL[3]                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|BAL[1]                                                                                                                                      ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|AD[3]                                                                                                                                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu|Q[5]                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu|Q[2]                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Selector25                                                                                                                                  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Selector0                                                                                                                                   ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|ALU_Op_r                                                                                                                                    ;
; 11:1               ; 4 bits    ; 28 LEs        ; 24 LEs               ; 4 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|ALU_Op_r                                                                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Selector7                                                                                                                                   ;
; 61:1               ; 2 bits    ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r                                                                                                                                ;
; 12:1               ; 7 bits    ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Selector32                                                                                                                                  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu|Selector2                                                                                                                       ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu|Selector4                                                                                                                       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r                                                                                                                                ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |sys_top|emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|Write_Data_r                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for sysmem_lite:sysmem                                  ;
+-----------------------------+------------------------+------+--------------+
; Assignment                  ; Value                  ; From ; To           ;
+-----------------------------+------------------------+------+--------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_1 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; vbuf_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram2_reset_0 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; ram1_reset_0 ;
+-----------------------------+------------------------+------+--------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line1[0].r[7]__3|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line2[0].r[7]__4|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altsyncram:o_line3[0].r[7]__5|altsyncram_ccn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+------------------------------------------------+
; Assignment                   ; Value ; From ; To                                             ;
+------------------------------+-------+------+------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                 ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                 ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                            ;
+------------------------------+-------+------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                  ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                   ;
+--------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[0]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[1]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[2]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[3]                                                                                                    ;
; PRESERVE_REGISTER            ; on    ; -    ; usr_cnt_sel[4]                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_done                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_done                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[5]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[5]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[4]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[4]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[3]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[3]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[2]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[2]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[1]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[1]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_address[0]                                                                                                  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_address[0]                                                                                                  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_read                                                                                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_read                                                                                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[1]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_byteen[0]                                                                                                   ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_write                                                                                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_write                                                                                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[15]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[14]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[13]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[12]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[11]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[10]                                                                                               ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[9]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[8]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[7]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[6]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[5]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[4]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[3]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[2]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[1]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_writedata[0]                                                                                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_mdio_dis                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_ser_shift_load                                                                                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_atpgmode                                                                                                    ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; dprio_scanen                                                                                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; dprio_scanen                                                                                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; phase_en                                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; phase_en                                                                                                          ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; up_dn                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; up_dn                                                                                                             ;
+------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                     ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                                                                                ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                                                                                                                    ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                                                                                                                    ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                                                                                                                     ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_atpgmode                                                                                                                                           ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; int_scanen                                                                                                                                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; int_scanen                                                                                                                                             ;
+------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Source assignments for osd:hdmi_osd               ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+--------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr               ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------+
; Source assignments for altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated ;
+-----------------------------+---------+------+-----------------------------+
; Assignment                  ; Value   ; From ; To                          ;
+-----------------------------+---------+------+-----------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                           ;
+-----------------------------+---------+------+-----------------------------+


+---------------------------------------------------+
; Source assignments for osd:vga_osd                ;
+---------------------------+-------+------+--------+
; Assignment                ; Value ; From ; To     ;
+---------------------------+-------+------+--------+
; PRESERVE_REGISTER         ; on    ; -    ; ce_pix ;
; IMPLEMENT_AS_CLOCK_ENABLE ; on    ; -    ; ce_pix ;
+---------------------------+-------+------+--------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component|altsyncram_af34:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component|altsyncram_af34:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0|altsyncram_ncv1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0|altsyncram_ocv1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0|altsyncram_k9v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0|altsyncram_l9v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0|altsyncram_m9v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0|altsyncram_n9v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0|altsyncram_o9v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0|altsyncram_p9v1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|altsyncram_9gc1:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0|shift_taps_nuv:auto_generated|cntr_i1h:cntr5 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                        ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|altsyncram_ffc1:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0|shift_taps_buv:auto_generated|cntr_b1h:cntr5 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                    ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ascal:ascal|altshift_taps:o_dcptv_rtl_0|shift_taps_tuu:auto_generated|altsyncram_lr91:altsyncram4 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0|shift_taps_uuu:auto_generated|altsyncram_mr91:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_out:vga_scaler_out|altshift_taps:din1_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|altsyncram_lic1:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0|shift_taps_rvv:auto_generated|cntr_13h:cntr5 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|altsyncram_jfc1:altsyncram5 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1|shift_taps_auv:auto_generated|cntr_93h:cntr6 ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                                                       ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Source assignments for osd:hdmi_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------+
; Assignment                      ; Value              ; From ; To                               ;
+---------------------------------+--------------------+------+----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                ;
+---------------------------------+--------------------+------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0|altsyncram_4an1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0|altsyncram_g6n1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0|altsyncram_2aj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for osd:vga_osd|altsyncram:osd_buffer_rtl_0|altsyncram_i6k1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0|altsyncram_sev1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|altsyncram_ric1:altsyncram5 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0|shift_taps_uvv:auto_generated|cntr_73h:cntr6 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mcp23009:mcp23009|i2c:i2c ;
+----------------+----------+--------------------------------------------+
; Parameter Name ; Value    ; Type                                       ;
+----------------+----------+--------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                             ;
; I2C_Freq       ; 500000   ; Signed Integer                             ;
+----------------+----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram2 ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 64    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH       ; 128   ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH ; 8     ; Signed Integer                                                                            ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; MASK           ; 11111111                         ; Unsigned Binary ;
; rambase        ; 00100000000000000000000000000000 ; Unsigned Binary ;
; RAMSIZE        ; 00000000100000000000000000000000 ; Unsigned Binary ;
; INTER          ; true                             ; Enumerated      ;
; HEADER         ; true                             ; Enumerated      ;
; DOWNSCALE      ; true                             ; Enumerated      ;
; BYTESWAP       ; true                             ; Enumerated      ;
; PALETTE        ; true                             ; Enumerated      ;
; palette2       ; false                            ; String          ;
; FRAC           ; 4                                ; Signed Integer  ;
; OHRES          ; 2048                             ; Signed Integer  ;
; IHRES          ; 2048                             ; Signed Integer  ;
; n_dw           ; 128                              ; Signed Integer  ;
; n_aw           ; 28                               ; Signed Integer  ;
; N_BURST        ; 256                              ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:i_mem[0].r[7]__1 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 24                   ; Untyped                  ;
; WIDTHAD_A                          ; 11                   ; Untyped                  ;
; NUMWORDS_A                         ; 2048                 ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 24                   ; Untyped                  ;
; WIDTHAD_B                          ; 11                   ; Untyped                  ;
; NUMWORDS_B                         ; 2048                 ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_89q1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line0[0].r[7]__2 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line1[0].r[7]__3 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line2[0].r[7]__4 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ascal:ascal|altsyncram:o_line3[0].r[7]__5 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 11                   ; Untyped                    ;
; NUMWORDS_A                         ; 2048                 ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 11                   ; Untyped                    ;
; NUMWORDS_B                         ; 2048                 ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_ccn1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                            ;
; NB_MUL2        ; 12    ; Signed Integer                            ;
; NB_DIV         ; 12    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_umul:umul ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_MUL1        ; 12    ; Signed Integer                                          ;
; NB_MUL2        ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_umuldiv:ar_muldiv|sys_udiv:udiv ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; NB_NUM         ; 24    ; Signed Integer                                          ;
; NB_DIV         ; 12    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; true                   ; String                                             ;
; pll_type                             ; Cyclone V              ; String                                             ;
; pll_subtype                          ; Reconfigurable         ; String                                             ;
; number_of_clocks                     ; 1                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 148.500000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 0 MHz                  ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 4                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 256                    ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; true                   ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 2                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; true                   ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; true                   ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; true                   ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; true                   ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; true                   ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; true                   ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; true                   ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; true                   ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; true                   ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; true                   ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; true                   ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; true                   ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; true                   ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; true                   ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; true                   ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; true                   ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; true                   ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 2                      ; Signed Integer                                     ;
; pll_slf_rst                          ; true                   ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 445.499999 MHz         ; String                                             ;
; pll_cp_current                       ; 20                     ; Signed Integer                                     ;
; pll_bwctrl                           ; 4000                   ; Signed Integer                                     ;
; pll_fractional_division              ; 3908420153             ; String                                             ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; none                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg ;
+---------------------+-------+--------------------------------+
; Parameter Name      ; Value ; Type                           ;
+---------------------+-------+--------------------------------+
; ENABLE_BYTEENABLE   ; 0     ; Signed Integer                 ;
; BYTEENABLE_WIDTH    ; 4     ; Signed Integer                 ;
; RECONFIG_ADDR_WIDTH ; 6     ; Signed Integer                 ;
; RECONFIG_DATA_WIDTH ; 32    ; Signed Integer                 ;
; reconf_width        ; 64    ; Signed Integer                 ;
; WAIT_FOR_LOCK       ; 1     ; Signed Integer                 ;
+---------------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst ;
+---------------------+-----------------+-----------------------------------------------------------+
; Parameter Name      ; Value           ; Type                                                      ;
+---------------------+-----------------+-----------------------------------------------------------+
; reconf_width        ; 64              ; Signed Integer                                            ;
; device_family       ; Cyclone V       ; String                                                    ;
; RECONFIG_ADDR_WIDTH ; 6               ; Signed Integer                                            ;
; RECONFIG_DATA_WIDTH ; 32              ; Signed Integer                                            ;
; ROM_ADDR_WIDTH      ; 9               ; Signed Integer                                            ;
; ROM_DATA_WIDTH      ; 32              ; Signed Integer                                            ;
; ROM_NUM_WORDS       ; 512             ; Signed Integer                                            ;
; ENABLE_MIF          ; 0               ; Signed Integer                                            ;
; MIF_FILE_NAME       ; sys/pll_cfg.mif ; String                                                    ;
; ENABLE_BYTEENABLE   ; 0               ; Signed Integer                                            ;
; BYTEENABLE_WIDTH    ; 4               ; Signed Integer                                            ;
; WAIT_FOR_LOCK       ; 1               ; Signed Integer                                            ;
+---------------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                                                                ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; reconf_width        ; 64        ; Signed Integer                                                                                                                                      ;
; device_family       ; Cyclone V ; String                                                                                                                                              ;
; RECONFIG_ADDR_WIDTH ; 6         ; Signed Integer                                                                                                                                      ;
; RECONFIG_DATA_WIDTH ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_ADDR_WIDTH      ; 9         ; Signed Integer                                                                                                                                      ;
; ROM_DATA_WIDTH      ; 32        ; Signed Integer                                                                                                                                      ;
; ROM_NUM_WORDS       ; 512       ; Signed Integer                                                                                                                                      ;
+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value     ; Type                                                                                                                                                                                          ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_family  ; Cyclone V ; String                                                                                                                                                                                        ;
+----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111000011110000111100001111000011110000111100001111000011110000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111100000000111111110000000011111111000000001111111100000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4 ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                                                      ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                                                    ;
; lut_mask       ; 1111111111111111000000000000000011111111111111110000000000000000 ; Unsigned Binary                                                                                                                                                           ;
; dont_touch     ; on                                                               ; String                                                                                                                                                                    ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1 ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                              ;
; lut_mask       ; 1010101010101010101010101010101010101010101010101010101010101010 ; Unsigned Binary                                                                                                                     ;
; dont_touch     ; on                                                               ; String                                                                                                                              ;
+----------------+------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                                                            ; Type                                                                                                                                  ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; family         ; Cyclone V                                                        ; String                                                                                                                                ;
; lut_mask       ; 1100110011001100110011001100110011001100110011001100110011001100 ; Unsigned Binary                                                                                                                       ;
; dont_touch     ; on                                                               ; String                                                                                                                                ;
+----------------+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hdmi_config:hdmi_config|i2c:i2c_av ;
+----------------+----------+-----------------------------------------------------+
; Parameter Name ; Value    ; Type                                                ;
+----------------+----------+-----------------------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                                      ;
; I2C_Freq       ; 20000    ; Signed Integer                                      ;
+----------------+----------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:HDMI_scanlines ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; v2             ; 1     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:hdmi_osd ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altddio_out:hdmiclk_ddr ;
+------------------------+--------------+------------------------------+
; Parameter Name         ; Value        ; Type                         ;
+------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE               ;
; WIDTH                  ; 1            ; Signed Integer               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                      ;
; extend_oe_disable      ; OFF          ; Untyped                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                      ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                      ;
; CBXI_PARAMETER         ; ddio_out_b2j ; Untyped                      ;
+------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scanlines:VGA_scanlines ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; v2             ; 0     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:vga_osd ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; OSD_COLOR      ; 100   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                   ;
+--------------------------------------+------------------------+--------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                 ;
; fractional_vco_multiplier            ; true                   ; String                                                 ;
; pll_type                             ; General                ; String                                                 ;
; pll_subtype                          ; General                ; String                                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                                         ;
; operation_mode                       ; direct                 ; String                                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                                         ;
; data_rate                            ; 0                      ; Signed Integer                                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                         ;
; output_clock_frequency0              ; 24.576000 MHz          ; String                                                 ;
; phase_shift0                         ; 0 ps                   ; String                                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                 ;
; phase_shift1                         ; 0 ps                   ; String                                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                 ;
; phase_shift2                         ; 0 ps                   ; String                                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                 ;
; phase_shift3                         ; 0 ps                   ; String                                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                 ;
; phase_shift4                         ; 0 ps                   ; String                                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                 ;
; phase_shift5                         ; 0 ps                   ; String                                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                 ;
; phase_shift6                         ; 0 ps                   ; String                                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                 ;
; phase_shift7                         ; 0 ps                   ; String                                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                 ;
; phase_shift8                         ; 0 ps                   ; String                                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                 ;
; phase_shift9                         ; 0 ps                   ; String                                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                 ;
; phase_shift10                        ; 0 ps                   ; String                                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                 ;
; phase_shift11                        ; 0 ps                   ; String                                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                 ;
; phase_shift12                        ; 0 ps                   ; String                                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                 ;
; phase_shift13                        ; 0 ps                   ; String                                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                 ;
; phase_shift14                        ; 0 ps                   ; String                                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                 ;
; phase_shift15                        ; 0 ps                   ; String                                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                 ;
; phase_shift16                        ; 0 ps                   ; String                                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                 ;
; phase_shift17                        ; 0 ps                   ; String                                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                                         ;
; clock_name_0                         ;                        ; String                                                 ;
; clock_name_1                         ;                        ; String                                                 ;
; clock_name_2                         ;                        ; String                                                 ;
; clock_name_3                         ;                        ; String                                                 ;
; clock_name_4                         ;                        ; String                                                 ;
; clock_name_5                         ;                        ; String                                                 ;
; clock_name_6                         ;                        ; String                                                 ;
; clock_name_7                         ;                        ; String                                                 ;
; clock_name_8                         ;                        ; String                                                 ;
; clock_name_global_0                  ; false                  ; String                                                 ;
; clock_name_global_1                  ; false                  ; String                                                 ;
; clock_name_global_2                  ; false                  ; String                                                 ;
; clock_name_global_3                  ; false                  ; String                                                 ;
; clock_name_global_4                  ; false                  ; String                                                 ;
; clock_name_global_5                  ; false                  ; String                                                 ;
; clock_name_global_6                  ; false                  ; String                                                 ;
; clock_name_global_7                  ; false                  ; String                                                 ;
; clock_name_global_8                  ; false                  ; String                                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; m_cnt_bypass_en                      ; false                  ; String                                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                         ;
; n_cnt_bypass_en                      ; false                  ; String                                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                                         ;
; pll_slf_rst                          ; false                  ; String                                                 ;
; pll_bw_sel                           ; low                    ; String                                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                 ;
+--------------------------------------+------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|i2s:i2s ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; AUDIO_DW       ; 16    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_l ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|sigma_delta_dac:sd_r ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; MSBI           ; 15    ; Signed Integer                                               ;
; INV            ; 1     ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_out:audio_out|IIR_filter:IIR_filter ;
+----------------+---------------------+-------------------------------------------------+
; Parameter Name ; Value               ; Type                                            ;
+----------------+---------------------+-------------------------------------------------+
; use_params     ; 0                   ; Signed Integer                                  ;
; stereo         ; 1                   ; Signed Integer                                  ;
; coeff_x        ; 7.7470198351366E-06 ; Signed Float                                    ;
; coeff_x0       ; 3                   ; Signed Integer                                  ;
; coeff_x1       ; 3                   ; Signed Integer                                  ;
; coeff_x2       ; 1                   ; Signed Integer                                  ;
; coeff_y0       ; -2.96438150626551   ; Signed Float                                    ;
; coeff_y1       ; 2.92939452735121    ; Signed Float                                    ;
; coeff_y2       ; -0.965007471588311  ; Signed Float                                    ;
+----------------+---------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: alsa:alsa ;
+----------------+----------+----------------------------+
; Parameter Name ; Value    ; Type                       ;
+----------------+----------+----------------------------+
; CLK_RATE       ; 24576000 ; Signed Integer             ;
+----------------+----------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; true                   ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 5                      ; Signed Integer                         ;
; operation_mode                       ; direct                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 7.159090 MHz           ; String                                 ;
; phase_shift0                         ; 69841 ps               ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 14.318180 MHz          ; String                                 ;
; phase_shift1                         ; 34921 ps               ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 57.272720 MHz          ; String                                 ;
; phase_shift2                         ; 8730 ps                ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 93.068170 MHz          ; String                                 ;
; phase_shift3                         ; 5372 ps                ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 93.068170 MHz          ; String                                 ;
; phase_shift4                         ; 2686 ps                ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; WIDTH          ; 320   ; Signed Integer                                        ;
; DW             ; 12    ; Signed Integer                                        ;
; GAMMA          ; 1     ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; LINE_LENGTH    ; 324   ; Signed Integer                                                                ;
; HALF_DEPTH     ; 1     ; Unsigned Binary                                                               ;
; GAMMA          ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd ;
+----------------+----------------------------------+-------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                              ;
+----------------+----------------------------------+-------------------------------------------------------------------+
; LENGTH         ; 324                              ; Signed Integer                                                    ;
; HALF_DEPTH     ; 00000000000000000000000000000000 ; Unsigned Binary                                                   ;
+----------------+----------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x ;
+----------------+----------------------------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                        ;
+----------------+----------------------------------+-----------------------------------------------------------------------------+
; LENGTH         ; 324                              ; Signed Integer                                                              ;
; HALF_DEPTH     ; 00000000000000000000000000000000 ; Unsigned Binary                                                             ;
+----------------+----------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; LENGTH         ; 324   ; Signed Integer                                                                                                         ;
; DWIDTH         ; 23    ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 324   ; Signed Integer                                                                                                                       ;
; AWIDTH         ; 8     ; Signed Integer                                                                                                                       ;
; DWIDTH         ; 23    ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 324   ; Signed Integer                                                                                                                       ;
; AWIDTH         ; 8     ; Signed Integer                                                                                                                       ;
; DWIDTH         ; 23    ; Signed Integer                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; NUMWORDS       ; 648   ; Signed Integer                                                                                                           ;
; AWIDTH         ; 9     ; Signed Integer                                                                                                           ;
; DWIDTH         ; 95    ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|hps_io:hps_io ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; STRLEN         ; 229   ; Signed Integer                            ;
; PS2DIV         ; 0     ; Signed Integer                            ;
; WIDE           ; 0     ; Signed Integer                            ;
; VDNUM          ; 1     ; Signed Integer                            ;
; PS2WE          ; 0     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|sdram:sdram ;
+----------------+------------------+------------------------------+
; Parameter Name ; Value            ; Type                         ;
+----------------+------------------+------------------------------+
; tck_ns         ; 10.7448121092313 ; Signed Float                 ;
; CAS_Latency    ; 2.0              ; Signed Float                 ;
; tINIT_ns       ; 200000.0         ; Signed Float                 ;
; tREF_ns        ; 7800.0           ; Signed Float                 ;
; tRFC_ns        ; 60.0             ; Signed Float                 ;
; tRC_ns         ; 60.0             ; Signed Float                 ;
; tRCD_ns        ; 18.0             ; Signed Float                 ;
; tRP_ns         ; 18.0             ; Signed Float                 ;
; tMRD_ns        ; 12.0             ; Signed Float                 ;
+----------------+------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_9A_9B ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; addr_width_g   ; 15    ; Signed Integer                                 ;
; data_width_g   ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ii34      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_10A_10B ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; addr_width_g   ; 14    ; Signed Integer                                   ;
; data_width_g   ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 16                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_8i34      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_7A_7B ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; addr_width_g   ; 15    ; Signed Integer                                 ;
; data_width_g   ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ii34      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_6A_6B ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; addr_width_g   ; 15    ; Signed Integer                                 ;
; data_width_g   ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ii34      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_5A_5B ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; addr_width_g   ; 15    ; Signed Integer                                 ;
; data_width_g   ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ii34      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_3A_3B ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; addr_width_g   ; 15    ; Signed Integer                                 ;
; data_width_g   ; 16    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------+
; Parameter Name                     ; Value                ; Type                                        ;
+------------------------------------+----------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                     ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                     ;
; WIDTH_A                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                     ;
; WIDTH_B                            ; 16                   ; Signed Integer                              ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                              ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                              ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_ii34      ; Untyped                                     ;
+------------------------------------+----------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16S ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; addr_width_g   ; 15    ; Signed Integer                               ;
; data_width_g   ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_kf34      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16R ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; addr_width_g   ; 14    ; Signed Integer                               ;
; data_width_g   ; 8     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                            ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                            ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_af34      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:cp_ram_6P ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; addr_width_g   ; 14    ; Signed Integer                              ;
; data_width_g   ; 8     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                  ;
; WIDTH_A                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 8                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                           ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_af34      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; sr_read        ; 2     ; Signed Integer                                                                                      ;
; vbr_stackframe ; 2     ; Signed Integer                                                                                      ;
; extaddr_mode   ; 2     ; Signed Integer                                                                                      ;
; mul_mode       ; 2     ; Signed Integer                                                                                      ;
; div_mode       ; 2     ; Signed Integer                                                                                      ;
; bitfield       ; 2     ; Signed Integer                                                                                      ;
; barrelshifter  ; 1     ; Signed Integer                                                                                      ;
; mul_hardware   ; 1     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; mul_mode       ; 2     ; Signed Integer                                                                                                    ;
; mul_hardware   ; 1     ; Signed Integer                                                                                                    ;
; div_mode       ; 2     ; Signed Integer                                                                                                    ;
; barrelshifter  ; 1     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_A ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CW             ; 10    ; Signed Integer                                                                                                      ;
; FREE_EN        ; 0     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; CW             ; 8     ; Signed Integer                                                                                                      ;
; FREE_EN        ; 1     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; b0             ; 3     ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 6     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 12    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 20    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 30    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 42    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 40    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 41    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 50    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 67    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 92    ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 125   ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 166   ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; init           ; 215   ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg ;
+----------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                  ;
+----------------+----------+---------------------------------------------------------------------------------------+
; dt2_lim2       ; 01001011 ; Unsigned Binary                                                                       ;
; dt2_lim3       ; 01011111 ; Unsigned Binary                                                                       ;
+----------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                                                                          ;
; stages         ; 29    ; Signed Integer                                                                                          ;
; rstval         ; 0     ; Unsigned Binary                                                                                         ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_pgrstsh ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                             ;
; stages         ; 4     ; Signed Integer                                                                                             ;
; rstval         ; 0     ; Unsigned Binary                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_egpadding ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                               ;
; stages         ; 3     ; Signed Integer                                                                                               ;
; rstval         ; 0     ; Unsigned Binary                                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg1sh ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                           ;
; stages         ; 27    ; Signed Integer                                                                                           ;
; rstval         ; 1     ; Unsigned Binary                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg2sh ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                           ;
; stages         ; 4     ; Signed Integer                                                                                           ;
; rstval         ; 1     ; Unsigned Binary                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_aroffsh ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                             ;
; stages         ; 4     ; Signed Integer                                                                                             ;
; rstval         ; 0     ; Unsigned Binary                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_konsh ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                           ;
; stages         ; 32    ; Signed Integer                                                                                           ;
; rstval         ; 0     ; Unsigned Binary                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_cntsh ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                           ;
; stages         ; 32    ; Signed Integer                                                                                           ;
; rstval         ; 0     ; Unsigned Binary                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_statesh ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 2     ; Signed Integer                                                                                             ;
; stages         ; 31    ; Signed Integer                                                                                             ;
; rstval         ; 1     ; Unsigned Binary                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prev1_buffer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                                ;
; stages         ; 8     ; Signed Integer                                                                                                ;
; rstval         ; 0     ; Unsigned Binary                                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prevprev1_buffer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                                    ;
; stages         ; 8     ; Signed Integer                                                                                                    ;
; rstval         ; 0     ; Unsigned Binary                                                                                                   ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prev2_buffer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                                ;
; stages         ; 8     ; Signed Integer                                                                                                ;
; rstval         ; 0     ; Unsigned Binary                                                                                               ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:phasemod_sh ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 10    ; Signed Integer                                                                                               ;
; stages         ; 8     ; Signed Integer                                                                                               ;
; rstval         ; 0     ; Unsigned Binary                                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 14    ; Signed Integer                                                                                               ;
; stages         ; 4     ; Signed Integer                                                                                               ;
; rstval         ; 0     ; Unsigned Binary                                                                                              ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:shsignbit ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                             ;
; stages         ; 3     ; Signed Integer                                                                                             ;
; rstval         ; 0     ; Unsigned Binary                                                                                            ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; init           ; 90    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|jt51_sh:u_acc ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; width          ; 16    ; Signed Integer                                                                                           ;
; stages         ; 8     ; Signed Integer                                                                                           ;
; rstval         ; 0     ; Unsigned Binary                                                                                          ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr ;
+----------------+----------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                    ;
+----------------+----------+-----------------------------------------------------------------------------------------+
; REG_TEST       ; 00000001 ; Unsigned Binary                                                                         ;
; REG_TEST2      ; 00000010 ; Unsigned Binary                                                                         ;
; REG_KON        ; 00001000 ; Unsigned Binary                                                                         ;
; REG_NOISE      ; 00001111 ; Unsigned Binary                                                                         ;
; REG_CLKA1      ; 00010000 ; Unsigned Binary                                                                         ;
; REG_CLKA2      ; 00010001 ; Unsigned Binary                                                                         ;
; REG_CLKB       ; 00010010 ; Unsigned Binary                                                                         ;
; REG_TIMER      ; 00010100 ; Unsigned Binary                                                                         ;
; REG_LFRQ       ; 00011000 ; Unsigned Binary                                                                         ;
; REG_PMDAMD     ; 00011001 ; Unsigned Binary                                                                         ;
; REG_CTW        ; 00011011 ; Unsigned Binary                                                                         ;
; REG_DUMP       ; 00011111 ; Unsigned Binary                                                                         ;
+----------------+----------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon|jt51_sh:u_konch ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                           ;
; stages         ; 32    ; Signed Integer                                                                                                                           ;
; rstval         ; 0     ; Unsigned Binary                                                                                                                          ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 31    ; Signed Integer                                                                                                                                  ;
; stages         ; 32    ; Signed Integer                                                                                                                                  ;
; rstval         ; 0     ; Unsigned Binary                                                                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg1op ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 11    ; Signed Integer                                                                                                                                  ;
; stages         ; 32    ; Signed Integer                                                                                                                                  ;
; rstval         ; 1     ; Unsigned Binary                                                                                                                                 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 26    ; Signed Integer                                                                                                                                 ;
; stages         ; 8     ; Signed Integer                                                                                                                                 ;
; rstval         ; 0     ; Unsigned Binary                                                                                                                                ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0 ;
+-------------------------------------+--------------------------------------------------+-----------------------------------------+
; Parameter Name                      ; Value                                            ; Type                                    ;
+-------------------------------------+--------------------------------------------------+-----------------------------------------+
; WIDTH_BYTEENA_A                     ; 1                                                ; Untyped                                 ;
; WIDTH_BYTEENA_B                     ; 1                                                ; Untyped                                 ;
; WIDTH_ECCSTATUS                     ; 3                                                ; Untyped                                 ;
; WIDTH                               ; 8                                                ; Untyped                                 ;
; WIDTHAD                             ; 9                                                ; Untyped                                 ;
; NUMWORDS                            ; 512                                              ; Untyped                                 ;
; FILE                                ; UNUSED                                           ; Untyped                                 ;
; LPM_FILE                            ; db/Arcade-Gauntlet.ram0_EEP_14A_8a6b2147.hdl.mif ; Untyped                                 ;
; INDATA_REG                          ; INCLOCK                                          ; Untyped                                 ;
; INDATA_ACLR                         ; OFF                                              ; Untyped                                 ;
; WRADDRESS_REG                       ; INCLOCK                                          ; Untyped                                 ;
; WRADDRESS_ACLR                      ; OFF                                              ; Untyped                                 ;
; WRCONTROL_REG                       ; INCLOCK                                          ; Untyped                                 ;
; WRCONTROL_ACLR                      ; OFF                                              ; Untyped                                 ;
; RDADDRESS_REG                       ; UNREGISTERED                                     ; Untyped                                 ;
; RDADDRESS_ACLR                      ; OFF                                              ; Untyped                                 ;
; RDCONTROL_REG                       ; UNREGISTERED                                     ; Untyped                                 ;
; RDCONTROL_ACLR                      ; OFF                                              ; Untyped                                 ;
; OUTDATA_REG                         ; OUTCLOCK                                         ; Untyped                                 ;
; OUTDATA_ACLR                        ; OFF                                              ; Untyped                                 ;
; OUTDATA_SCLR                        ; ON                                               ; Untyped                                 ;
; USE_EAB                             ; ON                                               ; Untyped                                 ;
; MAXIMUM_DEPTH                       ; 2048                                             ; Untyped                                 ;
; DEVICE_FAMILY                       ; Cyclone V                                        ; Untyped                                 ;
; SUPPRESS_MEMORY_CONVERSION_WARNINGS ; OFF                                              ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY              ; Stratix                                          ; Untyped                                 ;
; ENABLE_RAM_BENCHMARKING_MODE        ; OFF                                              ; Untyped                                 ;
; RAM_BLOCK_TYPE                      ; LUTRAM                                           ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS  ; DONT_CARE                                        ; Untyped                                 ;
; BYTE_SIZE                           ; 8                                                ; Untyped                                 ;
; WIDTH_BYTEENA                       ; 1                                                ; Untyped                                 ;
; DISABLE_LE_RAM_LIMIT_CHECK          ; OFF                                              ; Untyped                                 ;
; CBXI_PARAMETER                      ; dpram_aqt1                                       ; Untyped                                 ;
; AUTO_CARRY_CHAINS                   ; ON                                               ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                ; OFF                                              ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                 ; ON                                               ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS              ; OFF                                              ; IGNORE_CASCADE                          ;
+-------------------------------------+--------------------------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0 ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                           ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                        ;
; WIDTH_A                            ; 8                                             ; Untyped                                        ;
; WIDTHAD_A                          ; 10                                            ; Untyped                                        ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WIDTH_B                            ; 8                                             ; Untyped                                        ;
; WIDTHAD_B                          ; 10                                            ; Untyped                                        ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_CRAMS_47eddeb.hdl.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_ncv1                               ; Untyped                                        ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0 ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                           ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                 ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                        ;
; WIDTH_A                            ; 8                                             ; Untyped                                        ;
; WIDTHAD_A                          ; 10                                            ; Untyped                                        ;
; NUMWORDS_A                         ; 1024                                          ; Untyped                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                        ;
; WIDTH_B                            ; 8                                             ; Untyped                                        ;
; WIDTHAD_B                          ; 10                                            ; Untyped                                        ;
; NUMWORDS_B                         ; 1024                                          ; Untyped                                        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                        ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                        ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                        ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram1_CRAMS_47eddeb.hdl.mif ; Untyped                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                        ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                        ;
; CBXI_PARAMETER                     ; altsyncram_ocv1                               ; Untyped                                        ;
+------------------------------------+-----------------------------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_A                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                                          ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_VRAMS_5cb2872.hdl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_k9v1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_A                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                                          ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram1_VRAMS_5cb2872.hdl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_l9v1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_A                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                                          ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram2_VRAMS_5cb2872.hdl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_m9v1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_A                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                                          ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram3_VRAMS_5cb2872.hdl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_n9v1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_A                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                                          ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram4_VRAMS_5cb2872.hdl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_o9v1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0 ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; Parameter Name                     ; Value                                         ; Type                                              ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped                                           ;
; WIDTH_A                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_A                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_A                         ; 4096                                          ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped                                           ;
; WIDTH_B                            ; 8                                             ; Untyped                                           ;
; WIDTHAD_B                          ; 12                                            ; Untyped                                           ;
; NUMWORDS_B                         ; 4096                                          ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK0                                        ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped                                           ;
; BYTE_SIZE                          ; 8                                             ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                      ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped                                           ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram5_VRAMS_5cb2872.hdl.mif ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V                                     ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_p9v1                               ; Untyped                                           ;
+------------------------------------+-----------------------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0 ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                       ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                    ;
; WIDTH_A                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WIDTH_B                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_B                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_B                         ; 2048                                             ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                           ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_sev1                                  ; Untyped                                    ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0 ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                       ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                    ;
; WIDTH_A                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WIDTH_B                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_B                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_B                         ; 2048                                             ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                           ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_sev1                                  ; Untyped                                    ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                               ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                            ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                            ;
; TAP_DISTANCE   ; 8              ; Untyped                                                                                                                                                            ;
; WIDTH          ; 94             ; Untyped                                                                                                                                                            ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                            ;
; CBXI_PARAMETER ; shift_taps_nuv ; Untyped                                                                                                                                                            ;
+----------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                             ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                          ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                          ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                          ;
; WIDTH          ; 24             ; Untyped                                                                                                                          ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                          ;
; CBXI_PARAMETER ; shift_taps_buv ; Untyped                                                                                                                          ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ascal:ascal|altshift_taps:o_dcptv_rtl_0 ;
+----------------+----------------+--------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                   ;
+----------------+----------------+--------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                ;
; TAP_DISTANCE   ; 8              ; Untyped                                                ;
; WIDTH          ; 11             ; Untyped                                                ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                ;
; CBXI_PARAMETER ; shift_taps_tuu ; Untyped                                                ;
+----------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 4              ; Untyped                                                           ;
; WIDTH          ; 25             ; Untyped                                                           ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_uuu ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_out:vga_scaler_out|altshift_taps:din1_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                           ;
+----------------+----------------+----------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                        ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                        ;
; TAP_DISTANCE   ; 3              ; Untyped                                                        ;
; WIDTH          ; 32             ; Untyped                                                        ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                        ;
; CBXI_PARAMETER ; shift_taps_ruu ; Untyped                                                        ;
+----------------+----------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                             ;
; TAP_DISTANCE   ; 32             ; Untyped                                                                                                                                                             ;
; WIDTH          ; 40             ; Untyped                                                                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_rvv ; Untyped                                                                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                                                                ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                                                             ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                                                             ;
; TAP_DISTANCE   ; 31             ; Untyped                                                                                                                                                             ;
; WIDTH          ; 4              ; Untyped                                                                                                                                                             ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER ; shift_taps_auv ; Untyped                                                                                                                                                             ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:hdmi_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                       ;
; WIDTH_A                            ; 8                    ; Untyped                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 8                    ; Untyped                       ;
; WIDTHAD_B                          ; 12                   ; Untyped                       ;
; NUMWORDS_B                         ; 4096                 ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                        ;
; WIDTH_A                            ; 96                   ; Untyped                                                                                                        ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                                        ;
; NUMWORDS_A                         ; 648                  ; Untyped                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_B                            ; 96                   ; Untyped                                                                                                        ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                                        ;
; NUMWORDS_B                         ; 648                  ; Untyped                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_4an1      ; Untyped                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 324                  ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 324                  ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_g6n1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_A                         ; 324                  ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 24                   ; Untyped                                                                                                                    ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                                                    ;
; NUMWORDS_B                         ; 324                  ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_g6n1      ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_A                         ; 768                  ; Untyped                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                      ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                      ;
; NUMWORDS_B                         ; 768                  ; Untyped                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_2aj1      ; Untyped                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:vga_osd|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Untyped                      ;
; WIDTHAD_A                          ; 12                   ; Untyped                      ;
; NUMWORDS_A                         ; 4096                 ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 8                    ; Untyped                      ;
; WIDTHAD_B                          ; 12                   ; Untyped                      ;
; NUMWORDS_B                         ; 4096                 ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_i6k1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0 ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                         ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                      ;
; WIDTH_A                            ; 8                                                ; Untyped                                      ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                      ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WIDTH_B                            ; 8                                                ; Untyped                                      ;
; WIDTHAD_B                          ; 11                                               ; Untyped                                      ;
; NUMWORDS_B                         ; 2048                                             ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK0                                           ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_sev1                                  ; Untyped                                      ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0 ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                         ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                      ;
; WIDTH_A                            ; 8                                                ; Untyped                                      ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                      ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                      ;
; WIDTH_B                            ; 8                                                ; Untyped                                      ;
; WIDTHAD_B                          ; 11                                               ; Untyped                                      ;
; NUMWORDS_B                         ; 2048                                             ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK0                                           ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                      ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_sev1                                  ; Untyped                                      ;
+------------------------------------+--------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0 ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                       ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                    ;
; WIDTH_A                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WIDTH_B                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_B                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_B                         ; 2048                                             ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                           ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_sev1                                  ; Untyped                                    ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0 ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                       ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                    ;
; OPERATION_MODE                     ; DUAL_PORT                                        ; Untyped                                    ;
; WIDTH_A                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_A                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_A                         ; 2048                                             ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WIDTH_B                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_B                          ; 11                                               ; Untyped                                    ;
; NUMWORDS_B                         ; 2048                                             ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK0                                           ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK0                                           ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                         ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; INIT_FILE                          ; db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V                                        ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_sev1                                  ; Untyped                                    ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                     ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                     ;
; TAP_DISTANCE   ; 29             ; Untyped                                                                                                                     ;
; WIDTH          ; 10             ; Untyped                                                                                                                     ;
; POWER_UP_STATE ; DONT_CARE      ; Untyped                                                                                                                     ;
; CBXI_PARAMETER ; shift_taps_uvv ; Untyped                                                                                                                     ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                                                                              ;
; LPM_WIDTHD             ; 6              ; Untyped                                                                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                              ;
; CBXI_PARAMETER         ; lpm_divide_82m ; Untyped                                                                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                                       ;
+------------------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 34                                                                                                                                    ;
; Entity Instance                           ; ascal:ascal|altsyncram:i_mem[0].r[7]__1                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line0[0].r[7]__2                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line1[0].r[7]__3                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line2[0].r[7]__4                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; ascal:ascal|altsyncram:o_line3[0].r[7]__5                                                                                             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component                                                                          ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:mp_ram_7A_7B|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:mp_ram_6A_6B|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:mp_ram_5A_5B|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:mp_ram_3A_3B|altsyncram:altsyncram_component                                                                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component                                                                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 32768                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 32768                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component                                                                              ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|dpram:cp_ram_6P|altsyncram:altsyncram_component                                                                               ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 16384                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0                                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|altsyncram:RAM_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; osd:hdmi_osd|altsyncram:osd_buffer_rtl_0                                                                                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 96                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 648                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 96                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 648                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 324                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 324                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 324                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 24                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 324                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 768                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 768                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; osd:vga_osd|altsyncram:osd_buffer_rtl_0                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                             ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|altsyncram:RAM_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|altsyncram:RAM_rtl_0                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|altsyncram:RAM_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
; Entity Instance                           ; emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|altsyncram:RAM_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                          ;
;     -- WIDTH_B                            ; 8                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 2048                                                                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                                                               ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 8                                                                                                                                                    ;
; Entity Instance            ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                    ;
;     -- WIDTH               ; 94                                                                                                                                                   ;
; Entity Instance            ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0                                    ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                    ;
;     -- WIDTH               ; 24                                                                                                                                                   ;
; Entity Instance            ; ascal:ascal|altshift_taps:o_dcptv_rtl_0                                                                                                              ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 8                                                                                                                                                    ;
;     -- WIDTH               ; 11                                                                                                                                                   ;
; Entity Instance            ; scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0                                                                                                   ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 4                                                                                                                                                    ;
;     -- WIDTH               ; 25                                                                                                                                                   ;
; Entity Instance            ; vga_out:vga_scaler_out|altshift_taps:din1_rtl_0                                                                                                      ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 3                                                                                                                                                    ;
;     -- WIDTH               ; 32                                                                                                                                                   ;
; Entity Instance            ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 32                                                                                                                                                   ;
;     -- WIDTH               ; 40                                                                                                                                                   ;
; Entity Instance            ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 31                                                                                                                                                   ;
;     -- WIDTH               ; 4                                                                                                                                                    ;
; Entity Instance            ; emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0                                         ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                                                    ;
;     -- TAP_DISTANCE        ; 29                                                                                                                                                   ;
;     -- WIDTH               ; 10                                                                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R"                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; i_data       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_test       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_dbus       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_intn       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_m0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_m1         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_add8       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_add4       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_add2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_add1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_romclk     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_t11        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_io         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_prmout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_spkr[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; dout_oe_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cs_l      ; Input  ; Info     ; Stuck at GND                                                                        ;
; pin       ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr"               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; cur_op ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op" ;
+----------+-------+----------+--------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                            ;
+----------+-------+----------+--------------------------------------------------------------------+
; test_214 ; Input ; Info     ; Stuck at GND                                                       ;
+----------+-------+----------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Explicitly unconnected                                                                       ;
+----------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R"                                    ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; ct1          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ct2          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sample       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; left         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xleft[3..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xright[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacleft      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dacright     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu"                     ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; p_out[5..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; bcd_en    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rdy       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; abort_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ef        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; xf        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ml_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vp_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vda       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vpa       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; debug     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nmi_ack   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; o_cctr1n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_cctr2n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M" ;
+-------+-------+----------+---------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                 ;
+-------+-------+----------+---------------------------------------------------------+
; i_pfm ; Input ; Info     ; Stuck at GND                                            ;
+-------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P"                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; o_c0      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_c1      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_c2      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_vresn   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_bufclrn ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_vsck    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ck0n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_ck0     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_2hdln   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_h[2]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K"                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; i_spc   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_pfm   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_xp[7] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_2K" ;
+---------+-------+----------+--------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                ;
+---------+-------+----------+--------------------------------------------------------+
; i_hldan ; Input ; Info     ; Stuck at VCC                                           ;
; i_hldbn ; Input ; Info     ; Stuck at VCC                                           ;
+---------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSA" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; i_sl ; Input ; Info     ; Stuck at GND                                                           ;
; i_sr ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_PFSB" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; i_sl ; Input ; Info     ; Stuck at GND                                                           ;
; i_sr ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSA" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; i_sl ; Input ; Info     ; Stuck at GND                                                           ;
; i_sr ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSB" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; i_sl ; Input ; Info     ; Stuck at GND                                                           ;
; i_sr ; Input ; Info     ; Stuck at GND                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K" ;
+---------+-------+----------+--------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                ;
+---------+-------+----------+--------------------------------------------------------+
; i_hldan ; Input ; Info     ; Stuck at VCC                                           ;
; i_hldbn ; Input ; Info     ; Stuck at VCC                                           ;
+---------+-------+----------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU" ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                    ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+
; c_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+----------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K"                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ipl_autovector   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; berr             ; Input  ; Info     ; Stuck at GND                                                                        ;
; addr_out[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clr_berr         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regin_out        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cacr_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vbr_out          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E"                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clkena_ext ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ipl[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; addr[21]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; addr[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cpusel[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpusel[0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nrstout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|FPGA_GAUNTLET:gauntlet"                                                                                                                                                           ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_slap_type ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (7 bits) it drives.  The 25 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; o_leds      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_csync     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; o_gp_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; o_mp_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; o_ap_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:cp_ram_6P"   ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected ;
; q_a      ; Output ; Info     ; Explicitly unconnected ;
; enable_b ; Input  ; Info     ; Explicitly unconnected ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected ;
; data_b   ; Input  ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:ap_ram_16R"  ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected ;
; q_a      ; Output ; Info     ; Explicitly unconnected ;
; enable_b ; Input  ; Info     ; Explicitly unconnected ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected ;
; data_b   ; Input  ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:ap_ram_16S"  ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected ;
; q_a      ; Output ; Info     ; Explicitly unconnected ;
; enable_b ; Input  ; Info     ; Explicitly unconnected ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected ;
; data_b   ; Input  ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:mp_ram_3A_3B" ;
+----------+--------+----------+-------------------------+
; Port     ; Type   ; Severity ; Details                 ;
+----------+--------+----------+-------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected  ;
; q_a      ; Output ; Info     ; Explicitly unconnected  ;
; enable_b ; Input  ; Info     ; Explicitly unconnected  ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected  ;
; data_b   ; Input  ; Info     ; Explicitly unconnected  ;
+----------+--------+----------+-------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:mp_ram_5A_5B" ;
+----------+--------+----------+-------------------------+
; Port     ; Type   ; Severity ; Details                 ;
+----------+--------+----------+-------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected  ;
; q_a      ; Output ; Info     ; Explicitly unconnected  ;
; enable_b ; Input  ; Info     ; Explicitly unconnected  ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected  ;
; data_b   ; Input  ; Info     ; Explicitly unconnected  ;
+----------+--------+----------+-------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:mp_ram_6A_6B" ;
+----------+--------+----------+-------------------------+
; Port     ; Type   ; Severity ; Details                 ;
+----------+--------+----------+-------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected  ;
; q_a      ; Output ; Info     ; Explicitly unconnected  ;
; enable_b ; Input  ; Info     ; Explicitly unconnected  ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected  ;
; data_b   ; Input  ; Info     ; Explicitly unconnected  ;
+----------+--------+----------+-------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:mp_ram_7A_7B" ;
+----------+--------+----------+-------------------------+
; Port     ; Type   ; Severity ; Details                 ;
+----------+--------+----------+-------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected  ;
; q_a      ; Output ; Info     ; Explicitly unconnected  ;
; enable_b ; Input  ; Info     ; Explicitly unconnected  ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected  ;
; data_b   ; Input  ; Info     ; Explicitly unconnected  ;
+----------+--------+----------+-------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:mp_ram_10A_10B" ;
+----------+--------+----------+---------------------------+
; Port     ; Type   ; Severity ; Details                   ;
+----------+--------+----------+---------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected    ;
; q_a      ; Output ; Info     ; Explicitly unconnected    ;
; enable_b ; Input  ; Info     ; Explicitly unconnected    ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected    ;
; data_b   ; Input  ; Info     ; Explicitly unconnected    ;
+----------+--------+----------+---------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|dpram:mp_ram_9A_9B" ;
+----------+--------+----------+-------------------------+
; Port     ; Type   ; Severity ; Details                 ;
+----------+--------+----------+-------------------------+
; enable_a ; Input  ; Info     ; Explicitly unconnected  ;
; q_a      ; Output ; Info     ; Explicitly unconnected  ;
; enable_b ; Input  ; Info     ; Explicitly unconnected  ;
; wren_b   ; Input  ; Info     ; Explicitly unconnected  ;
; data_b   ; Input  ; Info     ; Explicitly unconnected  ;
+----------+--------+----------+-------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|sdram:sdram"        ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; sdram_clk ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|hps_io:hps_io"                                                                                                                                                    ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                   ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; EXT_BUS              ; Bidir  ; Info     ; Explicitly unconnected                                                                                                                                    ;
; conf_str[1819..1817] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1810..1808] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1787..1785] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1771..1770] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1749..1747] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1745..1744] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1741..1739] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1737..1736] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1731..1730] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1725..1723] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1721..1720] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1715..1712] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1709..1707] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1701..1699] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1691..1690] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1678..1676] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1673..1672] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1670..1668] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1662..1661] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1654..1653] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1649..1648] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1646..1644] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1630..1628] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1622..1621] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1614..1612] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1606..1605] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1598..1597] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1595..1592] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1587..1586] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1579..1576] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1574..1572] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1566..1565] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1558..1557] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1554..1552] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1550..1549] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1542..1541] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1539..1537] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1534..1533] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1526..1525] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1523..1522] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1515..1514] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1506..1505] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1502..1500] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1494..1493] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1491..1490] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1486..1485] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1483..1482] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1465..1464] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1462..1461] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1457..1456] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1454..1452] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1446..1445] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1438..1437] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1430..1429] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1427..1425] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1419..1418] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1412..1411] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1409..1408] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1385..1384] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1381..1380] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1372..1370] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1363..1362] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1356..1355] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1353..1352] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1329..1328] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1325..1324] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1316..1314] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1309..1307] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1305..1304] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1299..1296] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1293..1292] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1289..1288] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1285..1284] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1275..1274] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1265..1264] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1262..1261] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1257..1256] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1254..1253] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1246..1245] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1243..1241] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1238..1237] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1230..1229] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1227..1224] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1222..1220] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1214..1213] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1206..1205] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1203..1202] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1198..1197] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1190..1188] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1170..1169] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1166..1163] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1155..1154] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1147..1145] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1142..1141] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1139..1136] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1134..1133] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1131..1129] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1126..1125] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1115..1114] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1093..1092] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1086..1083] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1075..1074] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1065..1064] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1037..1036] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1029..1028] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1011..1010] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1001..1000] ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[973..972]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[965..964]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[947..946]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[937..936]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[909..908]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[906..904]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[901..900]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[885..883]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[881..880]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[875..874]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[869..867]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[865..864]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[837..835]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[833..832]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[827..826]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[821..819]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[817..816]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[811..808]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[805..804]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[802..800]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[795..794]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[785..784]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[782..781]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[774..772]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[766..764]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[762..761]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[758..757]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[750..749]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[745..744]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[742..741]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[731..730]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[723..720]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[718..717]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[714..713]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[710..709]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[706..705]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[699..698]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[691..688]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[686..685]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[683..681]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[677..675]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[673..672]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[661..660]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[651..650]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[638..637]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[630..628]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[625..624]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[622..621]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[614..612]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[605..603]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[601..600]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[589..588]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[579..578]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[566..564]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[558..556]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[550..548]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[542..541]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[539..536]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[534..533]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[531..529]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[525..524]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[515..514]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[502..500]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[494..492]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[486..484]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[478..477]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[475..472]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[470..469]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[467..465]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[461..460]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[451..450]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[438..436]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[430..428]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[422..420]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[414..413]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[411..408]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[406..405]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[403..401]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[397..396]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[393..392]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[387..386]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[374..372]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[366..364]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[358..356]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[350..349]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[347..344]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[342..341]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[339..337]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[333..332]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[323..322]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[313..312]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[310..309]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[307..304]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[302..301]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[294..293]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[291..289]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[283..282]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[274..273]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[265..264]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[262..260]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[254..253]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[246..244]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[238..236]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[229..227]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[225..224]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[222..221]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[214..213]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[211..209]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[203..202]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[187..186]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[171..170]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[164..163]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[155..154]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[148..147]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[139..138]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[123..122]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[113..112]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[110..108]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[102..101]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[94..92]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[86..84]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[77..75]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[73..72]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[66..65]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[59..58]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[54..52]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[50..49]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[45..44]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[37..36]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[29..28]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[21..20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[13..12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[5..4]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1829..1825] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1823..1822] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1816..1815] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1813..1811] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1805..1801] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1789..1788] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1784..1783] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1777..1775] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1773..1772] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1769..1767] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1765..1763] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1753..1750] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1743..1742] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1735..1734] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1727..1726] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1717..1716] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1711..1710] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1706..1702] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1698..1697] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1695..1694] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1689..1687] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1685..1681] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1675..1674] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1667..1663] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1660..1659] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1652..1650] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1641..1638] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1636..1631] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1627..1626] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1624..1623] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1620..1617] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1609..1607] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1602..1601] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1591..1590] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1585..1583] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1581..1580] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1571..1570] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1568..1567] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1562..1561] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1556..1555] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1546..1545] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1536..1535] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1532..1529] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1521..1518] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1513..1511] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1509..1507] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1504..1503] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1489..1487] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1481..1478] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1476..1471] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1467..1466] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1460..1458] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1451..1450] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1448..1447] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1444..1443] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1436..1435] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1424..1422] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1417..1415] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1405..1401] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1395..1394] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1392..1391] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1389..1386] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1383..1382] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1379..1377] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1367..1366] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1361..1359] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1349..1345] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1339..1338] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1336..1335] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1333..1330] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1327..1326] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1323..1322] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1320..1319] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1311..1310] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1301..1300] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1295..1294] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1291..1290] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1287..1286] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1279..1278] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1273..1271] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1267..1266] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1260..1258] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1252..1249] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1240..1239] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1236..1235] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1233..1231] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1212..1210] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1208..1207] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1201..1199] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1196..1195] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1187..1186] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1184..1182] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1180..1175] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1173..1171] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1168..1167] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1162..1158] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1153..1151] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1149..1148] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1144..1143] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1128..1127] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1124..1123] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1119..1118] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1113..1111] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1109..1108] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1106..1103] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1099..1097] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1095..1094] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1091..1090] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1088..1087] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1082..1078] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1073..1071] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1069..1066] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1059..1058] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1056..1055] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1049..1046] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1044..1038] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1035..1034] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1032..1030] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1023..1022] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1020..1019] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1015..1014] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1009..1007] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1005..1002] ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[995..994]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[992..991]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[985..982]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[980..974]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[967..966]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[963..958]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[956..955]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[951..950]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[945..943]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[941..938]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[931..930]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[928..927]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[921..918]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[916..910]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[903..902]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[895..894]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[892..891]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[887..886]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[879..878]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[871..870]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[861..859]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[857..855]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[853..852]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[850..849]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[843..838]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[831..830]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[823..822]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[813..812]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[807..806]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[799..798]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[793..791]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[787..786]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[780..779]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[771..770]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[768..767]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[760..759]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[754..753]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[748..746]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[740..739]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[735..734]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[729..727]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[725..724]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[716..715]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[712..711]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[708..707]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[704..702]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[697..695]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[693..692]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[680..678]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[667..666]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[664..662]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[659..654]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[649..647]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[643..642]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[640..639]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[636..635]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[627..626]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[620..619]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[609..606]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[597..596]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[592..590]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[587..585]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[583..582]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[577..575]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[573..570]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[568..567]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[553..551]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[545..543]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[528..526]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[523..521]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[519..518]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[513..511]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[509..506]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[504..503]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[489..487]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[481..479]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[464..462]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[459..458]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[456..454]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[449..447]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[445..442]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[440..439]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[425..423]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[417..415]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[400..398]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[395..394]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[391..390]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[385..383]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[381..378]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[376..375]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[361..359]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[353..351]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[336..334]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[329..326]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[321..319]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[317..314]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[298..297]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[288..286]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[281..279]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[272..271]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[267..266]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[257..255]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[252..249]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[243..242]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[240..239]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[233..230]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[216..215]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[208..206]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[201..199]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[197..193]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[191..190]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[185..183]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[181..178]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[176..174]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[169..167]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[162..158]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[153..151]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[146..145]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[143..142]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[137..135]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[131..130]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[128..126]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[121..119]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[115..114]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[105..103]   ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[100..97]    ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[91..90]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[88..87]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[81..78]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[64..62]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[57..55]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[48..46]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[43..42]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[40..38]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[35..33]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[31..30]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[27..25]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[23..22]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[19..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[16..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[11..10]     ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[8..6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1831]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1830]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1824]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1821]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1820]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1814]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1807]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1806]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1800]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1799]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1798]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1797]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1796]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1795]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1794]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1793]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1792]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1791]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1790]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1782]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1781]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1780]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1779]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1778]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1774]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1766]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1762]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1761]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1760]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1759]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1758]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1757]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1756]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1755]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1754]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1746]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1738]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1733]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1732]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1729]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1728]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1722]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1719]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1718]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1696]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1693]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1692]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1686]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1680]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1679]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1671]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1658]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1657]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1656]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1655]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1647]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1643]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1642]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1637]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1625]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1616]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1615]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1611]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1610]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1604]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1603]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1600]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1599]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1596]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1589]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1588]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1582]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1575]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1569]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1564]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1563]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1560]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1559]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1551]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1548]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1547]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1544]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1543]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1540]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1528]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1527]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1524]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1517]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1516]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1510]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1499]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1498]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1497]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1496]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1495]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1492]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1484]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1477]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1470]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1469]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1468]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1463]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1455]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1449]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1442]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1441]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1440]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1439]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1434]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1433]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1432]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1431]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1428]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1421]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1420]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1414]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1413]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1410]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1407]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1406]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1400]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1399]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1398]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1397]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1396]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1393]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1390]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1376]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1375]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1374]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1373]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1369]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1368]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1365]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1364]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1358]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1357]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1354]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1351]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1350]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1344]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1343]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1342]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1341]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1340]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1337]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1334]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1321]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1318]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1317]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1313]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1312]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1306]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1303]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1302]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1283]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1282]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1281]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1280]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1277]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1276]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1270]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1269]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1268]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1263]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1255]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1248]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1247]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1244]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1234]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1228]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1223]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1219]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1218]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1217]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1216]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1215]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1209]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1204]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1194]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1193]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1192]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1191]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1185]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1181]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1174]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1157]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1156]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1150]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1140]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1135]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1132]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1122]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1121]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1120]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1117]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1116]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1110]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1107]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1102]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1101]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1100]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1096]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1089]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1077]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1076]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1070]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1063]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1062]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1061]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1060]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1057]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1054]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1053]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1052]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1051]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1050]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1045]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1033]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1027]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1026]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1025]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1024]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1021]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1018]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1017]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1016]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1013]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[1012]       ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[1006]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[999]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[998]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[997]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[996]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[993]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[990]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[989]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[988]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[987]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[986]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[981]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[971]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[970]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[969]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[968]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[957]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[954]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[953]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[952]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[949]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[948]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[942]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[935]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[934]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[933]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[932]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[929]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[926]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[925]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[924]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[923]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[922]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[917]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[907]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[899]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[898]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[897]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[896]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[893]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[890]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[889]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[888]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[882]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[877]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[876]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[873]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[872]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[866]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[863]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[862]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[858]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[854]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[851]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[848]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[847]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[846]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[845]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[844]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[834]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[829]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[828]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[825]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[824]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[818]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[815]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[814]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[803]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[797]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[796]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[790]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[789]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[788]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[783]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[778]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[777]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[776]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[775]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[769]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[763]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[756]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[755]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[752]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[751]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[743]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[738]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[737]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[736]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[733]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[732]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[726]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[719]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[701]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[700]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[694]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[687]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[684]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[674]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[671]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[670]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[669]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[668]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[665]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[653]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[652]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[646]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[645]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[644]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[641]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[634]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[633]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[632]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[631]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[623]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[618]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[617]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[616]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[615]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[611]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[610]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[602]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[599]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[598]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[595]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[594]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[593]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[584]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[581]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[580]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[574]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[569]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[563]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[562]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[561]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[560]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[559]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[555]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[554]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[547]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[546]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[540]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[535]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[532]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[520]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[517]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[516]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[510]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[505]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[499]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[498]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[497]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[496]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[495]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[491]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[490]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[483]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[482]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[476]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[471]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[468]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[457]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[453]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[452]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[446]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[441]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[435]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[434]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[433]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[432]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[431]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[427]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[426]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[419]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[418]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[412]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[407]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[404]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[389]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[388]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[382]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[377]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[371]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[370]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[369]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[368]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[367]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[363]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[362]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[355]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[354]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[348]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[343]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[340]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[331]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[330]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[325]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[324]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[318]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[311]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[308]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[303]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[300]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[299]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[296]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[295]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[292]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[285]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[284]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[278]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[277]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[276]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[275]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[270]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[269]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[268]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[263]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[259]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[258]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[248]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[247]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[241]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[235]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[234]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[226]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[223]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[220]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[219]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[218]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[217]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[212]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[205]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[204]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[198]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[192]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[189]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[188]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[182]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[177]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[173]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[172]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[166]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[165]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[157]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[156]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[150]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[149]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[144]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[141]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[140]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[134]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[133]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[132]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[129]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[125]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[124]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[118]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[117]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[116]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[111]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[107]        ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[106]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[96]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[95]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[89]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[83]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[82]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[74]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[71]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[70]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[69]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[68]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[67]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[61]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[60]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[51]         ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[41]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[32]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[24]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[9]          ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; conf_str[3]          ; Input  ; Info     ; Stuck at GND                                                                                                                                              ;
; conf_str[2]          ; Input  ; Info     ; Stuck at VCC                                                                                                                                              ;
; buttons[0]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; status               ; Output ; Warning  ; Output or bidir port (64 bits) is wider than the port expression (32 bits) it drives; bit(s) "status[63..32]" have no fanouts                             ;
; status[31..10]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; status[2..1]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; status[38]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; status_menumask      ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "status_menumask[15..2]" will be connected to GND. ;
; ioctl_addr           ; Output ; Warning  ; Output or bidir port (27 bits) is wider than the port expression (25 bits) it drives; bit(s) "ioctl_addr[26..25]" have no fanouts                         ;
; ioctl_index          ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (8 bits) it drives; bit(s) "ioctl_index[15..8]" have no fanouts                          ;
; joystick_0           ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "joystick_0[31..16]" have no fanouts                         ;
; joystick_0[15..10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; joystick_1           ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "joystick_1[31..16]" have no fanouts                         ;
; joystick_1[15..10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; joystick_2           ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "joystick_2[31..16]" have no fanouts                         ;
; joystick_2[15..9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; joystick_3           ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (16 bits) it drives; bit(s) "joystick_3[31..16]" have no fanouts                         ;
; joystick_3[15..9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                       ;
; joystick_4           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; joystick_5           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; joystick_analog_0    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; joystick_analog_1    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; joystick_analog_2    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; joystick_analog_3    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; joystick_analog_4    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; joystick_analog_5    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; paddle_0             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; paddle_1             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; paddle_2             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; paddle_3             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; paddle_4             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; paddle_5             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; spinner_0            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; spinner_1            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; spinner_2            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; spinner_3            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; spinner_4            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; spinner_5            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; status_in            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; status_set           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; info_req             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; info                 ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; new_vmode            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; img_mounted          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; img_readonly         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; img_size             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; sd_lba               ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; sd_rd                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; sd_wr                ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; sd_ack               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; sd_buff_addr         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; sd_buff_dout         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; sd_buff_din          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; sd_buff_wr           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; sd_req_type          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ioctl_upload         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ioctl_din            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ioctl_rd             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ioctl_file_ext       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; sdram_sz             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; RTC                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; TIMESTAMP            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; uart_mode            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; uart_speed           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ps2_kbd_clk_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ps2_kbd_data_out     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ps2_kbd_clk_in       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ps2_kbd_data_in      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ps2_kbd_led_status   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ps2_kbd_led_use      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ps2_mouse_clk_out    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ps2_mouse_data_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ps2_mouse_clk_in     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ps2_mouse_data_in    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.              ;
; ps2_mouse            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
; ps2_mouse_ext        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x"                                                         ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mono ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer"                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; R    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; G    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; B    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "emu:emu|pll:pll" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; rst  ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "emu:emu"                                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                             ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+
; HPS_BUS[35] ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ADC_BUS[2]  ; Bidir ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_2" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; z    ; Input ; Info     ; Stuck at GND                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_out:audio_out|spdif:toslink"                                                                               ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; sample_req_o ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_audio:pll_audio"                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rst     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; rst[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_out"                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_out:vga_scaler_out"                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[17..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[9..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dout[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:vga_osd"                                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; de_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:hdmi_osd"                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; osd_status ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_config:hdmi_config|i2c:i2c_av"                                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; I2C_ADDR[5..3] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_ADDR[2..1] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[6]    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_ADDR[0]    ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; I2C_WLEN       ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; READ           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; I2C_RDATA      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_cfg:pll_cfg"                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; mgmt_read     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; mgmt_read[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; mgmt_readdata ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+---------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_umuldiv:ar_muldiv"                                                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; result    ; Output ; Warning  ; Output or bidir port (24 bits) is wider than the port expression (12 bits) it drives; bit(s) "result[23..12]" have no fanouts ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ascal:ascal"                                                                                                                                                                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity         ; Details                                                                                                                                                                             ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; run          ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; run[-1]      ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; freeze       ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; freeze[-1]   ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; iauto        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; iauto[-1]    ; Input  ; Info             ; Stuck at VCC                                                                                                                                                                        ;
; himin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; himax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; himax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimin        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimin[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; vimax        ; Input  ; Warning          ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; vimax[11..0] ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_vbl        ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; mode         ; Input  ; Critical Warning ; Can't connect array with 4 elements in array dimension 1 to port with 5 elements in the same dimension                                                                              ;
; mode[1..0]   ; Input  ; Info             ; Stuck at GND                                                                                                                                                                        ;
; o_border     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal1_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal_n        ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_clk     ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dw      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_dr      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; pal2_a       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; pal2_wr      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
; i_hdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; i_vdmax      ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                            ;
; format       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                        ;
+--------------+--------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_svc:ddr_svc"                                                                                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; ram_bcnt[7]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch0_burst[7..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch0_burst[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_burst[6..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; ch1_burst[7]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ch1_data[63..56] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ch1_data[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sysmem_lite:sysmem"                                                                                                                                       ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                                                                                                      ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset_hps_warm_req ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mcp23009:mcp23009|i2c:i2c"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; I2C_ADDR[4..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[6]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; I2C_ADDR[5]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_WLEN        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; I2C_RDATA[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; I2C_RDATA[6]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+--------------------------------------------+--------+
; Type                                       ; Count  ;
+--------------------------------------------+--------+
; arriav_clkselect                           ; 1      ;
; arriav_ddio_out                            ; 1      ;
; arriav_ff                                  ; 41195  ;
;     CLR                                    ; 134    ;
;     CLR SCLR                               ; 2      ;
;     ENA                                    ; 31374  ;
;     ENA CLR                                ; 1604   ;
;     ENA CLR SCLR                           ; 50     ;
;     ENA CLR SCLR SLD                       ; 21     ;
;     ENA CLR SLD                            ; 32     ;
;     ENA SCLR                               ; 2446   ;
;     ENA SCLR SLD                           ; 385    ;
;     ENA SLD                                ; 1449   ;
;     SCLR                                   ; 696    ;
;     SLD                                    ; 243    ;
;     plain                                  ; 2759   ;
; arriav_hps_interface_boot_from_fpga        ; 1      ;
; arriav_hps_interface_clocks_resets         ; 1      ;
; arriav_hps_interface_dbg_apb               ; 1      ;
; arriav_hps_interface_fpga2hps              ; 1      ;
; arriav_hps_interface_fpga2sdram            ; 1      ;
; arriav_hps_interface_hps2fpga              ; 1      ;
; arriav_hps_interface_interrupts            ; 1      ;
; arriav_hps_interface_mpu_general_purpose   ; 1      ;
; arriav_hps_interface_peripheral_i2c        ; 1      ;
; arriav_hps_interface_peripheral_spi_master ; 1      ;
; arriav_hps_interface_peripheral_uart       ; 1      ;
; arriav_hps_interface_tpiu_trace            ; 1      ;
; arriav_io_obuf                             ; 66     ;
; arriav_lcell_comb                          ; 33064  ;
;     arith                                  ; 5529   ;
;         0 data inputs                      ; 125    ;
;         1 data inputs                      ; 2416   ;
;         2 data inputs                      ; 1623   ;
;         3 data inputs                      ; 515    ;
;         4 data inputs                      ; 412    ;
;         5 data inputs                      ; 438    ;
;     extend                                 ; 4005   ;
;         7 data inputs                      ; 4005   ;
;     normal                                 ; 22186  ;
;         0 data inputs                      ; 3      ;
;         1 data inputs                      ; 891    ;
;         2 data inputs                      ; 2367   ;
;         3 data inputs                      ; 2420   ;
;         4 data inputs                      ; 3425   ;
;         5 data inputs                      ; 3328   ;
;         6 data inputs                      ; 9752   ;
;     shared                                 ; 1344   ;
;         0 data inputs                      ; 93     ;
;         1 data inputs                      ; 250    ;
;         2 data inputs                      ; 725    ;
;         3 data inputs                      ; 267    ;
;         4 data inputs                      ; 9      ;
; arriav_mac                                 ; 65     ;
; arriav_mlab_cell                           ; 128    ;
; boundary_port                              ; 145    ;
; cyclonev_fractional_pll                    ; 1      ;
; cyclonev_pll_output_counter                ; 1      ;
; cyclonev_pll_reconfig                      ; 1      ;
; cyclonev_pll_refclk_select                 ; 1      ;
; generic_pll                                ; 6      ;
; stratixv_ram_block                         ; 1056   ;
;                                            ;        ;
; Max LUT depth                              ; 27.70  ;
; Average LUT depth                          ; 4.60   ;
+--------------------------------------------+--------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:07:56     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Standard Edition
    Info: Processing started: Fri Dec 24 10:01:33 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Arcade-Gauntlet -c Arcade-Gauntlet
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi.v
    Info (12023): Found entity 1: pll_hdmi File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_hdmi/pll_hdmi_0002.v
    Info (12023): Found entity 1: pll_hdmi_0002 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi/pll_hdmi_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio.v
    Info (12023): Found entity 1: pll_audio File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_audio/pll_audio_0002.v
    Info (12023): Found entity 1: pll_audio_0002 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio/pll_audio_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg.v
    Info (12023): Found entity 1: pll_cfg File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/pll_cfg/altera_pll_reconfig_top.v
    Info (12023): Found entity 1: altera_pll_reconfig_top File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_top.v Line: 16
Info (12021): Found 6 design units, including 6 entities, in source file sys/pll_cfg/altera_pll_reconfig_core.v
    Info (12023): Found entity 1: altera_pll_reconfig_core File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 16
    Info (12023): Found entity 2: self_reset File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1691
    Info (12023): Found entity 3: dprio_mux File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1739
    Info (12023): Found entity 4: fpll_dprio_init File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1789
    Info (12023): Found entity 5: dyn_phase_shift File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1884
    Info (12023): Found entity 6: generic_lcell_comb File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2112
Info (12021): Found 3 design units, including 3 entities, in source file sys/sys_top.v
    Info (12023): Found entity 1: sys_top File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 22
    Info (12023): Found entity 2: sync_fix File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1628
    Info (12023): Found entity 3: csync File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1662
Info (12021): Found 2 design units, including 1 entities, in source file sys/ascal.vhd
    Info (12022): Found design unit 1: ascal-rtl File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd Line: 259
    Info (12023): Found entity 1: ascal File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd Line: 114
Info (12021): Found 2 design units, including 1 entities, in source file sys/pll_hdmi_adj.vhd
    Info (12022): Found design unit 1: pll_hdmi_adj-rtl File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi_adj.vhd Line: 53
    Info (12023): Found entity 1: pll_hdmi_adj File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi_adj.vhd Line: 21
Info (12021): Found 3 design units, including 3 entities, in source file sys/math.sv
    Info (12023): Found entity 1: sys_udiv File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/math.sv Line: 3
    Info (12023): Found entity 2: sys_umul File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/math.sv Line: 46
    Info (12023): Found entity 3: sys_umuldiv File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/math.sv Line: 85
Info (12021): Found 5 design units, including 5 entities, in source file sys/hq2x.sv
    Info (12023): Found entity 1: Hq2x File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 13
    Info (12023): Found entity 2: hq2x_in File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 226
    Info (12023): Found entity 3: hq2x_buf File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 250
    Info (12023): Found entity 4: DiffCheck File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 271
    Info (12023): Found entity 5: Blend File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 298
Info (12021): Found 1 design units, including 1 entities, in source file sys/scandoubler.v
    Info (12023): Found entity 1: scandoubler File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/scandoubler.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/scanlines.v
    Info (12023): Found entity 1: scanlines File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/scanlines.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_cleaner.sv
    Info (12023): Found entity 1: video_cleaner File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_cleaner.sv Line: 12
    Info (12023): Found entity 2: s_fix File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_cleaner.sv Line: 72
Info (12021): Found 2 design units, including 2 entities, in source file sys/gamma_corr.sv
    Info (12023): Found entity 1: gamma_corr File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/gamma_corr.sv Line: 1
    Info (12023): Found entity 2: gamma_fast File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/gamma_corr.sv Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file sys/video_mixer.sv
    Info (12023): Found entity 1: video_mixer File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_mixer.sv Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file sys/video_freak.sv
    Info (12023): Found entity 1: video_freak File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_freak.sv Line: 16
    Info (12023): Found entity 2: video_scale_int File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_freak.sv Line: 141
Info (12021): Found 2 design units, including 2 entities, in source file sys/arcade_video.v
    Info (12023): Found entity 1: arcade_video File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/arcade_video.v Line: 29
    Info (12023): Found entity 2: screen_rotate File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/arcade_video.v Line: 163
Info (12021): Found 1 design units, including 1 entities, in source file sys/osd.v
    Info (12023): Found entity 1: osd File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/osd.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sys/vga_out.sv
    Info (12023): Found entity 1: vga_out File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/vga_out.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2c.v
    Info (12023): Found entity 1: i2c File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/i2c.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/alsa.sv
    Info (12023): Found entity 1: alsa File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/alsa.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file sys/i2s.v
    Info (12023): Found entity 1: i2s File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/i2s.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/spdif.v
    Info (12023): Found entity 1: spdif File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/spdif.v Line: 33
Info (12021): Found 2 design units, including 2 entities, in source file sys/audio_out.v
    Info (12023): Found entity 1: audio_out File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 2
    Info (12023): Found entity 2: aud_mix_top File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 258
Info (12021): Found 3 design units, including 3 entities, in source file sys/iir_filter.v
    Info (12023): Found entity 1: IIR_filter File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/iir_filter.v Line: 22
    Info (12023): Found entity 2: iir_filter_tap File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/iir_filter.v Line: 148
    Info (12023): Found entity 3: DC_blocker File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/iir_filter.v Line: 189
Info (12021): Found 2 design units, including 2 entities, in source file sys/ltc2308.sv
    Info (12023): Found entity 1: ltc2308 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ltc2308.sv Line: 28
    Info (12023): Found entity 2: ltc2308_tape File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ltc2308.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file sys/sigma_delta_dac.v
    Info (12023): Found entity 1: sigma_delta_dac File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sigma_delta_dac.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sys/mt32pi.sv
    Info (12023): Found entity 1: mt32pi File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/mt32pi.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sys/hdmi_config.sv
    Info (12023): Found entity 1: hdmi_config File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hdmi_config.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sys/mcp23009.sv
    Info (12023): Found entity 1: mcp23009 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/mcp23009.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sys/f2sdram_safe_terminator.sv
    Info (12023): Found entity 1: f2sdram_safe_terminator File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/f2sdram_safe_terminator.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file sys/ddr_svc.sv
    Info (12023): Found entity 1: ddr_svc File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ddr_svc.sv Line: 23
Info (12021): Found 2 design units, including 2 entities, in source file sys/sysmem.sv
    Info (12023): Found entity 1: sysmem_lite File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sysmem.sv Line: 2
    Info (12023): Found entity 2: sysmem_HPS_fpga_interfaces File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sysmem.sv Line: 241
Info (12021): Found 1 design units, including 1 entities, in source file sys/sd_card.sv
    Info (12023): Found entity 1: sd_card File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sd_card.sv Line: 28
Info (12021): Found 3 design units, including 3 entities, in source file sys/hps_io.v
    Info (12023): Found entity 1: hps_io File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hps_io.v Line: 28
    Info (12023): Found entity 2: ps2_device File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hps_io.v Line: 651
    Info (12023): Found entity 3: video_calc File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hps_io.v Line: 794
Info (12021): Found 1 design units, including 1 entities, in source file arcade-gauntlet.sv
    Info (12023): Found entity 1: emu File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51.v
    Info (12023): Found entity 1: jt51 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_acc.v
    Info (12023): Found entity 1: jt51_acc File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_acc.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_csr_ch.v
    Info (12023): Found entity 1: jt51_csr_ch File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_csr_ch.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_csr_op.v
    Info (12023): Found entity 1: jt51_csr_op File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_csr_op.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_eg.v
    Info (12023): Found entity 1: jt51_eg File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_eg.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_exp2lin.v
    Info (12023): Found entity 1: jt51_exp2lin File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exp2lin.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_exprom.v
    Info (12023): Found entity 1: jt51_exprom File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exprom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_kon.v
    Info (12023): Found entity 1: jt51_kon File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_kon.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_lfo.v
    Info (12023): Found entity 1: jt51_lfo File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_lfo_lfsr.v
    Info (12023): Found entity 1: jt51_lfo_lfsr File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo_lfsr.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_lin2exp.v
    Info (12023): Found entity 1: jt51_lin2exp File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lin2exp.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_mmr.v
    Info (12023): Found entity 1: jt51_mmr File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_mmr.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_mod.v
    Info (12023): Found entity 1: jt51_mod File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_mod.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_noise.v
    Info (12023): Found entity 1: jt51_noise File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_noise.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_noise_lfsr.v
    Info (12023): Found entity 1: jt51_noise_lfsr File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_noise_lfsr.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_op.v
    Info (12023): Found entity 1: jt51_op File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_pg.v
    Info (12023): Found entity 1: jt51_pg File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pg.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_phinc_rom.v
    Info (12023): Found entity 1: jt51_phinc_rom File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phinc_rom.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_phrom.v
    Info (12023): Found entity 1: jt51_phrom File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phrom.v Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_pm.v
    Info (12023): Found entity 1: jt51_pm File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pm.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_reg.v
    Info (12023): Found entity 1: jt51_reg File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file rtl/lib/jt51/jt51_sh.v
    Info (12023): Found entity 1: jt51_sh File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_sh.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file rtl/lib/jt51/jt51_timers.v
    Info (12023): Found entity 1: jt51_timers File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_timers.v Line: 21
    Info (12023): Found entity 2: jt51_timer File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_timers.v Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file rtl/lib/pokey.vhd
    Info (12022): Found design unit 1: POKEY-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 67
    Info (12023): Found entity 1: POKEY File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 49
Info (12021): Found 2 design units, including 1 entities, in source file rtl/lib/t65/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65.vhd Line: 163
    Info (12023): Found entity 1: T65 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65.vhd Line: 130
Info (12021): Found 2 design units, including 1 entities, in source file rtl/lib/t65/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_ALU.vhd Line: 70
    Info (12023): Found entity 1: T65_ALU File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_ALU.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file rtl/lib/t65/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_MCode.vhd Line: 92
    Info (12023): Found entity 1: T65_MCode File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_MCode.vhd Line: 58
Info (12021): Found 2 design units, including 0 entities, in source file rtl/lib/t65/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_Pack.vhd Line: 55
    Info (12022): Found design unit 2: T65_Pack-body File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65_Pack.vhd Line: 154
Info (12021): Found 2 design units, including 1 entities, in source file rtl/lib/tg68k/tg68k_alu.vhd
    Info (12022): Found design unit 1: TG68K_ALU-logic File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_ALU.vhd Line: 79
    Info (12023): Found entity 1: TG68K_ALU File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_ALU.vhd Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file rtl/lib/tg68k/tg68k_pack.vhd
    Info (12022): Found design unit 1: TG68K_Pack File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_Pack.vhd Line: 26
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/lib/TG68K/TG68KdotC_Kernel.vhd(182) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68KdotC_Kernel.vhd Line: 182
Info (12021): Found 2 design units, including 1 entities, in source file rtl/lib/tg68k/tg68kdotc_kernel.vhd
    Info (12022): Found design unit 1: TG68KdotC_Kernel-logic File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68KdotC_Kernel.vhd Line: 138
    Info (12023): Found entity 1: TG68KdotC_Kernel File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68KdotC_Kernel.vhd Line: 101
Info (12021): Found 2 design units, including 1 entities, in source file rtl/mem/dpram.vhd
    Info (12022): Found design unit 1: dpram-SYN File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 30
    Info (12023): Found entity 1: dpram File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file rtl/mem/sdram.vhd
    Info (12022): Found design unit 1: sdram-rtl File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/sdram.vhd Line: 61
    Info (12023): Found entity 1: sdram File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/sdram.vhd Line: 21
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.G1/EEP_14A.vhd(58) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.g1/eep_14a.vhd
    Info (12022): Found design unit 1: EEP_14A-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 18
    Info (12023): Found entity 1: EEP_14A File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.G1/PROM_3E.vhd(20) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_3E.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.g1/prom_3e.vhd
    Info (12022): Found design unit 1: PROM_3E-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_3E.vhd Line: 13
    Info (12023): Found entity 1: PROM_3E File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_3E.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.G1/PROM_4R.vhd(34) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_4R.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.g1/prom_4r.vhd
    Info (12022): Found design unit 1: PROM_4R_G1-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_4R.vhd Line: 13
    Info (12023): Found entity 1: PROM_4R_G1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_4R.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.G2/PROM_4R.vhd(34) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G2/PROM_4R.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.g2/prom_4r.vhd
    Info (12022): Found design unit 1: PROM_4R_G2-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G2/PROM_4R.vhd Line: 13
    Info (12023): Found entity 1: PROM_4R_G2 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G2/PROM_4R.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.V2/PROM_4R.vhd(34) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.V2/PROM_4R.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.v2/prom_4r.vhd
    Info (12022): Found design unit 1: PROM_4R_V2-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.V2/PROM_4R.vhd Line: 13
    Info (12023): Found entity 1: PROM_4R_V2 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.V2/PROM_4R.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.G1/PROM_5E.vhd(34) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5E.vhd Line: 34
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.g1/prom_5e.vhd
    Info (12022): Found design unit 1: PROM_5E-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5E.vhd Line: 13
    Info (12023): Found entity 1: PROM_5E File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5E.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.G1/PROM_5L.vhd(26) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5L.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.g1/prom_5l.vhd
    Info (12022): Found design unit 1: PROM_5L-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5L.vhd Line: 13
    Info (12023): Found entity 1: PROM_5L File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5L.vhd Line: 5
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/ROMS.G1/PROM_7U.vhd(51) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_7U.vhd Line: 51
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/roms.g1/prom_7u.vhd
    Info (12022): Found design unit 1: PROM_7U-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_7U.vhd Line: 13
    Info (12023): Found entity 1: PROM_7U File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_7U.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/audio.vhd
    Info (12022): Found design unit 1: AUDIO-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 51
    Info (12023): Found entity 1: AUDIO File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 18
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/CRAMS.vhd(43) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/CRAMS.vhd Line: 43
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/CRAMS.vhd(44) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/CRAMS.vhd Line: 44
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/crams.vhd
    Info (12022): Found design unit 1: CRAMS-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/CRAMS.vhd Line: 31
    Info (12023): Found entity 1: CRAMS File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/CRAMS.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/gpc.vhd
    Info (12022): Found design unit 1: GPC-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 37
    Info (12023): Found entity 1: GPC File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 21
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/LINEBUF.vhd(39) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LINEBUF.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/linebuf.vhd
    Info (12022): Found design unit 1: LINEBUF-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LINEBUF.vhd Line: 35
    Info (12023): Found entity 1: LINEBUF File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LINEBUF.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/ls299.vhd
    Info (12022): Found design unit 1: LS299-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LS299.vhd Line: 30
    Info (12023): Found entity 1: LS299 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LS299.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/main.vhd
    Info (12022): Found design unit 1: MAIN-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MAIN.vhd Line: 65
    Info (12023): Found entity 1: MAIN File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MAIN.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/mohlb.vhd
    Info (12022): Found design unit 1: MOHLB-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MOHLB.vhd Line: 32
    Info (12023): Found entity 1: MOHLB File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MOHLB.vhd Line: 18
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/PFHS.vhd(95) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/PFHS.vhd Line: 95
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/pfhs.vhd
    Info (12022): Found design unit 1: PFHS-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/PFHS.vhd Line: 37
    Info (12023): Found entity 1: PFHS File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/PFHS.vhd Line: 21
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/RAM_2K8.vhd(36) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RAM_2K8.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/ram_2k8.vhd
    Info (12022): Found design unit 1: RAM_2K8-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RAM_2K8.vhd Line: 30
    Info (12023): Found entity 1: RAM_2K8 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RAM_2K8.vhd Line: 19
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/RGBI.vhd(48) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RGBI.vhd Line: 48
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/rgbi.vhd
    Info (12022): Found design unit 1: RGBI-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RGBI.vhd Line: 27
    Info (12023): Found entity 1: RGBI File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RGBI.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/slags.vhd
    Info (12022): Found design unit 1: SLAGS-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SLAGS.vhd Line: 36
    Info (12023): Found entity 1: SLAGS File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SLAGS.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/slapstic.vhd
    Info (12022): Found design unit 1: SLAPSTIC-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SLAPSTIC.vhd Line: 35
    Info (12023): Found entity 1: SLAPSTIC File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SLAPSTIC.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/syngen.vhd
    Info (12022): Found design unit 1: SYNGEN-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SYNGEN.vhd Line: 51
    Info (12023): Found entity 1: SYNGEN File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SYNGEN.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/tg68k.vhd
    Info (12022): Found design unit 1: TG68K-logic File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TG68K.vhd Line: 43
    Info (12023): Found entity 1: TG68K File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TG68K.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/tms5220.vhd
    Info (12022): Found design unit 1: TMS5220-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TMS5220.vhd Line: 67
    Info (12023): Found entity 1: TMS5220 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TMS5220.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/video.vhd
    Info (12022): Found design unit 1: VIDEO-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 60
    Info (12023): Found entity 1: VIDEO File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 19
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/VRAMS.vhd(60) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 60
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/VRAMS.vhd(61) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 61
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/VRAMS.vhd(62) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 62
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/VRAMS.vhd(63) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 63
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/VRAMS.vhd(64) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 64
Warning (10335): Unrecognized synthesis attribute "ram_style" at rtl/gauntlet/VRAMS.vhd(65) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 65
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/vrams.vhd
    Info (12022): Found design unit 1: VRAMS-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 32
    Info (12023): Found entity 1: VRAMS File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VRAMS.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file rtl/gauntlet/gauntlet.vhd
    Info (12022): Found design unit 1: FPGA_GAUNTLET-RTL File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/gauntlet.vhd Line: 87
    Info (12023): Found entity 1: FPGA_GAUNTLET File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/gauntlet.vhd Line: 30
Warning (10236): Verilog HDL Implicit Net warning at Arcade-Gauntlet.sv(244): created implicit net for "FB_PAL_CLK" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10236): Verilog HDL Implicit Net warning at Arcade-Gauntlet.sv(244): created implicit net for "FB_FORCE_BLANK" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10236): Verilog HDL Implicit Net warning at Arcade-Gauntlet.sv(244): created implicit net for "FB_PAL_ADDR" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10236): Verilog HDL Implicit Net warning at Arcade-Gauntlet.sv(244): created implicit net for "FB_PAL_DOUT" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10236): Verilog HDL Implicit Net warning at Arcade-Gauntlet.sv(244): created implicit net for "FB_PAL_WR" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Info (12127): Elaborating entity "sys_top" for the top level hierarchy
Info (12128): Elaborating entity "mcp23009" for hierarchy "mcp23009:mcp23009" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 188
Info (12128): Elaborating entity "i2c" for hierarchy "mcp23009:mcp23009|i2c:i2c" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/mcp23009.sv Line: 39
Info (12128): Elaborating entity "sysmem_lite" for hierarchy "sysmem_lite:sysmem" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 565
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_ram1" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sysmem.sv Line: 91
Info (12128): Elaborating entity "f2sdram_safe_terminator" for hierarchy "sysmem_lite:sysmem|f2sdram_safe_terminator:f2sdram_safe_terminator_vbuf" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sysmem.sv Line: 183
Info (12128): Elaborating entity "sysmem_HPS_fpga_interfaces" for hierarchy "sysmem_lite:sysmem|sysmem_HPS_fpga_interfaces:fpga_interfaces" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sysmem.sv Line: 223
Info (12128): Elaborating entity "ddr_svc" for hierarchy "ddr_svc:ddr_svc" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 604
Info (12128): Elaborating entity "ascal" for hierarchy "ascal:ascal" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 721
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:i_mem[0].r[7]__1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line0[0].r[7]__2" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line1[0].r[7]__3" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line2[0].r[7]__4" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ascal:ascal|altsyncram:o_line3[0].r[7]__5" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:i_mem[0].r[7]__1"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:i_mem[0].r[7]__1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89q1.tdf
    Info (12023): Found entity 1: altsyncram_89q1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_89q1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_89q1" for hierarchy "ascal:ascal|altsyncram:i_mem[0].r[7]__1|altsyncram_89q1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altsyncram" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altsyncram:o_line0[0].r[7]__2"
Info (12133): Instantiated megafunction "ascal:ascal|altsyncram:o_line0[0].r[7]__2" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ccn1.tdf
    Info (12023): Found entity 1: altsyncram_ccn1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ccn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ccn1" for hierarchy "ascal:ascal|altsyncram:o_line0[0].r[7]__2|altsyncram_ccn1:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sys_umuldiv" for hierarchy "sys_umuldiv:ar_muldiv" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 781
Info (12128): Elaborating entity "sys_umul" for hierarchy "sys_umuldiv:ar_muldiv|sys_umul:umul" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/math.sv Line: 105
Info (12128): Elaborating entity "sys_udiv" for hierarchy "sys_umuldiv:ar_muldiv|sys_udiv:udiv" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/math.sv Line: 107
Info (12128): Elaborating entity "pll_hdmi_adj" for hierarchy "pll_hdmi_adj:pll_hdmi_adj" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 903
Info (12128): Elaborating entity "pll_hdmi" for hierarchy "pll_hdmi:pll_hdmi" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 937
Info (12128): Elaborating entity "pll_hdmi_0002" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(320) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "loaden" at altera_pll.v(321) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 321
Warning (10034): Output port "extclk_out" at altera_pll.v(322) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 322
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
Info (12133): Instantiated megafunction "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_hdmi/pll_hdmi_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "148.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "4"
    Info (12134): Parameter "m_cnt_lo_div" = "4"
    Info (12134): Parameter "n_cnt_hi_div" = "256"
    Info (12134): Parameter "n_cnt_lo_div" = "256"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "true"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "false"
    Info (12134): Parameter "c_cnt_hi_div0" = "2"
    Info (12134): Parameter "c_cnt_lo_div0" = "1"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "2"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "4000"
    Info (12134): Parameter "pll_output_clk_frequency" = "445.499999 MHz"
    Info (12134): Parameter "pll_fractional_division" = "3908420153"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "true"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 769
Info (12128): Elaborating entity "dprio_init" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 784
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1961
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1972
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1983
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 1994
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2005
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(632) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 632
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(637) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 637
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(642) has no driver File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 642
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12131): Elaborated megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1153
Info (12128): Elaborating entity "pll_cfg" for hierarchy "pll_cfg:pll_cfg" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 973
Info (12128): Elaborating entity "altera_pll_reconfig_top" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg.v Line: 50
Info (12128): Elaborating entity "altera_pll_reconfig_core" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_top.v Line: 420
Warning (10036): Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object "dps_start_assert" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 208
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1510
Warning (10270): Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1526
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12130): Elaborated megafunction instantiation "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
Info (12133): Instantiated megafunction "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|altera_std_synchronizer:altera_std_synchronizer_inst" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 306
    Info (12134): Parameter "depth" = "3"
Info (12128): Elaborating entity "dyn_phase_shift" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1577
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2060
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2071
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2082
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2093
Info (12128): Elaborating entity "generic_lcell_comb" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2104
Info (12128): Elaborating entity "self_reset" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1581
Info (12128): Elaborating entity "dprio_mux" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1619
Info (12128): Elaborating entity "fpll_dprio_init" for hierarchy "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1638
Info (12128): Elaborating entity "hdmi_config" for hierarchy "hdmi_config:hdmi_config" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1035
Info (12128): Elaborating entity "i2c" for hierarchy "hdmi_config:hdmi_config|i2c:i2c_av" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hdmi_config.sv Line: 42
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:HDMI_scanlines" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1078
Info (12128): Elaborating entity "osd" for hierarchy "osd:hdmi_osd" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1101
Info (12128): Elaborating entity "csync" for hierarchy "csync:csync_hdmi" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1105
Info (12128): Elaborating entity "altddio_out" for hierarchy "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1183
Info (12130): Elaborated megafunction instantiation "altddio_out:hdmiclk_ddr" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1183
Info (12133): Instantiated megafunction "altddio_out:hdmiclk_ddr" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1183
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_b2j.tdf
    Info (12023): Found entity 1: ddio_out_b2j File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/ddio_out_b2j.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_b2j" for hierarchy "altddio_out:hdmiclk_ddr|ddio_out_b2j:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "scanlines" for hierarchy "scanlines:VGA_scanlines" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1228
Info (12128): Elaborating entity "vga_out" for hierarchy "vga_out:vga_scaler_out" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1270
Info (12128): Elaborating entity "pll_audio" for hierarchy "pll_audio:pll_audio" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1342
Info (12128): Elaborating entity "pll_audio_0002" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio.v Line: 19
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio/pll_audio_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio/pll_audio_0002.v Line: 85
Info (12133): Instantiated megafunction "pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_audio/pll_audio_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "24.576000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_out" for hierarchy "audio_out:audio_out" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1378
Info (12128): Elaborating entity "i2s" for hierarchy "audio_out:audio_out|i2s:i2s" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 88
Info (12128): Elaborating entity "spdif" for hierarchy "audio_out:audio_out|spdif:toslink" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 99
Info (12128): Elaborating entity "sigma_delta_dac" for hierarchy "audio_out:audio_out|sigma_delta_dac:sd_l" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 107
Info (12128): Elaborating entity "IIR_filter" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 200
Info (12128): Elaborating entity "iir_filter_tap" for hierarchy "audio_out:audio_out|IIR_filter:IIR_filter|iir_filter_tap:iir_tap_0" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/iir_filter.v Line: 82
Info (12128): Elaborating entity "DC_blocker" for hierarchy "audio_out:audio_out|DC_blocker:dcb_l" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 211
Info (12128): Elaborating entity "aud_mix_top" for hierarchy "audio_out:audio_out|aud_mix_top:audmix_l" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/audio_out.v Line: 238
Info (12128): Elaborating entity "alsa" for hierarchy "alsa:alsa" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1406
Info (12128): Elaborating entity "sync_fix" for hierarchy "sync_fix:sync_v" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1456
Info (12128): Elaborating entity "emu" for hierarchy "emu:emu" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 1622
Warning (10036): Verilog HDL or VHDL warning at Arcade-Gauntlet.sv(244): object "FB_PAL_CLK" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10036): Verilog HDL or VHDL warning at Arcade-Gauntlet.sv(244): object "FB_FORCE_BLANK" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10036): Verilog HDL or VHDL warning at Arcade-Gauntlet.sv(244): object "FB_PAL_ADDR" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10036): Verilog HDL or VHDL warning at Arcade-Gauntlet.sv(244): object "FB_PAL_DOUT" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10036): Verilog HDL or VHDL warning at Arcade-Gauntlet.sv(244): object "FB_PAL_WR" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 244
Warning (10036): Verilog HDL or VHDL warning at Arcade-Gauntlet.sv(199): object "sw" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 199
Warning (10036): Verilog HDL or VHDL warning at Arcade-Gauntlet.sv(462): object "gp_wr" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 462
Info (12128): Elaborating entity "pll" for hierarchy "emu:emu|pll:pll" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 278
Info (12128): Elaborating entity "pll_0002" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll.v Line: 28
Info (12128): Elaborating entity "altera_pll" for hierarchy "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll/pll_0002.v Line: 97
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll/pll_0002.v Line: 97
Info (12133): Instantiated megafunction "emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/pll/pll_0002.v Line: 97
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "5"
    Info (12134): Parameter "output_clock_frequency0" = "7.159090 MHz"
    Info (12134): Parameter "phase_shift0" = "69841 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "14.318180 MHz"
    Info (12134): Parameter "phase_shift1" = "34921 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "57.272720 MHz"
    Info (12134): Parameter "phase_shift2" = "8730 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "93.068170 MHz"
    Info (12134): Parameter "phase_shift3" = "5372 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "93.068170 MHz"
    Info (12134): Parameter "phase_shift4" = "2686 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "arcade_video" for hierarchy "emu:emu|arcade_video:arcade_video" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 422
Info (12128): Elaborating entity "video_mixer" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/arcade_video.v Line: 138
Info (12128): Elaborating entity "gamma_corr" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_mixer.sv Line: 104
Info (12128): Elaborating entity "scandoubler" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/video_mixer.sv Line: 139
Info (12128): Elaborating entity "Hq2x" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/scandoubler.v Line: 117
Info (12128): Elaborating entity "DiffCheck" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|DiffCheck:diffcheck0" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 69
Info (12128): Elaborating entity "Blend" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|Blend:blender" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 76
Info (12128): Elaborating entity "hq2x_in" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 115
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 245
Info (12128): Elaborating entity "hq2x_buf" for hierarchy "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hq2x.sv Line: 136
Info (12128): Elaborating entity "hps_io" for hierarchy "emu:emu|hps_io:hps_io" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 451
Info (10264): Verilog HDL Case Statement information at hps_io.v(377): all case item expressions in this case statement are onehot File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hps_io.v Line: 377
Info (12128): Elaborating entity "video_calc" for hierarchy "emu:emu|hps_io:hps_io|video_calc:video_calc" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/hps_io.v Line: 220
Info (12128): Elaborating entity "RGBI" for hierarchy "emu:emu|RGBI:RCONV" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 454
Info (12128): Elaborating entity "sdram" for hierarchy "emu:emu|sdram:sdram" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 573
Info (12128): Elaborating entity "dpram" for hierarchy "emu:emu|dpram:mp_ram_9A_9B" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 584
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12133): Instantiated megafunction "emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ii34.tdf
    Info (12023): Found entity 1: altsyncram_ii34 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ii34.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_ii34" for hierarchy "emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/decode_8la.tdf Line: 23
Info (12128): Elaborating entity "decode_8la" for hierarchy "emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|decode_8la:decode2" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ii34.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf
    Info (12023): Found entity 1: mux_7hb File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_7hb.tdf Line: 23
Info (12128): Elaborating entity "mux_7hb" for hierarchy "emu:emu|dpram:mp_ram_9A_9B|altsyncram:altsyncram_component|altsyncram_ii34:auto_generated|mux_7hb:mux4" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ii34.tdf Line: 52
Info (12128): Elaborating entity "dpram" for hierarchy "emu:emu|dpram:mp_ram_10A_10B" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 589
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12133): Instantiated megafunction "emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8i34.tdf
    Info (12023): Found entity 1: altsyncram_8i34 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_8i34.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_8i34" for hierarchy "emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/decode_5la.tdf Line: 23
Info (12128): Elaborating entity "decode_5la" for hierarchy "emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated|decode_5la:decode2" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_8i34.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf
    Info (12023): Found entity 1: mux_4hb File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_4hb.tdf Line: 23
Info (12128): Elaborating entity "mux_4hb" for hierarchy "emu:emu|dpram:mp_ram_10A_10B|altsyncram:altsyncram_component|altsyncram_8i34:auto_generated|mux_4hb:mux4" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_8i34.tdf Line: 52
Info (12128): Elaborating entity "dpram" for hierarchy "emu:emu|dpram:ap_ram_16S" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 614
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12133): Instantiated megafunction "emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kf34.tdf
    Info (12023): Found entity 1: altsyncram_kf34 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_kf34.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_kf34" for hierarchy "emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_ofb.tdf Line: 23
Info (12128): Elaborating entity "mux_ofb" for hierarchy "emu:emu|dpram:ap_ram_16S|altsyncram:altsyncram_component|altsyncram_kf34:auto_generated|mux_ofb:mux4" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_kf34.tdf Line: 52
Info (12128): Elaborating entity "dpram" for hierarchy "emu:emu|dpram:ap_ram_16R" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 619
Info (12128): Elaborating entity "altsyncram" for hierarchy "emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
Info (12133): Instantiated megafunction "emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/mem/dpram.vhd Line: 32
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_af34.tdf
    Info (12023): Found entity 1: altsyncram_af34 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_af34.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_af34" for hierarchy "emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component|altsyncram_af34:auto_generated" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lfb.tdf
    Info (12023): Found entity 1: mux_lfb File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_lfb.tdf Line: 23
Info (12128): Elaborating entity "mux_lfb" for hierarchy "emu:emu|dpram:ap_ram_16R|altsyncram:altsyncram_component|altsyncram_af34:auto_generated|mux_lfb:mux4" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_af34.tdf Line: 52
Info (12128): Elaborating entity "PROM_4R_G1" for hierarchy "emu:emu|PROM_4R_G1:PROM_4R_G1" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 628
Info (12128): Elaborating entity "PROM_4R_G2" for hierarchy "emu:emu|PROM_4R_G2:PROM_4R_G2" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 629
Info (12128): Elaborating entity "PROM_4R_V2" for hierarchy "emu:emu|PROM_4R_V2:PROM_4R_V2" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 630
Info (12128): Elaborating entity "FPGA_GAUNTLET" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 681
Info (12128): Elaborating entity "MAIN" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/gauntlet.vhd Line: 127
Info (12128): Elaborating entity "TG68K" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MAIN.vhd Line: 375
Info (12128): Elaborating entity "TG68KdotC_Kernel" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TG68K.vhd Line: 61
Info (12128): Elaborating entity "TG68K_ALU" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68KdotC_Kernel.vhd Line: 366
Info (12128): Elaborating entity "RAM_2K8" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MAIN.vhd Line: 416
Info (12128): Elaborating entity "SLAPSTIC" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|SLAPSTIC:p_10C" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MAIN.vhd Line: 511
Info (12128): Elaborating entity "EEP_14A" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MAIN.vhd Line: 521
Info (12128): Elaborating entity "VIDEO" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/gauntlet.vhd Line: 170
Info (10041): Inferred latch for "sl_CRA5" at VIDEO.vhd(889) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 889
Info (10041): Inferred latch for "sl_CRA7" at VIDEO.vhd(882) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 882
Info (10041): Inferred latch for "slv_VRAM[0]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[1]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[2]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[3]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[4]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[5]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[6]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[7]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[8]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[9]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[10]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (10041): Inferred latch for "slv_VRAM[11]" at VIDEO.vhd(305) File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (12128): Elaborating entity "VRAMS" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 273
Info (12128): Elaborating entity "PROM_5L" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PROM_5L:u_5L" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 415
Info (12128): Elaborating entity "SLAGS" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 490
Info (12128): Elaborating entity "LS299" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SLAGS:u_1K|LS299:u_MOSB" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SLAGS.vhd Line: 109
Info (12128): Elaborating entity "PFHS" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 533
Info (12128): Elaborating entity "MOHLB" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 550
Info (12128): Elaborating entity "LINEBUF" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB|LINEBUF:u_LBA" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/MOHLB.vhd Line: 60
Info (12128): Elaborating entity "SYNGEN" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 757
Info (12128): Elaborating entity "PROM_5E" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|PROM_5E:u_PROM_5E" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/SYNGEN.vhd Line: 135
Info (12128): Elaborating entity "GPC" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 812
Info (12128): Elaborating entity "CRAMS" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 842
Info (12128): Elaborating entity "AUDIO" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/gauntlet.vhd Line: 211
Warning (10036): Verilog HDL or VHDL warning at AUDIO.vhd(105): object "sl_SYNC" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 105
Info (12128): Elaborating entity "T65" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 217
Info (12128): Elaborating entity "T65_MCode" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_MCode:mcode" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65.vhd Line: 266
Info (12128): Elaborating entity "T65_ALU" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|T65:u_15_16L|T65_ALU:alu" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/T65/T65.vhd Line: 301
Info (12128): Elaborating entity "jt51" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 400
Info (12128): Elaborating entity "jt51_timers" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 77
Info (12128): Elaborating entity "jt51_timer" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_A" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_timers.v Line: 52
Warning (10036): Verilog HDL or VHDL warning at jt51_timers.v(85): object "free_next" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_timers.v Line: 85
Info (12128): Elaborating entity "jt51_timer" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_timers:u_timers|jt51_timer:timer_B" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_timers.v Line: 64
Warning (10036): Verilog HDL or VHDL warning at jt51_timers.v(85): object "free_next" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_timers.v Line: 85
Info (12128): Elaborating entity "jt51_lfo" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 129
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[0].u_noise_am" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 257
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[1].u_noise_am" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 257
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[2].u_noise_am" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 257
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[3].u_noise_am" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 257
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[4].u_noise_am" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 257
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[5].u_noise_am" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 257
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:amnoise[6].u_noise_am" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 257
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[0].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[1].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[2].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[3].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[4].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[5].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[6].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_lfo_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_lfo:u_lfo|jt51_lfo_lfsr:pmnoise[7].u_noise_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_lfo.v Line: 266
Info (12128): Elaborating entity "jt51_pg" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 155
Info (12128): Elaborating entity "jt51_phinc_rom" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_phinc_rom:u_phinctable" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pg.v Line: 68
Info (12128): Elaborating entity "jt51_pm" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_pm:u_pm" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pg.v Line: 133
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pg.v Line: 256
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_pgrstsh" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_pg.v Line: 264
Info (12128): Elaborating entity "jt51_eg" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 187
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_egpadding" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_eg.v Line: 340
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg1sh" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_eg.v Line: 351
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_eg2sh" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_eg.v Line: 359
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_konsh" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_eg.v Line: 375
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_eg:u_eg|jt51_sh:u_statesh" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_eg.v Line: 391
Info (12128): Elaborating entity "jt51_op" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 219
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:prev1_buffer" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v Line: 69
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:phasemod_sh" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v Line: 143
Info (12128): Elaborating entity "jt51_phrom" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v Line: 173
Warning (10030): Net "sinetable.data_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phrom.v Line: 35
Warning (10030): Net "sinetable.waddr_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phrom.v Line: 35
Warning (10030): Net "sinetable.we_a" at jt51_phrom.v(35) has no driver or initial value, using a default initial value '0' File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phrom.v Line: 35
Info (12128): Elaborating entity "jt51_exprom" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v Line: 239
Warning (10030): Net "explut.data_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exprom.v Line: 36
Warning (10030): Net "explut.waddr_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exprom.v Line: 36
Warning (10030): Net "explut.we_a" at jt51_exprom.v(36) has no driver or initial value, using a default initial value '0' File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exprom.v Line: 36
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v Line: 315
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:shsignbit" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_op.v Line: 323
Info (12128): Elaborating entity "jt51_noise" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_noise:u_noise" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 233
Info (12128): Elaborating entity "jt51_noise_lfsr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_noise:u_noise|jt51_noise_lfsr:u_lfsr" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_noise.v Line: 92
Info (12128): Elaborating entity "jt51_acc" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 253
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|jt51_sh:u_acc" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_acc.v Line: 131
Info (12128): Elaborating entity "jt51_exp2lin" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|jt51_exp2lin:left_reconstruct" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_acc.v Line: 141
Info (12128): Elaborating entity "jt51_lin2exp" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_acc:u_acc|jt51_lin2exp:left2exp" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_acc.v Line: 152
Info (12128): Elaborating entity "jt51_mmr" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51.v Line: 341
Info (12128): Elaborating entity "jt51_reg" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_mmr.v Line: 324
Warning (10858): Verilog HDL warning at jt51_reg.v(86): object csm_state used but never assigned File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 86
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(89): object "csm_kon" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 89
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(90): object "csm_koff" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 90
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(100): object "up" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 100
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(123): object "update_op_IV" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 123
Warning (10036): Verilog HDL or VHDL warning at jt51_reg.v(124): object "update_op_V" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 124
Info (12128): Elaborating entity "jt51_kon" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_kon:u_kon" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 179
Info (12128): Elaborating entity "jt51_mod" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_mod:u_mod" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 194
Info (12128): Elaborating entity "jt51_csr_op" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 225
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_csr_op.v Line: 92
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg1op" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_csr_op.v Line: 101
Info (12128): Elaborating entity "jt51_csr_ch" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_reg.v Line: 248
Info (12128): Elaborating entity "jt51_sh" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_csr_ch.v Line: 71
Info (12128): Elaborating entity "POKEY" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|POKEY:u_15L" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 445
Warning (10036): Verilog HDL or VHDL warning at POKEY.vhd(94): object "stimer" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 94
Warning (10036): Verilog HDL or VHDL warning at POKEY.vhd(95): object "skres" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 95
Warning (10036): Verilog HDL or VHDL warning at POKEY.vhd(97): object "serout" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 97
Warning (10036): Verilog HDL or VHDL warning at POKEY.vhd(98): object "irqen" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 98
Warning (10541): VHDL Signal Declaration warning at POKEY.vhd(102): used implicit default value for signal "kbcode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 102
Warning (10541): VHDL Signal Declaration warning at POKEY.vhd(104): used implicit default value for signal "serin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 104
Warning (10541): VHDL Signal Declaration warning at POKEY.vhd(105): used implicit default value for signal "irqst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 105
Warning (10541): VHDL Signal Declaration warning at POKEY.vhd(106): used implicit default value for signal "skstat" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/POKEY.vhd Line: 106
Info (12128): Elaborating entity "TMS5220" for hierarchy "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|TMS5220:u_13R" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 463
Warning (10036): Verilog HDL or VHDL warning at TMS5220.vhd(191): object "m_new_frame_repeat_last" assigned a value but never read File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/TMS5220.vhd Line: 191
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 2224
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 425
        Warning (14320): Synthesized away node "pll_hdmi:pll_hdmi|pll_hdmi_0002:pll_hdmi_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 427
Info (19018): Gated clocks are found and converted to use clock enables
    Info (19019): Convert gated clock comb~synth
Info (286030): Timing-Driven Synthesis is running
Warning (276027): Inferred dual-clock RAM node "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_curve_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 19 instances of uninferred RAM logic
    Info (276004): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_exprom:u_exprom|explut" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_exprom.v Line: 36
    Info (276004): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_phrom:u_phrom|sinetable" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/jt51/jt51_phrom.v Line: 35
    Info (276007): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|SYNGEN:u_8P|PROM_5E:u_PROM_5E|ROM" is uninferred due to asynchronous read logic File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5E.vhd Line: 15
    Info (276007): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB|LINEBUF:u_LBB|RAM" is uninferred due to asynchronous read logic File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LINEBUF.vhd Line: 37
    Info (276007): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|MOHLB:u_MOHLB|LINEBUF:u_LBA|RAM" is uninferred due to asynchronous read logic File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/LINEBUF.vhd Line: 37
    Info (276004): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PFHS:u_12K|\p_4M_5M:RAM" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|PROM_5L:u_5L|ROM" is uninferred due to inappropriate RAM size File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_5L.vhd Line: 15
    Info (276006): RAM logic "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|regfile" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68KdotC_Kernel.vhd Line: 179
    Info (276006): RAM logic "emu:emu|PROM_4R_V2:PROM_4R_V2|ROM" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.V2/PROM_4R.vhd Line: 15
    Info (276006): RAM logic "emu:emu|PROM_4R_G2:PROM_4R_G2|ROM" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G2/PROM_4R.vhd Line: 15
    Info (276006): RAM logic "emu:emu|PROM_4R_G1:PROM_4R_G1|ROM" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/PROM_4R.vhd Line: 15
    Info (276006): RAM logic "emu:emu|RGBI:BCONV|ROM" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RGBI.vhd Line: 29
    Info (276006): RAM logic "emu:emu|RGBI:GCONV|ROM" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RGBI.vhd Line: 29
    Info (276006): RAM logic "emu:emu|RGBI:RCONV|ROM" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/RGBI.vhd Line: 29
    Info (276006): RAM logic "ascal:ascal|i_dpram" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd Line: 338
    Info (276006): RAM logic "ascal:ascal|pal1_mem" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd Line: 410
    Info (276006): RAM logic "ascal:ascal|o_dpram" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd Line: 441
    Info (276006): RAM logic "ascal:ascal|o_h_poly" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd Line: 938
    Info (276006): RAM logic "ascal:ascal|o_v_poly" is uninferred due to "logic" being set as ramstyle synthesis attribute File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/ascal.vhd Line: 939
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[0]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[1]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[2]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[3]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[4]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[5]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[6]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|GPC:u_12M|O_CA[7]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/GPC.vhd Line: 33
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[0]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[1]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[2]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[3]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[4]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[5]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[6]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|DO[7]" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/ROMS.G1/EEP_14A.vhd Line: 62
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_CRA5" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 83
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|sl_CRA7" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 84
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[0]~0" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[1]~1" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[2]~2" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[3]~3" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[4]~4" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[5]~5" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[6]~6" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
    Warning (13049): Converted tri-state buffer "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|slv_SBDI[7]~7" feeding internal logic into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/AUDIO.vhd Line: 241
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[0]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[1]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[2]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[3]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[4]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[5]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[6]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[7]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[8]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[9]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[10]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Warning (14026): LATCH primitive "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|slv_VRAM[11]" is permanently enabled File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/gauntlet/VIDEO.vhd Line: 305
Info (19000): Inferred 29 megafunctions from design logic
    Info (276038): Inferred altdpram megafunction from the following logic: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|RAM_rtl_0" 
        Info (286033): Parameter WIDTH set to 8
        Info (286033): Parameter WIDTHAD set to 9
        Info (286033): Parameter NUMWORDS set to 512
        Info (286033): Parameter WRADDRESS_REG set to INCLOCK
        Info (286033): Parameter WRADDRESS_ACLR set to OFF
        Info (286033): Parameter WRCONTROL_REG set to INCLOCK
        Info (286033): Parameter WRCONTROL_ACLR set to OFF
        Info (286033): Parameter RDADDRESS_REG set to UNREGISTERED
        Info (286033): Parameter RDADDRESS_ACLR set to OFF
        Info (286033): Parameter RDCONTROL_REG set to UNREGISTERED
        Info (286033): Parameter RDCONTROL_ACLR set to OFF
        Info (286033): Parameter INDATA_REG set to INCLOCK
        Info (286033): Parameter INDATA_ACLR set to OFF
        Info (286033): Parameter OUTDATA_REG set to OUTCLOCK
        Info (286033): Parameter OUTDATA_ACLR set to OFF
        Info (286033): Parameter LPM_FILE set to db/Arcade-Gauntlet.ram0_EEP_14A_8a6b2147.hdl.mif
        Info (286033): Parameter RAM_BLOCK_TYPE set to LUTRAM
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16M|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|RAM_2K8:p_RAM_16N|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|CRAM_U_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_CRAMS_47eddeb.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|CRAM_L_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram1_CRAMS_47eddeb.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_PF_LO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_VRAMS_5cb2872.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_MO_LO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram1_VRAMS_5cb2872.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_AL_LO_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram2_VRAMS_5cb2872.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_PF_HI_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram3_VRAMS_5cb2872.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_MO_HI_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram4_VRAMS_5cb2872.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|RAM_AL_HI_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram5_VRAMS_5cb2872.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12A|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11B|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_11A|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 96
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 648
        Info (286033): Parameter WIDTH_B set to 96
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 648
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 324
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 324
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf0|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 324
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 324
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|gamma_curve_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:vga_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:hdmi_osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 32
        Info (286033): Parameter WIDTH set to 40
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|bits_rtl_1"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 31
        Info (286033): Parameter WIDTH set to 4
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 29
        Info (286033): Parameter WIDTH set to 10
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 94
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "ascal:ascal|o_dcptv_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 8
        Info (286033): Parameter WIDTH set to 11
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "scanlines:HDMI_scanlines|dout1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 25
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|bits_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 24
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vga_out:vga_scaler_out|din1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 32
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|Mod0" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_ALU.vhd Line: 843
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|EEP_14A:p_EEP_14A|altdpram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "WIDTH" = "8"
    Info (12134): Parameter "WIDTHAD" = "9"
    Info (12134): Parameter "NUMWORDS" = "512"
    Info (12134): Parameter "WRADDRESS_REG" = "INCLOCK"
    Info (12134): Parameter "WRADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "WRCONTROL_REG" = "INCLOCK"
    Info (12134): Parameter "WRCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "RDADDRESS_REG" = "UNREGISTERED"
    Info (12134): Parameter "RDADDRESS_ACLR" = "OFF"
    Info (12134): Parameter "RDCONTROL_REG" = "UNREGISTERED"
    Info (12134): Parameter "RDCONTROL_ACLR" = "OFF"
    Info (12134): Parameter "INDATA_REG" = "INCLOCK"
    Info (12134): Parameter "INDATA_ACLR" = "OFF"
    Info (12134): Parameter "OUTDATA_REG" = "OUTCLOCK"
    Info (12134): Parameter "OUTDATA_ACLR" = "OFF"
    Info (12134): Parameter "LPM_FILE" = "db/Arcade-Gauntlet.ram0_EEP_14A_8a6b2147.hdl.mif"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "LUTRAM"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_aqt1.tdf
    Info (12023): Found entity 1: dpram_aqt1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/dpram_aqt1.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_tma.tdf
    Info (12023): Found entity 1: decode_tma File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/decode_tma.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dhb.tdf
    Info (12023): Found entity 1: mux_dhb File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/mux_dhb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_U_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram0_CRAMS_47eddeb.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ncv1.tdf
    Info (12023): Found entity 1: altsyncram_ncv1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ncv1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|CRAMS:u_CRAMS|altsyncram:CRAM_L_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram1_CRAMS_47eddeb.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ocv1.tdf
    Info (12023): Found entity 1: altsyncram_ocv1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ocv1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_LO_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram0_VRAMS_5cb2872.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9v1.tdf
    Info (12023): Found entity 1: altsyncram_k9v1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_k9v1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_LO_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram1_VRAMS_5cb2872.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l9v1.tdf
    Info (12023): Found entity 1: altsyncram_l9v1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_l9v1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_LO_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram2_VRAMS_5cb2872.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m9v1.tdf
    Info (12023): Found entity 1: altsyncram_m9v1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_m9v1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_PF_HI_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram3_VRAMS_5cb2872.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n9v1.tdf
    Info (12023): Found entity 1: altsyncram_n9v1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_n9v1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_MO_HI_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram4_VRAMS_5cb2872.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9v1.tdf
    Info (12023): Found entity 1: altsyncram_o9v1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_o9v1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|VIDEO:u_video|VRAMS:u_VRAMS|altsyncram:RAM_AL_HI_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram5_VRAMS_5cb2872.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p9v1.tdf
    Info (12023): Found entity 1: altsyncram_p9v1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_p9v1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|RAM_2K8:p_RAM_12B|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/Arcade-Gauntlet.ram0_RAM_2K8_136ec69e.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sev1.tdf
    Info (12023): Found entity 1: altsyncram_sev1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_sev1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_ch:u_csr_ch|jt51_sh:u_regop|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "94"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_nuv.tdf
    Info (12023): Found entity 1: shift_taps_nuv File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_nuv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9gc1.tdf
    Info (12023): Found entity 1: altsyncram_9gc1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_9gc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uhf.tdf
    Info (12023): Found entity 1: cntr_uhf File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_uhf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i1h.tdf
    Info (12023): Found entity 1: cntr_i1h File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_i1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_op:u_op|jt51_sh:out_padding|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "24"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_buv.tdf
    Info (12023): Found entity 1: shift_taps_buv File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_buv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffc1.tdf
    Info (12023): Found entity 1: altsyncram_ffc1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ffc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf
    Info (12023): Found entity 1: cntr_ohf File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_ohf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf
    Info (12023): Found entity 1: cmpr_a9c File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cmpr_a9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b1h.tdf
    Info (12023): Found entity 1: cntr_b1h File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_b1h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "ascal:ascal|altshift_taps:o_dcptv_rtl_0"
Info (12133): Instantiated megafunction "ascal:ascal|altshift_taps:o_dcptv_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "8"
    Info (12134): Parameter "WIDTH" = "11"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_tuu.tdf
    Info (12023): Found entity 1: shift_taps_tuu File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_tuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lr91.tdf
    Info (12023): Found entity 1: altsyncram_lr91 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_lr91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0"
Info (12133): Instantiated megafunction "scanlines:HDMI_scanlines|altshift_taps:dout1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "25"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_uuu.tdf
    Info (12023): Found entity 1: shift_taps_uuu File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_uuu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mr91.tdf
    Info (12023): Found entity 1: altsyncram_mr91 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_mr91.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf
    Info (12023): Found entity 1: cntr_phf File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_phf.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0"
Info (12133): Instantiated megafunction "vga_out:vga_scaler_out|altshift_taps:din1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "32"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_ruu.tdf
    Info (12023): Found entity 1: shift_taps_ruu File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_ruu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fr91.tdf
    Info (12023): Found entity 1: altsyncram_fr91 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_fr91.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "32"
    Info (12134): Parameter "WIDTH" = "40"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_rvv.tdf
    Info (12023): Found entity 1: shift_taps_rvv File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_rvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf
    Info (12023): Found entity 1: altsyncram_lic1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_lic1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf
    Info (12023): Found entity 1: cntr_djf File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_djf.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_13h.tdf
    Info (12023): Found entity 1: cntr_13h File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_13h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_mmr:u_mmr|jt51_reg:u_reg|jt51_csr_op:u_csr_op|jt51_sh:u_reg0op|altshift_taps:bits_rtl_1" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "31"
    Info (12134): Parameter "WIDTH" = "4"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_auv.tdf
    Info (12023): Found entity 1: shift_taps_auv File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_auv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jfc1.tdf
    Info (12023): Found entity 1: altsyncram_jfc1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_jfc1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cjf.tdf
    Info (12023): Found entity 1: cntr_cjf File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_cjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_93h.tdf
    Info (12023): Found entity 1: cntr_93h File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_93h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:hdmi_osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i6k1.tdf
    Info (12023): Found entity 1: altsyncram_i6k1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_i6k1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_buf:hq2x_out|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "96"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "648"
    Info (12134): Parameter "WIDTH_B" = "96"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "648"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4an1.tdf
    Info (12023): Found entity 1: altsyncram_4an1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_4an1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|scandoubler:sd|Hq2x:Hq2x|hq2x_in:hq2x_in|hq2x_buf:buf1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "324"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "324"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g6n1.tdf
    Info (12023): Found entity 1: altsyncram_g6n1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_g6n1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|arcade_video:arcade_video|video_mixer:video_mixer|gamma_corr:gamma|altsyncram:gamma_curve_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2aj1.tdf
    Info (12023): Found entity 1: altsyncram_2aj1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_2aj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0"
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|AUDIO:u_audio|jt51:u_15R|jt51_pg:u_pg|jt51_sh:u_phsh|altshift_taps:bits_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "29"
    Info (12134): Parameter "WIDTH" = "10"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_uvv.tdf
    Info (12023): Found entity 1: shift_taps_uvv File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/shift_taps_uvv.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ric1.tdf
    Info (12023): Found entity 1: altsyncram_ric1 File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/altsyncram_ric1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jjf.tdf
    Info (12023): Found entity 1: cntr_jjf File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_jjf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf
    Info (12023): Found entity 1: cntr_73h File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/cntr_73h.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_ALU.vhd Line: 843
Info (12133): Instantiated megafunction "emu:emu|FPGA_GAUNTLET:gauntlet|MAIN:u_main|TG68K:u_12E|TG68KdotC_Kernel:u_TG68K|TG68K_ALU:ALU|lpm_divide:Mod0" with the following parameter: File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/rtl/lib/TG68K/TG68K_ALU.vhd Line: 843
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf
    Info (12023): Found entity 1: lpm_divide_82m File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/lpm_divide_82m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf
    Info (12023): Found entity 1: alt_u_div_sse File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/db/alt_u_div_sse.tdf Line: 23
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 7 WYSIWYG logic cells and I/Os untouched
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[10]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[11]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[12]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[10]" to the node "SDRAM_A[10]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[11]" to the node "SDRAM_A[11]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[12]" to the node "SDRAM_A[12]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[0]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[1]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[2]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[3]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[4]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[5]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[6]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[7]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[8]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_A[9]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 47
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_nWE" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 51
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_nCAS" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 52
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_nRAS" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 53
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_BA[0]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_BA[1]" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_CLK" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 56
    Warning (13035): Inserted always-enabled tri-state buffer between "SDRAM_CKE" and its non-tri-state driver. File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 57
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[0]" to the node "SDRAM_A[0]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[1]" to the node "SDRAM_A[1]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[2]" to the node "SDRAM_A[2]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[3]" to the node "SDRAM_A[3]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[4]" to the node "SDRAM_A[4]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[5]" to the node "SDRAM_A[5]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[6]" to the node "SDRAM_A[6]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[7]" to the node "SDRAM_A[7]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[8]" to the node "SDRAM_A[8]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_A[9]" to the node "SDRAM_A[9]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 134
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_nWE" to the node "SDRAM_nWE" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 142
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_nCAS" to the node "SDRAM_nCAS" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 140
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_nRAS" to the node "SDRAM_nRAS" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 141
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_BA[0]" to the node "SDRAM_BA[0]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 135
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_BA[1]" to the node "SDRAM_BA[1]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 135
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_CLK" to the node "SDRAM_CLK" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 132
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_CKE" to the node "SDRAM_CKE" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 133
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "emu:emu|SD_CS" to the node "emu:emu|SD_CS" into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 115
Warning (13050): Open-drain buffer(s) that do not directly drive top-level pin(s) are removed
    Warning (13051): Converted the fanout from the open-drain buffer "hdmi_config:hdmi_config|i2c:i2c_av|I2C_SCL" to the node "hdmi_scl_en" into a wire File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/i2c.v Line: 17
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[0]" to the node "SDRAM_DQ[0]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[1]" to the node "SDRAM_DQ[1]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[2]" to the node "SDRAM_DQ[2]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[3]" to the node "SDRAM_DQ[3]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[4]" to the node "SDRAM_DQ[4]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[5]" to the node "SDRAM_DQ[5]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[6]" to the node "SDRAM_DQ[6]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[7]" to the node "SDRAM_DQ[7]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[8]" to the node "SDRAM_DQ[8]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[9]" to the node "SDRAM_DQ[9]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[10]" to the node "SDRAM_DQ[10]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[11]" to the node "SDRAM_DQ[11]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[12]" to the node "SDRAM_DQ[12]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[13]" to the node "SDRAM_DQ[13]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[14]" to the node "SDRAM_DQ[14]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQ[15]" to the node "SDRAM_DQ[15]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 136
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "SDIO_DAT[0]" has no driver File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 85
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "SDRAM_DQML" is fed by GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 49
    Warning (13033): The pin "SDRAM_DQMH" is fed by GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 50
    Warning (13033): The pin "SDRAM_nCS" is fed by GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 54
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQML" to the node "SDRAM_DQML" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 137
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_DQMH" to the node "SDRAM_DQMH" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 138
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "emu:emu|SDRAM_nCS" to the node "SDRAM_nCS" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 139
Warning (13030): Reduced the following open-drain buffers that are fed by GND
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "emu:emu|SDRAM_DQML" to the output pin "SDRAM_DQML" to GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 137
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "emu:emu|SDRAM_DQMH" to the output pin "SDRAM_DQMH" to GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 138
    Warning (13031): Reduced fanout from the always-enabled open-drain buffer "emu:emu|SDRAM_nCS" to the output pin "SDRAM_nCS" to GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/Arcade-Gauntlet.sv Line: 139
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_DQML" is stuck at GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 49
    Warning (13410): Pin "SDRAM_DQMH" is stuck at GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 50
    Warning (13410): Pin "SDRAM_nCS" is stuck at GND File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 54
Info (17049): 653 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read|combout" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 2179
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|up_dn" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 196
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dprio_ser_shift_load" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 188
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|phase_done" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 194
    Info (17048): Logic cell "pll_cfg:pll_cfg|altera_pll_reconfig_top:pll_cfg_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|gnd" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/pll_cfg/altera_pll_reconfig_core.v Line: 1919
Info (144001): Generated suppressed messages file C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/output_files/Arcade-Gauntlet.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 39 node(s), including 1 DDIO, 6 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll_audio:pll_audio|pll_audio_0002:pll_audio_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[4].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance emu:emu|pll:pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SD_SPI_MISO" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 100
    Warning (15610): No output dependent on input pin "ADC_SDO" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 110
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/sys/sys_top.v Line: 118
Info (21057): Implemented 68054 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 66636 logic cells
    Info (21064): Implemented 1184 RAM segments
    Info (21065): Implemented 6 PLLs
    Info (21062): Implemented 65 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 211 warnings
    Info: Peak virtual memory: 6402 megabytes
    Info: Processing ended: Fri Dec 24 10:15:30 2021
    Info: Elapsed time: 00:13:57
    Info: Total CPU time (on all processors): 00:08:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/aberu/Downloads/Arcade-Gauntlet_MiSTer-main/output_files/Arcade-Gauntlet.map.smsg.


