{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523057580652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523057580656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  6 20:33:00 2018 " "Processing started: Fri Apr  6 20:33:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523057580656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057580656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Teclado -c Teclado " "Command: quartus_map --read_settings_files=on --write_settings_files=off Teclado -c Teclado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057580656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523057580880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523057580880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_kbd_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_kbd_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_kbd_test-struct " "Found design unit 1: ps2_kbd_test-struct" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589295 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_kbd_test " "Found entity 1: ps2_kbd_test" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589300 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin2hex-LogicFunction " "Found design unit 1: bin2hex-LogicFunction" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/bin2hex.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589304 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin2hex " "Found entity 1: bin2hex" {  } { { "bin2hex.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/bin2hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589309 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523057589309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_kbd_test " "Elaborating entity \"ps2_kbd_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523057589365 ""}
{ "Critical Warning" "WVRFX_VHDL_PORT_INCOMPLETE_PARTIAL_ASSOCIATION" "key_code 32 48 ps2_kbd_test.vhd(74) " "VHDL Incomplete Partial Association warning at ps2_kbd_test.vhd(74): port or argument \"key_code\" has 32/48 unassociated elements" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 74 0 0 } }  } 1 10920 "VHDL Incomplete Partial Association warning at %4!s!: port or argument \"%1!s!\" has %2!d!/%3!d! unassociated elements" 0 0 "Analysis & Synthesis" 0 -1 1523057589367 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..8\] ps2_kbd_test.vhd(23) " "Using initial value X (don't care) for net \"LEDR\[9..8\]\" at ps2_kbd_test.vhd(23)" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589367 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[4..0\] ps2_kbd_test.vhd(23) " "Using initial value X (don't care) for net \"LEDR\[4..0\]\" at ps2_kbd_test.vhd(23)" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589367 "|ps2_kbd_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hex bin2hex:hexseg0 " "Elaborating entity \"bin2hex\" for hierarchy \"bin2hex:hexseg0\"" {  } { { "ps2_kbd_test.vhd" "hexseg0" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523057589378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl kbdex_ctrl:kbd_ctrl " "Elaborating entity \"kbdex_ctrl\" for hierarchy \"kbdex_ctrl:kbd_ctrl\"" {  } { { "ps2_kbd_test.vhd" "kbd_ctrl" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523057589386 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(125) " "VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589387 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(148) " "VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589387 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(150) " "VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589388 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(152) " "VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589388 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(203) " "VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589388 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(212) " "VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523057589388 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(237) " "VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589388 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(247) " "VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589388 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(257) " "VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589388 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(266) " "VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(276) " "VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(295) " "VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(297) " "VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(306) " "VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(307) " "VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(309) " "VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(311) " "VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(314) " "VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(315) " "VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589389 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(317) " "VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(319) " "VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589390 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(276) " "Inferred latch for \"selbt\" at kbdex_ctrl.vhd(276)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589393 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(266) " "Inferred latch for \"relbt\" at kbdex_ctrl.vhd(266)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589393 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(212) " "Inferred latch for \"selE0\" at kbdex_ctrl.vhd(212)" {  } { { "kbdex_ctrl.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057589393 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl " "Elaborating entity \"ps2_iobase\" for hierarchy \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\"" {  } { { "kbdex_ctrl.vhd" "ps2_ctrl" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/kbdex_ctrl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523057589410 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523057589411 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1 " "Register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1\"" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523057589953 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1 " "Register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated\" and latch \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1\"" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523057589953 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1523057589953 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523057590031 "|ps2_kbd_test|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523057590031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523057590107 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[8\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[8\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[6\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[6\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[3\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[3\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[2\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[2\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[0\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[0\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[8\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[8\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[6\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[6\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[3\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[3\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[2\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[2\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[0\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[0\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1523057590234 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1523057590234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523057590491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523057590491 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/ps2_kbd_test.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1523057590564 "|ps2_kbd_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1523057590564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523057590566 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523057590566 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1523057590566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "325 " "Implemented 325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523057590566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523057590566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 84 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1188 " "Peak virtual memory: 1188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523057590589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  6 20:33:10 2018 " "Processing ended: Fri Apr  6 20:33:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523057590589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523057590589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523057590589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523057590589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1523057591286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523057591289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  6 20:33:11 2018 " "Processing started: Fri Apr  6 20:33:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523057591289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523057591289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Teclado -c Teclado " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Teclado -c Teclado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523057591290 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1523057591329 ""}
{ "Info" "0" "" "Project  = Teclado" {  } {  } 0 0 "Project  = Teclado" 0 0 "Fitter" 0 0 1523057591329 ""}
{ "Info" "0" "" "Revision = Teclado" {  } {  } 0 0 "Revision = Teclado" 0 0 "Fitter" 0 0 1523057591329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523057591465 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523057591466 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Teclado 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Teclado\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523057591472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523057591515 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523057591515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523057591898 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523057591915 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523057591970 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "55 55 " "No exact pin location assignment(s) for 55 pins of 55 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523057592147 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1523057602868 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 141 global CLKCTRL_G10 " "CLOCK_50~inputCLKENA0 with 141 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1523057603033 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1523057603033 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523057603033 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523057603037 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523057603038 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523057603039 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523057603041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523057603041 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523057603041 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1523057603618 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Teclado.sdc " "Synopsys Design Constraints File file not found: 'Teclado.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523057603618 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523057603619 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523057603624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523057603625 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523057603625 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523057603656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523057603657 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523057603657 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523057603691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523057608445 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1523057608671 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523057610038 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523057611865 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523057613625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523057613625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523057614602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523057619546 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523057619546 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523057625190 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523057625190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523057625192 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.96 " "Total time spent on timing analysis during the Fitter is 0.96 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523057627201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523057627239 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523057627696 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523057627697 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523057628132 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523057631823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/output_files/Teclado.fit.smsg " "Generated suppressed messages file /home/ec2015/ra175188/MC613-Digital-Circuit-Laboratory/Lab06/Teclado/output_files/Teclado.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523057632089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2553 " "Peak virtual memory: 2553 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523057632700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  6 20:33:52 2018 " "Processing ended: Fri Apr  6 20:33:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523057632700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523057632700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523057632700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523057632700 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523057633561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523057633565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  6 20:33:53 2018 " "Processing started: Fri Apr  6 20:33:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523057633565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523057633565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Teclado -c Teclado " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Teclado -c Teclado" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523057633565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1523057634157 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523057638712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1090 " "Peak virtual memory: 1090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523057639176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  6 20:33:59 2018 " "Processing ended: Fri Apr  6 20:33:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523057639176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523057639176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523057639176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523057639176 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523057639391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523057639927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523057639930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr  6 20:33:59 2018 " "Processing started: Fri Apr  6 20:33:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523057639930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057639930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Teclado -c Teclado " "Command: quartus_sta Teclado -c Teclado" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057639931 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1523057639974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057640433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057640433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057640477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057640477 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057640984 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Teclado.sdc " "Synopsys Design Constraints File file not found: 'Teclado.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641023 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641024 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523057641026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " "create_clock -period 1.000 -name kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523057641026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kbdex_ctrl:kbd_ctrl\|sigsend kbdex_ctrl:kbd_ctrl\|sigsend " "create_clock -period 1.000 -name kbdex_ctrl:kbd_ctrl\|sigsend kbdex_ctrl:kbd_ctrl\|sigsend" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523057641026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCKHZ CLOCKHZ " "create_clock -period 1.000 -name CLOCKHZ CLOCKHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523057641026 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523057641026 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641026 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641032 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1523057641033 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523057641043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523057641071 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.599 " "Worst-case setup slack is -4.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.599            -500.701 CLOCK_50  " "   -4.599            -500.701 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752             -13.382 CLOCKHZ  " "   -3.752             -13.382 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.740             -52.139 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.740             -52.139 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.409             -12.436 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -3.409             -12.436 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.209 " "Worst-case hold slack is 0.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.209               0.000 CLOCK_50  " "    0.209               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.349               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 CLOCKHZ  " "    0.684               0.000 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.850               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    1.850               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.813 " "Worst-case recovery slack is -4.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.813             -24.010 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -4.813             -24.010 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.917             -77.586 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.917             -77.586 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.070            -240.336 CLOCK_50  " "   -3.070            -240.336 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543              -2.543 KEY\[1\]  " "   -2.543              -2.543 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.761 " "Worst-case removal slack is 0.761" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761               0.000 CLOCK_50  " "    0.761               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 KEY\[1\]  " "    1.284               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.101               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    2.101               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.191               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    3.191               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -88.990 CLOCK_50  " "   -0.394             -88.990 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.747 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -11.747 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.117 CLOCKHZ  " "   -0.394              -3.117 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.088 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -0.394              -3.088 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.684 KEY\[1\]  " "   -0.394              -0.684 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057641091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641091 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523057641108 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057641143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642124 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523057642132 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.469 " "Worst-case setup slack is -4.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469            -482.468 CLOCK_50  " "   -4.469            -482.468 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.838             -51.781 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -3.838             -51.781 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.811             -13.580 CLOCKHZ  " "   -3.811             -13.580 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.530             -12.969 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -3.530             -12.969 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.110 " "Worst-case hold slack is -0.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.110              -0.118 CLOCK_50  " "   -0.110              -0.118 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.330               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 CLOCKHZ  " "    0.640               0.000 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.989               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    1.989               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.561 " "Worst-case recovery slack is -4.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.561             -22.732 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -4.561             -22.732 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.014             -75.240 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -4.014             -75.240 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.023            -222.510 CLOCK_50  " "   -3.023            -222.510 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.606              -2.606 KEY\[1\]  " "   -2.606              -2.606 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.313 " "Worst-case removal slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 CLOCK_50  " "    0.313               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.401               0.000 KEY\[1\]  " "    1.401               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.936               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    1.936               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.891               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    2.891               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -95.268 CLOCK_50  " "   -0.394             -95.268 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -11.760 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.394             -11.760 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.117 CLOCKHZ  " "   -0.394              -3.117 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -3.086 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -0.394              -3.086 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -0.685 KEY\[1\]  " "   -0.394              -0.685 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057642149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642149 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523057642165 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057642321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643089 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523057643174 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643174 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.579 " "Worst-case setup slack is -3.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.579            -266.033 CLOCK_50  " "   -3.579            -266.033 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.801             -23.709 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.801             -23.709 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744              -6.066 CLOCKHZ  " "   -1.744              -6.066 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660              -5.870 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -1.660              -5.870 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.038 " "Worst-case hold slack is -0.038" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.038              -0.038 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.038              -0.038 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 CLOCK_50  " "    0.152               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 CLOCKHZ  " "    0.333               0.000 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    0.863               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.010 " "Worst-case recovery slack is -3.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.010             -15.013 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -3.010             -15.013 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.012             -42.522 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -2.012             -42.522 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.996            -131.823 CLOCK_50  " "   -1.996            -131.823 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232              -1.232 KEY\[1\]  " "   -1.232              -1.232 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643186 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.358 " "Worst-case removal slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 CLOCK_50  " "    0.358               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.529               0.000 KEY\[1\]  " "    0.529               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    1.013               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.732               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    1.732               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.378 " "Worst-case minimum pulse width slack is -0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -0.410 KEY\[1\]  " "   -0.378              -0.410 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.353             -14.190 CLOCK_50  " "   -0.353             -14.190 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.044              -0.060 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -0.044              -0.060 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.007               0.000 CLOCKHZ  " "    0.007               0.000 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.073               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643193 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523057643208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523057643377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.126 " "Worst-case setup slack is -3.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.126            -226.069 CLOCK_50  " "   -3.126            -226.069 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.758             -21.659 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.758             -21.659 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670              -5.661 CLOCKHZ  " "   -1.670              -5.661 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621              -5.795 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -1.621              -5.795 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.073 " "Worst-case hold slack is -0.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.073              -0.073 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -0.073              -0.073 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.024 CLOCK_50  " "   -0.021              -0.024 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 CLOCKHZ  " "    0.285               0.000 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    0.890               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.560 " "Worst-case recovery slack is -2.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.560             -12.759 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -2.560             -12.759 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.867            -105.248 CLOCK_50  " "   -1.867            -105.248 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796             -37.483 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "   -1.796             -37.483 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.097              -1.097 KEY\[1\]  " "   -1.097              -1.097 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.057 " "Worst-case removal slack is 0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 CLOCK_50  " "    0.057               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 KEY\[1\]  " "    0.497               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.842               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 kbdex_ctrl:kbd_ctrl\|sigsend  " "    1.429               0.000 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.362 " "Worst-case minimum pulse width slack is -0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -0.384 KEY\[1\]  " "   -0.362              -0.384 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.344             -14.164 CLOCK_50  " "   -0.344             -14.164 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.004              -0.004 kbdex_ctrl:kbd_ctrl\|sigsend  " "   -0.004              -0.004 kbdex_ctrl:kbd_ctrl\|sigsend " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 CLOCKHZ  " "    0.038               0.000 CLOCKHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger  " "    0.089               0.000 kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|sigtrigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523057643395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057643395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057644859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057644860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1339 " "Peak virtual memory: 1339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523057644935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  6 20:34:04 2018 " "Processing ended: Fri Apr  6 20:34:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523057644935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523057644935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523057644935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057644935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 98 s " "Quartus Prime Full Compilation was successful. 0 errors, 98 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523057645165 ""}
