

================================================================
== Vitis HLS Report for 'duplicate_720_1280_s'
================================================================
* Date:           Tue Jan 24 22:05:19 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        edge_canny_detector
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   921602|   921602|  9.216 ms|  9.216 ms|  921602|  921602|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_116_1_VITIS_LOOP_118_2  |   921600|   921600|         2|          1|          1|  921600|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    111|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|    146|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln116_fu_99_p2                |         +|   0|  0|  20|          20|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln116_fu_105_p2              |      icmp|   0|  0|   8|          20|          18|
    |ap_block_state1                   |        or|   0|  0|   1|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          46|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  17|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  13|          3|    1|          3|
    |gradx1_mat_4211_blk_n    |   9|          2|    1|          2|
    |gradx2_mat_4212_blk_n    |   9|          2|    1|          2|
    |gradx_mat_4210_blk_n     |   9|          2|    1|          2|
    |grady1_mat_4214_blk_n    |   9|          2|    1|          2|
    |grady2_mat_4215_blk_n    |   9|          2|    1|          2|
    |grady_mat_4213_blk_n     |   9|          2|    1|          2|
    |indvar_flatten_reg_88    |   9|          2|   20|         40|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 111|         25|   30|         63|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln116_reg_116       |   1|   0|    1|          0|
    |indvar_flatten_reg_88    |  20|   0|   20|          0|
    |start_once_reg           |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  28|   0|   28|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|  duplicate<720, 1280>|  return value|
|gradx_mat_4210_dout     |   in|   16|     ap_fifo|        gradx_mat_4210|       pointer|
|gradx_mat_4210_empty_n  |   in|    1|     ap_fifo|        gradx_mat_4210|       pointer|
|gradx_mat_4210_read     |  out|    1|     ap_fifo|        gradx_mat_4210|       pointer|
|grady_mat_4213_dout     |   in|   16|     ap_fifo|        grady_mat_4213|       pointer|
|grady_mat_4213_empty_n  |   in|    1|     ap_fifo|        grady_mat_4213|       pointer|
|grady_mat_4213_read     |  out|    1|     ap_fifo|        grady_mat_4213|       pointer|
|gradx1_mat_4211_din     |  out|   16|     ap_fifo|       gradx1_mat_4211|       pointer|
|gradx1_mat_4211_full_n  |   in|    1|     ap_fifo|       gradx1_mat_4211|       pointer|
|gradx1_mat_4211_write   |  out|    1|     ap_fifo|       gradx1_mat_4211|       pointer|
|gradx2_mat_4212_din     |  out|   16|     ap_fifo|       gradx2_mat_4212|       pointer|
|gradx2_mat_4212_full_n  |   in|    1|     ap_fifo|       gradx2_mat_4212|       pointer|
|gradx2_mat_4212_write   |  out|    1|     ap_fifo|       gradx2_mat_4212|       pointer|
|grady1_mat_4214_din     |  out|   16|     ap_fifo|       grady1_mat_4214|       pointer|
|grady1_mat_4214_full_n  |   in|    1|     ap_fifo|       grady1_mat_4214|       pointer|
|grady1_mat_4214_write   |  out|    1|     ap_fifo|       grady1_mat_4214|       pointer|
|grady2_mat_4215_din     |  out|   16|     ap_fifo|       grady2_mat_4215|       pointer|
|grady2_mat_4215_full_n  |   in|    1|     ap_fifo|       grady2_mat_4215|       pointer|
|grady2_mat_4215_write   |  out|    1|     ap_fifo|       grady2_mat_4215|       pointer|
+------------------------+-----+-----+------------+----------------------+--------------+

