$date
	Mon Sep 25 11:17:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$scope module g1 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # m $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$scope module main $end
$scope module g2 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 $ sel $end
$var wire 1 % m $end
$upscope $end
$upscope $end
$scope module main $end
$scope module g3 $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 $ sel $end
$var reg 1 & m $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#1
1"
#2
1#
1%
1&
0"
1!
#3
1"
#4
0#
0%
0&
0"
0!
1$
#5
1#
1%
1&
1"
#6
0#
0%
0&
0"
1!
#7
1#
1%
1&
1"
#8
0#
0%
0&
0"
0!
0$
