// Seed: 295582391
module module_0 (
    output uwire id_0
);
endmodule
macromodule module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    output uwire id_3,
    output logic id_4
);
  assign id_0 = id_1;
  for (id_6 = 1; 1; id_3 = (1)) begin : id_7
    reg id_8;
    always forever id_8 <= id_8;
  end
  id_9(
      .id_0(1), .id_1('b0)
  );
  wire id_10;
  module_0(
      id_3
  );
  always @(posedge id_6) begin
    id_0 <= id_2;
    id_4 <= id_1;
  end
endmodule
