Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
