

================================================================
== Vitis HLS Report for 'dummy_top_level_function'
================================================================
* Date:           Sat Jan 27 16:28:32 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        ParticleCoverHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.492 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_loop  |        ?|        ?|         3|          -|          -|     ?|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%point_arr_in_addr = getelementptr i192 %point_arr_in, i64 0, i64 0"   --->   Operation 6 'getelementptr' 'point_arr_in_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (1.29ns)   --->   "%point_arr_in_load = load i11 %point_arr_in_addr"   --->   Operation 7 'load' 'point_arr_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %point_arr_in, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %point_arr_in"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %point_arr_out, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i192 %point_arr_out"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i192 %point_arr_out"   --->   Operation 13 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (1.29ns)   --->   "%point_arr_in_load = load i11 %point_arr_in_addr"   --->   Operation 14 'load' 'point_arr_in_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i192 %point_arr_in_load"   --->   Operation 15 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.46ns)   --->   "%br_ln12 = br void" [ParticleCoverHLS/src/parser.cxx:12]   --->   Operation 16 'br' 'br_ln12' <Predicate = true> <Delay = 0.46>

State 3 <SV = 2> <Delay = 6.49>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln12, void %.split, i32 0, void %.lr.ph" [ParticleCoverHLS/src/parser.cxx:12]   --->   Operation 17 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.14ns)   --->   "%add_ln12 = add i32 %i, i32 1" [ParticleCoverHLS/src/parser.cxx:12]   --->   Operation 18 'add' 'add_ln12' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.80ns)   --->   "%icmp_ln12 = icmp_eq  i32 %i, i32 %empty" [ParticleCoverHLS/src/parser.cxx:12]   --->   Operation 19 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %.split, void %._crit_edge.loopexit" [ParticleCoverHLS/src/parser.cxx:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %i, i5 0" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 21 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i37 %shl_ln" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 22 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %i, i3 0" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 23 'bitconcatenate' 'shl_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i35 %shl_ln14_1" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 24 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln14 = sub i38 %zext_ln14_1, i38 %zext_ln14_2" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 25 'sub' 'sub_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 26 [1/1] (0.93ns) (root node of TernaryAdder)   --->   "%add_ln14 = add i38 %sub_ln14, i38 8" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 26 'add' 'add_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.46> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i38 %add_ln14" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 27 'sext' 'sext_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i64 %sext_ln14" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 28 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (5.55ns)   --->   "%mul_ln14 = mul i129 %zext_ln14_4, i129 24595658764946068822" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 29 'mul' 'mul_ln14' <Predicate = (!icmp_ln12)> <Delay = 5.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i60 @_ssdm_op_PartSelect.i60.i129.i32.i32, i129 %mul_ln14, i32 69, i32 128" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 30 'partselect' 'tmp_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = partselect i11 @_ssdm_op_PartSelect.i11.i129.i32.i32, i129 %mul_ln14, i32 69, i32 79" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 31 'partselect' 'trunc_ln14_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [ParticleCoverHLS/src/parser.cxx:16]   --->   Operation 32 'ret' 'ret_ln16' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i60 %tmp_1" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 33 'zext' 'zext_ln14_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%point_arr_in_addr_1 = getelementptr i192 %point_arr_in, i64 0, i64 %zext_ln14_5" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 34 'getelementptr' 'point_arr_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (1.29ns)   --->   "%point_arr_in_load_1 = load i11 %point_arr_in_addr_1" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 35 'load' 'point_arr_in_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>
ST_4 : Operation 36 [1/1] (0.96ns)   --->   "%add_ln14_1 = add i11 %trunc_ln14_1, i11 1" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 36 'add' 'add_ln14_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i11 %add_ln14_1" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 37 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%point_arr_in_addr_2 = getelementptr i192 %point_arr_in, i64 0, i64 %zext_ln14_3" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 38 'getelementptr' 'point_arr_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (1.29ns)   --->   "%point_arr_in_load_2 = load i11 %point_arr_in_addr_2" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 39 'load' 'point_arr_in_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>

State 5 <SV = 4> <Delay = 2.59>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [ParticleCoverHLS/src/parser.cxx:12]   --->   Operation 40 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (1.29ns)   --->   "%point_arr_in_load_1 = load i11 %point_arr_in_addr_1" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 41 'load' 'point_arr_in_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>
ST_5 : Operation 42 [1/2] (1.29ns)   --->   "%point_arr_in_load_2 = load i11 %point_arr_in_addr_2" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 42 'load' 'point_arr_in_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = partselect i128 @_ssdm_op_PartSelect.i128.i192.i32.i32, i192 %point_arr_in_load_1, i32 64, i32 191" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 43 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i192 @_ssdm_op_BitConcatenate.i192.i128.i64, i128 %tmp, i64 0" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 44 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%point_arr_out_addr = getelementptr i192 %point_arr_out, i64 0, i64 %zext_ln14_5" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 45 'getelementptr' 'point_arr_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (1.29ns)   --->   "%store_ln14 = store void @_ssdm_op_Write.bram.p0L_a3i64packedL, i11 %point_arr_out_addr, i192 %and_ln, i24 16776960" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 46 'store' 'store_ln14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i192 %point_arr_in_load_2" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 47 'trunc' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i64 %trunc_ln14" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 48 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%point_arr_out_addr_1 = getelementptr i192 %point_arr_out, i64 0, i64 %zext_ln14_3" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 49 'getelementptr' 'point_arr_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.29ns)   --->   "%store_ln14 = store void @_ssdm_op_Write.bram.p0L_a3i64packedL, i11 %point_arr_out_addr_1, i192 %zext_ln14, i24 255" [ParticleCoverHLS/src/parser.cxx:14]   --->   Operation 50 'store' 'store_ln14' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 192> <Depth = 1025> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('point_arr_in_addr') [9]  (0 ns)
	'load' operation ('point_arr_in_load') on array 'point_arr_in' [10]  (1.3 ns)

 <State 2>: 1.3ns
The critical path consists of the following:
	'load' operation ('point_arr_in_load') on array 'point_arr_in' [10]  (1.3 ns)

 <State 3>: 6.49ns
The critical path consists of the following:
	'phi' operation ('i', ParticleCoverHLS/src/parser.cxx:12) with incoming values : ('add_ln12', ParticleCoverHLS/src/parser.cxx:12) [14]  (0 ns)
	'sub' operation ('sub_ln14', ParticleCoverHLS/src/parser.cxx:14) [24]  (0 ns)
	'add' operation ('add_ln14', ParticleCoverHLS/src/parser.cxx:14) [25]  (0.935 ns)
	'mul' operation ('mul_ln14', ParticleCoverHLS/src/parser.cxx:14) [28]  (5.56 ns)

 <State 4>: 2.26ns
The critical path consists of the following:
	'add' operation ('add_ln14_1', ParticleCoverHLS/src/parser.cxx:14) [34]  (0.965 ns)
	'getelementptr' operation ('point_arr_in_addr_2', ParticleCoverHLS/src/parser.cxx:14) [36]  (0 ns)
	'load' operation ('point_arr_in_load_2', ParticleCoverHLS/src/parser.cxx:14) on array 'point_arr_in' [37]  (1.3 ns)

 <State 5>: 2.59ns
The critical path consists of the following:
	'load' operation ('point_arr_in_load_1', ParticleCoverHLS/src/parser.cxx:14) on array 'point_arr_in' [33]  (1.3 ns)
	'store' operation ('store_ln14', ParticleCoverHLS/src/parser.cxx:14) of constant <constant:_ssdm_op_Write.bram.p0L_a3i64packedL> on array 'point_arr_out' [41]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
