# compile vhdl design source files
vhdl xil_defaultlib  "../../../../project_1/project_1.srcs/sources_1/new/fulladder.vhd"
vhdl xil_defaultlib  "../../../../project_1/project_1.srcs/sources_1/new/UDM.vhd"
vhdl xil_defaultlib  "../../../plc.srcs/sources_1/new/Adder16Bit.vhd"
vhdl xil_defaultlib  "../../../plc.srcs/sources_1/new/multiplierapprox88.vhd"
vhdl xil_defaultlib  "../../../plc.srcs/sim_1/new/multiplierapprox88_tb.vhd"

# Do not sort compile order
nosort
