// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _write_burst_HH_
#define _write_burst_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct write_burst : public sc_module {
    // Port declarations 62
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > cache_V_address0;
    sc_out< sc_logic > cache_V_ce0;
    sc_in< sc_lv<64> > cache_V_q0;
    sc_in< sc_lv<20> > buffer_offset_V;
    sc_out< sc_logic > m_axi_rx_buffer_V_AWVALID;
    sc_in< sc_logic > m_axi_rx_buffer_V_AWREADY;
    sc_out< sc_lv<32> > m_axi_rx_buffer_V_AWADDR;
    sc_out< sc_lv<1> > m_axi_rx_buffer_V_AWID;
    sc_out< sc_lv<32> > m_axi_rx_buffer_V_AWLEN;
    sc_out< sc_lv<3> > m_axi_rx_buffer_V_AWSIZE;
    sc_out< sc_lv<2> > m_axi_rx_buffer_V_AWBURST;
    sc_out< sc_lv<2> > m_axi_rx_buffer_V_AWLOCK;
    sc_out< sc_lv<4> > m_axi_rx_buffer_V_AWCACHE;
    sc_out< sc_lv<3> > m_axi_rx_buffer_V_AWPROT;
    sc_out< sc_lv<4> > m_axi_rx_buffer_V_AWQOS;
    sc_out< sc_lv<4> > m_axi_rx_buffer_V_AWREGION;
    sc_out< sc_lv<1> > m_axi_rx_buffer_V_AWUSER;
    sc_out< sc_logic > m_axi_rx_buffer_V_WVALID;
    sc_in< sc_logic > m_axi_rx_buffer_V_WREADY;
    sc_out< sc_lv<64> > m_axi_rx_buffer_V_WDATA;
    sc_out< sc_lv<8> > m_axi_rx_buffer_V_WSTRB;
    sc_out< sc_logic > m_axi_rx_buffer_V_WLAST;
    sc_out< sc_lv<1> > m_axi_rx_buffer_V_WID;
    sc_out< sc_lv<1> > m_axi_rx_buffer_V_WUSER;
    sc_out< sc_logic > m_axi_rx_buffer_V_ARVALID;
    sc_in< sc_logic > m_axi_rx_buffer_V_ARREADY;
    sc_out< sc_lv<32> > m_axi_rx_buffer_V_ARADDR;
    sc_out< sc_lv<1> > m_axi_rx_buffer_V_ARID;
    sc_out< sc_lv<32> > m_axi_rx_buffer_V_ARLEN;
    sc_out< sc_lv<3> > m_axi_rx_buffer_V_ARSIZE;
    sc_out< sc_lv<2> > m_axi_rx_buffer_V_ARBURST;
    sc_out< sc_lv<2> > m_axi_rx_buffer_V_ARLOCK;
    sc_out< sc_lv<4> > m_axi_rx_buffer_V_ARCACHE;
    sc_out< sc_lv<3> > m_axi_rx_buffer_V_ARPROT;
    sc_out< sc_lv<4> > m_axi_rx_buffer_V_ARQOS;
    sc_out< sc_lv<4> > m_axi_rx_buffer_V_ARREGION;
    sc_out< sc_lv<1> > m_axi_rx_buffer_V_ARUSER;
    sc_in< sc_logic > m_axi_rx_buffer_V_RVALID;
    sc_out< sc_logic > m_axi_rx_buffer_V_RREADY;
    sc_in< sc_lv<64> > m_axi_rx_buffer_V_RDATA;
    sc_in< sc_logic > m_axi_rx_buffer_V_RLAST;
    sc_in< sc_lv<1> > m_axi_rx_buffer_V_RID;
    sc_in< sc_lv<1> > m_axi_rx_buffer_V_RUSER;
    sc_in< sc_lv<2> > m_axi_rx_buffer_V_RRESP;
    sc_in< sc_logic > m_axi_rx_buffer_V_BVALID;
    sc_out< sc_logic > m_axi_rx_buffer_V_BREADY;
    sc_in< sc_lv<2> > m_axi_rx_buffer_V_BRESP;
    sc_in< sc_lv<1> > m_axi_rx_buffer_V_BID;
    sc_in< sc_lv<1> > m_axi_rx_buffer_V_BUSER;
    sc_in< sc_lv<29> > rx_buffer_V_offset_dout;
    sc_in< sc_logic > rx_buffer_V_offset_empty_n;
    sc_out< sc_logic > rx_buffer_V_offset_read;
    sc_in< sc_lv<1> > rx_buffer_V_offset_c_dout;
    sc_in< sc_logic > rx_buffer_V_offset_c_empty_n;
    sc_out< sc_logic > rx_buffer_V_offset_c_read;


    // Module declarations
    write_burst(sc_module_name name);
    SC_HAS_PROCESS(write_burst);

    ~write_burst();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<8> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > rx_buffer_V_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > rx_buffer_V_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_reg_216;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_reg_216_pp0_iter1_reg;
    sc_signal< sc_logic > rx_buffer_V_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > rx_buffer_V_offset_blk_n;
    sc_signal< sc_logic > rx_buffer_V_offset_c_blk_n;
    sc_signal< sc_lv<10> > indvar_i_i_i_i_reg_145;
    sc_signal< sc_lv<30> > sum_i_i_fu_172_p2;
    sc_signal< sc_lv<30> > sum_i_i_reg_205;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_rx_buffer_V_AWREADY;
    sc_signal< sc_lv<1> > exitcond_i_i_i_i_fu_188_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter2;
    sc_signal< sc_logic > ap_sig_ioackin_m_axi_rx_buffer_V_WREADY;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > indvar_next_i_i_i_i_fu_194_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > cache_V_load_reg_230;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<64> > indvar4_i_i_i_i_fu_200_p1;
    sc_signal< sc_lv<64> > sum_cast_i_i_fu_178_p1;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_rx_buffer_V_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_m_axi_rx_buffer_V_WREADY;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<21> > tmp_2_i_i_fu_156_p3;
    sc_signal< sc_lv<30> > tmp_3_cast_i_i_fu_164_p1;
    sc_signal< sc_lv<30> > sext_cast_i_i_fu_168_p1;
    sc_signal< sc_lv<8> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<8> ap_ST_fsm_state1;
    static const sc_lv<8> ap_ST_fsm_state2;
    static const sc_lv<8> ap_ST_fsm_pp0_stage0;
    static const sc_lv<8> ap_ST_fsm_state6;
    static const sc_lv<8> ap_ST_fsm_state7;
    static const sc_lv<8> ap_ST_fsm_state8;
    static const sc_lv<8> ap_ST_fsm_state9;
    static const sc_lv<8> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_200;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage0_iter1();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_sig_ioackin_m_axi_rx_buffer_V_AWREADY();
    void thread_ap_sig_ioackin_m_axi_rx_buffer_V_WREADY();
    void thread_cache_V_address0();
    void thread_cache_V_ce0();
    void thread_exitcond_i_i_i_i_fu_188_p2();
    void thread_indvar4_i_i_i_i_fu_200_p1();
    void thread_indvar_next_i_i_i_i_fu_194_p2();
    void thread_m_axi_rx_buffer_V_ARADDR();
    void thread_m_axi_rx_buffer_V_ARBURST();
    void thread_m_axi_rx_buffer_V_ARCACHE();
    void thread_m_axi_rx_buffer_V_ARID();
    void thread_m_axi_rx_buffer_V_ARLEN();
    void thread_m_axi_rx_buffer_V_ARLOCK();
    void thread_m_axi_rx_buffer_V_ARPROT();
    void thread_m_axi_rx_buffer_V_ARQOS();
    void thread_m_axi_rx_buffer_V_ARREGION();
    void thread_m_axi_rx_buffer_V_ARSIZE();
    void thread_m_axi_rx_buffer_V_ARUSER();
    void thread_m_axi_rx_buffer_V_ARVALID();
    void thread_m_axi_rx_buffer_V_AWADDR();
    void thread_m_axi_rx_buffer_V_AWBURST();
    void thread_m_axi_rx_buffer_V_AWCACHE();
    void thread_m_axi_rx_buffer_V_AWID();
    void thread_m_axi_rx_buffer_V_AWLEN();
    void thread_m_axi_rx_buffer_V_AWLOCK();
    void thread_m_axi_rx_buffer_V_AWPROT();
    void thread_m_axi_rx_buffer_V_AWQOS();
    void thread_m_axi_rx_buffer_V_AWREGION();
    void thread_m_axi_rx_buffer_V_AWSIZE();
    void thread_m_axi_rx_buffer_V_AWUSER();
    void thread_m_axi_rx_buffer_V_AWVALID();
    void thread_m_axi_rx_buffer_V_BREADY();
    void thread_m_axi_rx_buffer_V_RREADY();
    void thread_m_axi_rx_buffer_V_WDATA();
    void thread_m_axi_rx_buffer_V_WID();
    void thread_m_axi_rx_buffer_V_WLAST();
    void thread_m_axi_rx_buffer_V_WSTRB();
    void thread_m_axi_rx_buffer_V_WUSER();
    void thread_m_axi_rx_buffer_V_WVALID();
    void thread_rx_buffer_V_blk_n_AW();
    void thread_rx_buffer_V_blk_n_B();
    void thread_rx_buffer_V_blk_n_W();
    void thread_rx_buffer_V_offset_blk_n();
    void thread_rx_buffer_V_offset_c_blk_n();
    void thread_rx_buffer_V_offset_c_read();
    void thread_rx_buffer_V_offset_read();
    void thread_sext_cast_i_i_fu_168_p1();
    void thread_sum_cast_i_i_fu_178_p1();
    void thread_sum_i_i_fu_172_p2();
    void thread_tmp_2_i_i_fu_156_p3();
    void thread_tmp_3_cast_i_i_fu_164_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
