// Seed: 3443276007
module module_0 (
    input  uwire id_0,
    output wire  id_1,
    output tri   id_2
);
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri id_2,
    input tri1 id_3,
    input supply0 id_4
);
  module_0(
      id_3, id_2, id_2
  );
endmodule
module module_2 (
    output logic id_0,
    input supply1 id_1,
    output supply0 id_2,
    output supply1 id_3,
    input logic id_4,
    input wor id_5
);
  wire id_7;
  always id_0 <= id_4;
  module_0(
      id_5, id_2, id_3
  );
endmodule
