{
  "module_name": "pinctrl-sm8250.c",
  "hash_id": "11fbba163b55d8e2d1df8120abcd070eb16b951d89a38577053b4d32b5060df8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sm8250.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\nstatic const char * const sm8250_tiles[] = {\n\t\"west\",\n\t\"south\",\n\t\"north\",\n};\n\nenum {\n\tWEST,\n\tSOUTH,\n\tNORTH,\n};\n\n#define REG_SIZE 0x1000\n#define PINGROUP(id, _tile, f1, f2, f3, f4, f5, f6, f7, f8, f9) \\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = REG_SIZE * id + 0x4,\t\t\\\n\t\t.intr_cfg_reg = REG_SIZE * id + 0x8,\t\\\n\t\t.intr_status_reg = REG_SIZE * id + 0xc,\t\\\n\t\t.intr_target_reg = REG_SIZE * id + 0x8,\t\\\n\t\t.tile = _tile,\t\t\t\t\\\n\t\t.mux_bit = 2,\t\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\t\\\n\t\t.intr_status_bit = 0,\t\t\t\\\n\t\t.intr_target_bit = 5,\t\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\t\\\n\t\t.intr_raw_status_bit = 4,\t\t\\\n\t\t.intr_polarity_bit = 1,\t\t\t\\\n\t\t.intr_detection_bit = 2,\t\t\\\n\t\t.intr_detection_width = 2,\t\t\\\n\t}\n\n#define SDC_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.tile = NORTH,\t\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\n#define UFS_RESET(pg_name, offset)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = offset,\t\t\t\\\n\t\t.io_reg = offset + 0x4,\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.tile = SOUTH,\t\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = 3,\t\t\t\t\\\n\t\t.drv_bit = 0,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = 0,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc sm8250_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"GPIO_133\"),\n\tPINCTRL_PIN(134, \"GPIO_134\"),\n\tPINCTRL_PIN(135, \"GPIO_135\"),\n\tPINCTRL_PIN(136, \"GPIO_136\"),\n\tPINCTRL_PIN(137, \"GPIO_137\"),\n\tPINCTRL_PIN(138, \"GPIO_138\"),\n\tPINCTRL_PIN(139, \"GPIO_139\"),\n\tPINCTRL_PIN(140, \"GPIO_140\"),\n\tPINCTRL_PIN(141, \"GPIO_141\"),\n\tPINCTRL_PIN(142, \"GPIO_142\"),\n\tPINCTRL_PIN(143, \"GPIO_143\"),\n\tPINCTRL_PIN(144, \"GPIO_144\"),\n\tPINCTRL_PIN(145, \"GPIO_145\"),\n\tPINCTRL_PIN(146, \"GPIO_146\"),\n\tPINCTRL_PIN(147, \"GPIO_147\"),\n\tPINCTRL_PIN(148, \"GPIO_148\"),\n\tPINCTRL_PIN(149, \"GPIO_149\"),\n\tPINCTRL_PIN(150, \"GPIO_150\"),\n\tPINCTRL_PIN(151, \"GPIO_151\"),\n\tPINCTRL_PIN(152, \"GPIO_152\"),\n\tPINCTRL_PIN(153, \"GPIO_153\"),\n\tPINCTRL_PIN(154, \"GPIO_154\"),\n\tPINCTRL_PIN(155, \"GPIO_155\"),\n\tPINCTRL_PIN(156, \"GPIO_156\"),\n\tPINCTRL_PIN(157, \"GPIO_157\"),\n\tPINCTRL_PIN(158, \"GPIO_158\"),\n\tPINCTRL_PIN(159, \"GPIO_159\"),\n\tPINCTRL_PIN(160, \"GPIO_160\"),\n\tPINCTRL_PIN(161, \"GPIO_161\"),\n\tPINCTRL_PIN(162, \"GPIO_162\"),\n\tPINCTRL_PIN(163, \"GPIO_163\"),\n\tPINCTRL_PIN(164, \"GPIO_164\"),\n\tPINCTRL_PIN(165, \"GPIO_165\"),\n\tPINCTRL_PIN(166, \"GPIO_166\"),\n\tPINCTRL_PIN(167, \"GPIO_167\"),\n\tPINCTRL_PIN(168, \"GPIO_168\"),\n\tPINCTRL_PIN(169, \"GPIO_169\"),\n\tPINCTRL_PIN(170, \"GPIO_170\"),\n\tPINCTRL_PIN(171, \"GPIO_171\"),\n\tPINCTRL_PIN(172, \"GPIO_172\"),\n\tPINCTRL_PIN(173, \"GPIO_173\"),\n\tPINCTRL_PIN(174, \"GPIO_174\"),\n\tPINCTRL_PIN(175, \"GPIO_175\"),\n\tPINCTRL_PIN(176, \"GPIO_176\"),\n\tPINCTRL_PIN(177, \"GPIO_177\"),\n\tPINCTRL_PIN(178, \"GPIO_178\"),\n\tPINCTRL_PIN(179, \"GPIO_179\"),\n\tPINCTRL_PIN(180, \"SDC2_CLK\"),\n\tPINCTRL_PIN(181, \"SDC2_CMD\"),\n\tPINCTRL_PIN(182, \"SDC2_DATA\"),\n\tPINCTRL_PIN(183, \"UFS_RESET\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\nDECLARE_MSM_GPIO_PINS(133);\nDECLARE_MSM_GPIO_PINS(134);\nDECLARE_MSM_GPIO_PINS(135);\nDECLARE_MSM_GPIO_PINS(136);\nDECLARE_MSM_GPIO_PINS(137);\nDECLARE_MSM_GPIO_PINS(138);\nDECLARE_MSM_GPIO_PINS(139);\nDECLARE_MSM_GPIO_PINS(140);\nDECLARE_MSM_GPIO_PINS(141);\nDECLARE_MSM_GPIO_PINS(142);\nDECLARE_MSM_GPIO_PINS(143);\nDECLARE_MSM_GPIO_PINS(144);\nDECLARE_MSM_GPIO_PINS(145);\nDECLARE_MSM_GPIO_PINS(146);\nDECLARE_MSM_GPIO_PINS(147);\nDECLARE_MSM_GPIO_PINS(148);\nDECLARE_MSM_GPIO_PINS(149);\nDECLARE_MSM_GPIO_PINS(150);\nDECLARE_MSM_GPIO_PINS(151);\nDECLARE_MSM_GPIO_PINS(152);\nDECLARE_MSM_GPIO_PINS(153);\nDECLARE_MSM_GPIO_PINS(154);\nDECLARE_MSM_GPIO_PINS(155);\nDECLARE_MSM_GPIO_PINS(156);\nDECLARE_MSM_GPIO_PINS(157);\nDECLARE_MSM_GPIO_PINS(158);\nDECLARE_MSM_GPIO_PINS(159);\nDECLARE_MSM_GPIO_PINS(160);\nDECLARE_MSM_GPIO_PINS(161);\nDECLARE_MSM_GPIO_PINS(162);\nDECLARE_MSM_GPIO_PINS(163);\nDECLARE_MSM_GPIO_PINS(164);\nDECLARE_MSM_GPIO_PINS(165);\nDECLARE_MSM_GPIO_PINS(166);\nDECLARE_MSM_GPIO_PINS(167);\nDECLARE_MSM_GPIO_PINS(168);\nDECLARE_MSM_GPIO_PINS(169);\nDECLARE_MSM_GPIO_PINS(170);\nDECLARE_MSM_GPIO_PINS(171);\nDECLARE_MSM_GPIO_PINS(172);\nDECLARE_MSM_GPIO_PINS(173);\nDECLARE_MSM_GPIO_PINS(174);\nDECLARE_MSM_GPIO_PINS(175);\nDECLARE_MSM_GPIO_PINS(176);\nDECLARE_MSM_GPIO_PINS(177);\nDECLARE_MSM_GPIO_PINS(178);\nDECLARE_MSM_GPIO_PINS(179);\n\nstatic const unsigned int ufs_reset_pins[] = { 180 };\nstatic const unsigned int sdc2_clk_pins[] = { 181 };\nstatic const unsigned int sdc2_cmd_pins[] = { 182 };\nstatic const unsigned int sdc2_data_pins[] = { 183 };\n\nenum sm8250_functions {\n\tmsm_mux_aoss_cti,\n\tmsm_mux_atest,\n\tmsm_mux_audio_ref,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_i2c,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cci_timer3,\n\tmsm_mux_cci_timer4,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ddr_pxi1,\n\tmsm_mux_ddr_pxi2,\n\tmsm_mux_ddr_pxi3,\n\tmsm_mux_dp_hot,\n\tmsm_mux_dp_lcd,\n\tmsm_mux_gcc_gp1,\n\tmsm_mux_gcc_gp2,\n\tmsm_mux_gcc_gp3,\n\tmsm_mux_gpio,\n\tmsm_mux_ibi_i3c,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_lpass_slimbus,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_mdp_vsync0,\n\tmsm_mux_mdp_vsync1,\n\tmsm_mux_mdp_vsync2,\n\tmsm_mux_mdp_vsync3,\n\tmsm_mux_mi2s0_data0,\n\tmsm_mux_mi2s0_data1,\n\tmsm_mux_mi2s0_sck,\n\tmsm_mux_mi2s0_ws,\n\tmsm_mux_mi2s1_data0,\n\tmsm_mux_mi2s1_data1,\n\tmsm_mux_mi2s1_sck,\n\tmsm_mux_mi2s1_ws,\n\tmsm_mux_mi2s2_data0,\n\tmsm_mux_mi2s2_data1,\n\tmsm_mux_mi2s2_sck,\n\tmsm_mux_mi2s2_ws,\n\tmsm_mux_pci_e0,\n\tmsm_mux_pci_e1,\n\tmsm_mux_pci_e2,\n\tmsm_mux_phase_flag,\n\tmsm_mux_pll_bist,\n\tmsm_mux_pll_bypassnl,\n\tmsm_mux_pll_clk,\n\tmsm_mux_pll_reset,\n\tmsm_mux_pri_mi2s,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qspi0,\n\tmsm_mux_qspi1,\n\tmsm_mux_qspi2,\n\tmsm_mux_qspi3,\n\tmsm_mux_qspi_clk,\n\tmsm_mux_qspi_cs,\n\tmsm_mux_qup0,\n\tmsm_mux_qup1,\n\tmsm_mux_qup10,\n\tmsm_mux_qup11,\n\tmsm_mux_qup12,\n\tmsm_mux_qup13,\n\tmsm_mux_qup14,\n\tmsm_mux_qup15,\n\tmsm_mux_qup16,\n\tmsm_mux_qup17,\n\tmsm_mux_qup18,\n\tmsm_mux_qup19,\n\tmsm_mux_qup2,\n\tmsm_mux_qup3,\n\tmsm_mux_qup4,\n\tmsm_mux_qup5,\n\tmsm_mux_qup6,\n\tmsm_mux_qup7,\n\tmsm_mux_qup8,\n\tmsm_mux_qup9,\n\tmsm_mux_qup_l4,\n\tmsm_mux_qup_l5,\n\tmsm_mux_qup_l6,\n\tmsm_mux_sd_write,\n\tmsm_mux_sdc40,\n\tmsm_mux_sdc41,\n\tmsm_mux_sdc42,\n\tmsm_mux_sdc43,\n\tmsm_mux_sdc4_clk,\n\tmsm_mux_sdc4_cmd,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_sp_cmu,\n\tmsm_mux_tgu_ch0,\n\tmsm_mux_tgu_ch1,\n\tmsm_mux_tgu_ch2,\n\tmsm_mux_tgu_ch3,\n\tmsm_mux_tsense_pwm1,\n\tmsm_mux_tsense_pwm2,\n\tmsm_mux_tsif0_clk,\n\tmsm_mux_tsif0_data,\n\tmsm_mux_tsif0_en,\n\tmsm_mux_tsif0_error,\n\tmsm_mux_tsif0_sync,\n\tmsm_mux_tsif1_clk,\n\tmsm_mux_tsif1_data,\n\tmsm_mux_tsif1_en,\n\tmsm_mux_tsif1_error,\n\tmsm_mux_tsif1_sync,\n\tmsm_mux_usb2phy_ac,\n\tmsm_mux_usb_phy,\n\tmsm_mux_vsense_trigger,\n\tmsm_mux__,\n};\n\nstatic const char * const tsif1_data_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const sdc41_groups[] = {\n\t\"gpio75\",\n};\nstatic const char * const tsif1_sync_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const sdc40_groups[] = {\n\t\"gpio76\",\n};\nstatic const char * const aoss_cti_groups[] = {\n\t\"gpio77\",\n};\nstatic const char * const phase_flag_groups[] = {\n\t\"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\", \"gpio50\", \"gpio51\",\n\t\"gpio69\", \"gpio70\", \"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio103\", \"gpio104\", \"gpio115\", \"gpio116\", \"gpio117\", \"gpio118\",\n\t\"gpio119\", \"gpio120\", \"gpio122\", \"gpio124\", \"gpio125\",\n};\nstatic const char * const sd_write_groups[] = {\n\t\"gpio78\",\n};\nstatic const char * const pci_e0_groups[] = {\n\t\"gpio79\", \"gpio80\",\n};\nstatic const char * const pci_e1_groups[] = {\n\t\"gpio82\", \"gpio83\",\n};\nstatic const char * const pci_e2_groups[] = {\n\t\"gpio85\", \"gpio86\",\n};\nstatic const char * const tgu_ch0_groups[] = {\n\t\"gpio85\",\n};\nstatic const char * const atest_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio32\", \"gpio33\", \"gpio34\",\n\t\"gpio35\", \"gpio36\", \"gpio37\", \"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\",\n\t\"gpio89\",\n};\nstatic const char * const tgu_ch3_groups[] = {\n\t\"gpio86\",\n};\nstatic const char * const tsif1_error_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const tgu_ch1_groups[] = {\n\t\"gpio90\",\n};\nstatic const char * const tsif0_error_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const tgu_ch2_groups[] = {\n\t\"gpio91\",\n};\nstatic const char * const cam_mclk_groups[] = {\n\t\"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\", \"gpio99\", \"gpio100\",\n};\nstatic const char * const ddr_bist_groups[] = {\n\t\"gpio94\", \"gpio95\", \"gpio143\", \"gpio144\",\n};\nstatic const char * const pll_bypassnl_groups[] = {\n\t\"gpio96\",\n};\nstatic const char * const pll_reset_groups[] = {\n\t\"gpio97\",\n};\nstatic const char * const cci_i2c_groups[] = {\n\t\"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\", \"gpio106\",\n\t\"gpio107\", \"gpio108\",\n};\nstatic const char * const qdss_gpio_groups[] = {\n\t\"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\", \"gpio99\", \"gpio100\",\n\t\"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\", \"gpio105\", \"gpio106\",\n\t\"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\", \"gpio111\", \"gpio160\",\n\t\"gpio161\", \"gpio162\", \"gpio163\", \"gpio164\", \"gpio165\", \"gpio166\",\n\t\"gpio167\", \"gpio168\", \"gpio169\", \"gpio170\", \"gpio171\", \"gpio172\",\n\t\"gpio173\", \"gpio174\", \"gpio175\", \"gpio176\", \"gpio177\",\n};\nstatic const char * const gcc_gp1_groups[] = {\n\t\"gpio106\", \"gpio136\",\n};\nstatic const char * const gcc_gp2_groups[] = {\n\t\"gpio107\", \"gpio137\",\n};\nstatic const char * const gcc_gp3_groups[] = {\n\t\"gpio108\", \"gpio138\",\n};\nstatic const char * const cci_timer0_groups[] = {\n\t\"gpio109\",\n};\nstatic const char * const cci_timer1_groups[] = {\n\t\"gpio110\",\n};\nstatic const char * const cci_timer2_groups[] = {\n\t\"gpio111\",\n};\nstatic const char * const cci_timer3_groups[] = {\n\t\"gpio112\",\n};\nstatic const char * const cci_async_groups[] = {\n\t\"gpio112\", \"gpio113\", \"gpio114\",\n};\nstatic const char * const cci_timer4_groups[] = {\n\t\"gpio113\",\n};\nstatic const char * const qup2_groups[] = {\n\t\"gpio115\", \"gpio116\", \"gpio117\", \"gpio118\",\n};\nstatic const char * const qup3_groups[] = {\n\t\"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n};\nstatic const char * const tsense_pwm1_groups[] = {\n\t\"gpio123\",\n};\nstatic const char * const tsense_pwm2_groups[] = {\n\t\"gpio123\",\n};\nstatic const char * const qup9_groups[] = {\n\t\"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n};\nstatic const char * const qup10_groups[] = {\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\",\n};\nstatic const char * const mi2s2_sck_groups[] = {\n\t\"gpio133\",\n};\nstatic const char * const mi2s2_data0_groups[] = {\n\t\"gpio134\",\n};\nstatic const char * const mi2s2_ws_groups[] = {\n\t\"gpio135\",\n};\nstatic const char * const pri_mi2s_groups[] = {\n\t\"gpio136\",\n};\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio137\",\n};\nstatic const char * const audio_ref_groups[] = {\n\t\"gpio137\",\n};\nstatic const char * const mi2s2_data1_groups[] = {\n\t\"gpio137\",\n};\nstatic const char * const mi2s0_sck_groups[] = {\n\t\"gpio138\",\n};\nstatic const char * const mi2s0_data0_groups[] = {\n\t\"gpio139\",\n};\nstatic const char * const mi2s0_data1_groups[] = {\n\t\"gpio140\",\n};\nstatic const char * const mi2s0_ws_groups[] = {\n\t\"gpio141\",\n};\nstatic const char * const lpass_slimbus_groups[] = {\n\t\"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\",\n};\nstatic const char * const mi2s1_sck_groups[] = {\n\t\"gpio142\",\n};\nstatic const char * const mi2s1_data0_groups[] = {\n\t\"gpio143\",\n};\nstatic const char * const mi2s1_data1_groups[] = {\n\t\"gpio144\",\n};\nstatic const char * const mi2s1_ws_groups[] = {\n\t\"gpio145\",\n};\nstatic const char * const cri_trng0_groups[] = {\n\t\"gpio159\",\n};\nstatic const char * const cri_trng1_groups[] = {\n\t\"gpio160\",\n};\nstatic const char * const cri_trng_groups[] = {\n\t\"gpio161\",\n};\nstatic const char * const sp_cmu_groups[] = {\n\t\"gpio162\",\n};\nstatic const char * const prng_rosc_groups[] = {\n\t\"gpio163\",\n};\nstatic const char * const qup19_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\",\n};\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\",\n\t\"gpio123\", \"gpio124\", \"gpio125\", \"gpio126\", \"gpio127\", \"gpio128\",\n\t\"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\", \"gpio133\", \"gpio134\",\n\t\"gpio135\", \"gpio136\", \"gpio137\", \"gpio138\", \"gpio139\", \"gpio140\",\n\t\"gpio141\", \"gpio142\", \"gpio143\", \"gpio144\", \"gpio145\", \"gpio146\",\n\t\"gpio147\", \"gpio148\", \"gpio149\", \"gpio150\", \"gpio151\", \"gpio152\",\n\t\"gpio153\", \"gpio154\", \"gpio155\", \"gpio156\", \"gpio157\", \"gpio158\",\n\t\"gpio159\", \"gpio160\", \"gpio161\", \"gpio162\", \"gpio163\", \"gpio164\",\n\t\"gpio165\", \"gpio166\", \"gpio167\", \"gpio168\", \"gpio169\", \"gpio170\",\n\t\"gpio171\", \"gpio172\", \"gpio173\", \"gpio174\", \"gpio175\", \"gpio176\",\n\t\"gpio177\", \"gpio178\", \"gpio179\",\n};\nstatic const char * const qdss_cti_groups[] = {\n\t\"gpio0\", \"gpio2\", \"gpio2\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio92\",\n\t\"gpio93\",\n};\nstatic const char * const qup1_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n};\nstatic const char * const ibi_i3c_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio24\", \"gpio25\", \"gpio28\", \"gpio29\", \"gpio40\",\n\t\"gpio41\",\n};\nstatic const char * const qup_l4_groups[] = {\n\t\"gpio6\", \"gpio14\", \"gpio46\", \"gpio123\",\n};\nstatic const char * const qup_l5_groups[] = {\n\t\"gpio7\", \"gpio15\", \"gpio47\", \"gpio124\",\n};\nstatic const char * const qup4_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char * const qup5_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char * const qup6_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char * const qup7_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\nstatic const char * const qup8_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n};\nstatic const char * const qup0_groups[] = {\n\t\"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\",\n};\nstatic const char * const qup12_groups[] = {\n\t\"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n};\nstatic const char * const qup13_groups[] = {\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\",\n};\nstatic const char * const qup14_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n};\nstatic const char * const ddr_pxi3_groups[] = {\n\t\"gpio40\", \"gpio43\",\n};\nstatic const char * const ddr_pxi1_groups[] = {\n\t\"gpio41\", \"gpio42\",\n};\nstatic const char * const vsense_trigger_groups[] = {\n\t\"gpio42\",\n};\nstatic const char * const qup15_groups[] = {\n\t\"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\",\n};\nstatic const char * const dbg_out_groups[] = {\n\t\"gpio44\",\n};\nstatic const char * const qup16_groups[] = {\n\t\"gpio48\", \"gpio49\", \"gpio50\", \"gpio51\",\n};\nstatic const char * const qup17_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\",\n};\nstatic const char * const ddr_pxi0_groups[] = {\n\t\"gpio52\", \"gpio53\",\n};\nstatic const char * const jitter_bist_groups[] = {\n\t\"gpio54\",\n};\nstatic const char * const pll_bist_groups[] = {\n\t\"gpio55\",\n};\nstatic const char * const ddr_pxi2_groups[] = {\n\t\"gpio55\", \"gpio56\",\n};\nstatic const char * const qup18_groups[] = {\n\t\"gpio56\", \"gpio57\", \"gpio58\", \"gpio59\",\n};\nstatic const char * const qup11_groups[] = {\n\t\"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n};\nstatic const char * const usb2phy_ac_groups[] = {\n\t\"gpio64\", \"gpio90\",\n};\nstatic const char * const qup_l6_groups[] = {\n\t\"gpio64\", \"gpio77\", \"gpio92\", \"gpio93\",\n};\nstatic const char * const usb_phy_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const pll_clk_groups[] = {\n\t\"gpio65\",\n};\nstatic const char * const mdp_vsync_groups[] = {\n\t\"gpio66\", \"gpio67\", \"gpio68\", \"gpio122\", \"gpio124\",\n};\nstatic const char * const dp_lcd_groups[] = {\n\t\"gpio67\",\n};\nstatic const char * const dp_hot_groups[] = {\n\t\"gpio68\",\n};\nstatic const char * const qspi_cs_groups[] = {\n\t\"gpio69\", \"gpio75\",\n};\nstatic const char * const tsif0_clk_groups[] = {\n\t\"gpio69\",\n};\nstatic const char * const qspi0_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const tsif0_en_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const mdp_vsync0_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const mdp_vsync1_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const mdp_vsync2_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const mdp_vsync3_groups[] = {\n\t\"gpio70\",\n};\nstatic const char * const qspi1_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const tsif0_data_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const sdc4_cmd_groups[] = {\n\t\"gpio71\",\n};\nstatic const char * const qspi2_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const tsif0_sync_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const sdc43_groups[] = {\n\t\"gpio72\",\n};\nstatic const char * const qspi_clk_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const tsif1_clk_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const sdc4_clk_groups[] = {\n\t\"gpio73\",\n};\nstatic const char * const qspi3_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const tsif1_en_groups[] = {\n\t\"gpio74\",\n};\nstatic const char * const sdc42_groups[] = {\n\t\"gpio74\",\n};\n\nstatic const struct pinfunction sm8250_functions[] = {\n\tMSM_PIN_FUNCTION(aoss_cti),\n\tMSM_PIN_FUNCTION(atest),\n\tMSM_PIN_FUNCTION(audio_ref),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_i2c),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cci_timer3),\n\tMSM_PIN_FUNCTION(cci_timer4),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ddr_pxi1),\n\tMSM_PIN_FUNCTION(ddr_pxi2),\n\tMSM_PIN_FUNCTION(ddr_pxi3),\n\tMSM_PIN_FUNCTION(dp_hot),\n\tMSM_PIN_FUNCTION(dp_lcd),\n\tMSM_PIN_FUNCTION(gcc_gp1),\n\tMSM_PIN_FUNCTION(gcc_gp2),\n\tMSM_PIN_FUNCTION(gcc_gp3),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(ibi_i3c),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(lpass_slimbus),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(mdp_vsync0),\n\tMSM_PIN_FUNCTION(mdp_vsync1),\n\tMSM_PIN_FUNCTION(mdp_vsync2),\n\tMSM_PIN_FUNCTION(mdp_vsync3),\n\tMSM_PIN_FUNCTION(mi2s0_data0),\n\tMSM_PIN_FUNCTION(mi2s0_data1),\n\tMSM_PIN_FUNCTION(mi2s0_sck),\n\tMSM_PIN_FUNCTION(mi2s0_ws),\n\tMSM_PIN_FUNCTION(mi2s1_data0),\n\tMSM_PIN_FUNCTION(mi2s1_data1),\n\tMSM_PIN_FUNCTION(mi2s1_sck),\n\tMSM_PIN_FUNCTION(mi2s1_ws),\n\tMSM_PIN_FUNCTION(mi2s2_data0),\n\tMSM_PIN_FUNCTION(mi2s2_data1),\n\tMSM_PIN_FUNCTION(mi2s2_sck),\n\tMSM_PIN_FUNCTION(mi2s2_ws),\n\tMSM_PIN_FUNCTION(pci_e0),\n\tMSM_PIN_FUNCTION(pci_e1),\n\tMSM_PIN_FUNCTION(pci_e2),\n\tMSM_PIN_FUNCTION(phase_flag),\n\tMSM_PIN_FUNCTION(pll_bist),\n\tMSM_PIN_FUNCTION(pll_bypassnl),\n\tMSM_PIN_FUNCTION(pll_clk),\n\tMSM_PIN_FUNCTION(pll_reset),\n\tMSM_PIN_FUNCTION(pri_mi2s),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qspi0),\n\tMSM_PIN_FUNCTION(qspi1),\n\tMSM_PIN_FUNCTION(qspi2),\n\tMSM_PIN_FUNCTION(qspi3),\n\tMSM_PIN_FUNCTION(qspi_clk),\n\tMSM_PIN_FUNCTION(qspi_cs),\n\tMSM_PIN_FUNCTION(qup0),\n\tMSM_PIN_FUNCTION(qup1),\n\tMSM_PIN_FUNCTION(qup10),\n\tMSM_PIN_FUNCTION(qup11),\n\tMSM_PIN_FUNCTION(qup12),\n\tMSM_PIN_FUNCTION(qup13),\n\tMSM_PIN_FUNCTION(qup14),\n\tMSM_PIN_FUNCTION(qup15),\n\tMSM_PIN_FUNCTION(qup16),\n\tMSM_PIN_FUNCTION(qup17),\n\tMSM_PIN_FUNCTION(qup18),\n\tMSM_PIN_FUNCTION(qup19),\n\tMSM_PIN_FUNCTION(qup2),\n\tMSM_PIN_FUNCTION(qup3),\n\tMSM_PIN_FUNCTION(qup4),\n\tMSM_PIN_FUNCTION(qup5),\n\tMSM_PIN_FUNCTION(qup6),\n\tMSM_PIN_FUNCTION(qup7),\n\tMSM_PIN_FUNCTION(qup8),\n\tMSM_PIN_FUNCTION(qup9),\n\tMSM_PIN_FUNCTION(qup_l4),\n\tMSM_PIN_FUNCTION(qup_l5),\n\tMSM_PIN_FUNCTION(qup_l6),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sdc40),\n\tMSM_PIN_FUNCTION(sdc41),\n\tMSM_PIN_FUNCTION(sdc42),\n\tMSM_PIN_FUNCTION(sdc43),\n\tMSM_PIN_FUNCTION(sdc4_clk),\n\tMSM_PIN_FUNCTION(sdc4_cmd),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(sp_cmu),\n\tMSM_PIN_FUNCTION(tgu_ch0),\n\tMSM_PIN_FUNCTION(tgu_ch1),\n\tMSM_PIN_FUNCTION(tgu_ch2),\n\tMSM_PIN_FUNCTION(tgu_ch3),\n\tMSM_PIN_FUNCTION(tsense_pwm1),\n\tMSM_PIN_FUNCTION(tsense_pwm2),\n\tMSM_PIN_FUNCTION(tsif0_clk),\n\tMSM_PIN_FUNCTION(tsif0_data),\n\tMSM_PIN_FUNCTION(tsif0_en),\n\tMSM_PIN_FUNCTION(tsif0_error),\n\tMSM_PIN_FUNCTION(tsif0_sync),\n\tMSM_PIN_FUNCTION(tsif1_clk),\n\tMSM_PIN_FUNCTION(tsif1_data),\n\tMSM_PIN_FUNCTION(tsif1_en),\n\tMSM_PIN_FUNCTION(tsif1_error),\n\tMSM_PIN_FUNCTION(tsif1_sync),\n\tMSM_PIN_FUNCTION(usb2phy_ac),\n\tMSM_PIN_FUNCTION(usb_phy),\n\tMSM_PIN_FUNCTION(vsense_trigger),\n};\n\n \nstatic const struct msm_pingroup sm8250_groups[] = {\n\t[0] = PINGROUP(0, SOUTH, qup19, qdss_cti, _, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, SOUTH, qup19, _, _, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, SOUTH, qup19, qdss_cti, qdss_cti, _, _, _, _, _, _),\n\t[3] = PINGROUP(3, SOUTH, qup19, _, _, _, _, _, _, _, _),\n\t[4] = PINGROUP(4, NORTH, qup1, ibi_i3c, _, _, _, _, _, _, _),\n\t[5] = PINGROUP(5, NORTH, qup1, ibi_i3c, _, _, _, _, _, _, _),\n\t[6] = PINGROUP(6, NORTH, qup1, qup_l4, _, _, _, _, _, _, _),\n\t[7] = PINGROUP(7, NORTH, qup1, qup_l5, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, NORTH, qup4, _, _, _, _, _, _, _, _),\n\t[9] = PINGROUP(9, NORTH, qup4, _, _, _, _, _, _, _, _),\n\t[10] = PINGROUP(10, NORTH, qup4, _, _, _, _, _, _, _, _),\n\t[11] = PINGROUP(11, NORTH, qup4, _, _, _, _, _, _, _, _),\n\t[12] = PINGROUP(12, NORTH, qup5, _, _, _, _, _, _, _, _),\n\t[13] = PINGROUP(13, NORTH, qup5, _, _, _, _, _, _, _, _),\n\t[14] = PINGROUP(14, NORTH, qup5, qup_l4, _, _, _, _, _, _, _),\n\t[15] = PINGROUP(15, NORTH, qup5, qup_l5, _, _, _, _, _, _, _),\n\t[16] = PINGROUP(16, NORTH, qup6, _, _, _, _, _, _, _, _),\n\t[17] = PINGROUP(17, NORTH, qup6, _, _, _, _, _, _, _, _),\n\t[18] = PINGROUP(18, NORTH, qup6, _, _, _, _, _, _, _, _),\n\t[19] = PINGROUP(19, NORTH, qup6, _, _, _, _, _, _, _, _),\n\t[20] = PINGROUP(20, NORTH, qup7, _, _, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, NORTH, qup7, _, _, _, _, _, _, _, _),\n\t[22] = PINGROUP(22, NORTH, qup7, _, _, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, NORTH, qup7, _, _, _, _, _, _, _, _),\n\t[24] = PINGROUP(24, SOUTH, qup8, ibi_i3c, atest, _, _, _, _, _, _),\n\t[25] = PINGROUP(25, SOUTH, qup8, ibi_i3c, atest, _, _, _, _, _, _),\n\t[26] = PINGROUP(26, SOUTH, qup8, atest, _, _, _, _, _, _, _),\n\t[27] = PINGROUP(27, SOUTH, qup8, atest, _, _, _, _, _, _, _),\n\t[28] = PINGROUP(28, NORTH, qup0, ibi_i3c, _, _, _, _, _, _, _),\n\t[29] = PINGROUP(29, NORTH, qup0, ibi_i3c, _, _, _, _, _, _, _),\n\t[30] = PINGROUP(30, NORTH, qup0, _, _, _, _, _, _, _, _),\n\t[31] = PINGROUP(31, NORTH, qup0, _, _, _, _, _, _, _, _),\n\t[32] = PINGROUP(32, SOUTH, qup12, _, atest, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, SOUTH, qup12, atest, _, _, _, _, _, _, _),\n\t[34] = PINGROUP(34, SOUTH, qup12, atest, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, SOUTH, qup12, atest, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, SOUTH, qup13, atest, _, _, _, _, _, _, _),\n\t[37] = PINGROUP(37, SOUTH, qup13, atest, _, _, _, _, _, _, _),\n\t[38] = PINGROUP(38, SOUTH, qup13, _, _, _, _, _, _, _, _),\n\t[39] = PINGROUP(39, SOUTH, qup13, _, _, _, _, _, _, _, _),\n\t[40] = PINGROUP(40, SOUTH, qup14, ibi_i3c, _, ddr_pxi3, _, _, _, _, _),\n\t[41] = PINGROUP(41, SOUTH, qup14, ibi_i3c, _, ddr_pxi1, _, _, _, _, _),\n\t[42] = PINGROUP(42, SOUTH, qup14, vsense_trigger, ddr_pxi1, _, _, _, _, _, _),\n\t[43] = PINGROUP(43, SOUTH, qup14, ddr_pxi3, _, _, _, _, _, _, _),\n\t[44] = PINGROUP(44, SOUTH, qup15, qdss_cti, dbg_out, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, SOUTH, qup15, qdss_cti, phase_flag, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, SOUTH, qup15, qup_l4, qdss_cti, phase_flag, _, _, _, _, _),\n\t[47] = PINGROUP(47, SOUTH, qup15, qup_l5, phase_flag, _, _, _, _, _, _),\n\t[48] = PINGROUP(48, SOUTH, qup16, phase_flag, _, _, _, _, _, _, _),\n\t[49] = PINGROUP(49, SOUTH, qup16, phase_flag, _, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, SOUTH, qup16, phase_flag, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, SOUTH, qup16, phase_flag, _, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, SOUTH, qup17, ddr_pxi0, _, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, SOUTH, qup17, ddr_pxi0, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, SOUTH, qup17, jitter_bist, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, SOUTH, qup17, pll_bist, ddr_pxi2, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, SOUTH, qup18, ddr_pxi2, _, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, SOUTH, qup18, _, _, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, SOUTH, qup18, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, SOUTH, qup18, _, _, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, SOUTH, qup11, _, _, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, SOUTH, qup11, _, _, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, SOUTH, qup11, _, _, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, SOUTH, qup11, _, _, _, _, _, _, _, _),\n\t[64] = PINGROUP(64, SOUTH, usb2phy_ac, qup_l6, _, _, _, _, _, _, _),\n\t[65] = PINGROUP(65, SOUTH, usb_phy, pll_clk, _, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, NORTH, mdp_vsync, _, _, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, NORTH, mdp_vsync, dp_lcd, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, NORTH, mdp_vsync, dp_hot, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, SOUTH, qspi_cs, tsif0_clk, phase_flag, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, SOUTH, qspi0, tsif0_en, mdp_vsync0, mdp_vsync1, mdp_vsync2, mdp_vsync3, phase_flag, _, _),\n\t[71] = PINGROUP(71, SOUTH, qspi1, tsif0_data, sdc4_cmd, phase_flag, _, _, _, _, _),\n\t[72] = PINGROUP(72, SOUTH, qspi2, tsif0_sync, sdc43, phase_flag, _, _, _, _, _),\n\t[73] = PINGROUP(73, SOUTH, qspi_clk, tsif1_clk, sdc4_clk, phase_flag, _, _, _, _, _),\n\t[74] = PINGROUP(74, SOUTH, qspi3, tsif1_en, sdc42, phase_flag, _, _, _, _, _),\n\t[75] = PINGROUP(75, SOUTH, qspi_cs, tsif1_data, sdc41, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, SOUTH, tsif1_sync, sdc40, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, NORTH, qup_l6, aoss_cti, phase_flag, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, NORTH, sd_write, phase_flag, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, NORTH, pci_e0, phase_flag, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, NORTH, pci_e0, phase_flag, _, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, NORTH, phase_flag, _, _, _, _, _, _, _, _),\n\t[82] = PINGROUP(82, NORTH, pci_e1, phase_flag, _, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, NORTH, pci_e1, phase_flag, _, _, _, _, _, _, _),\n\t[84] = PINGROUP(84, NORTH, phase_flag, _, _, _, _, _, _, _, _),\n\t[85] = PINGROUP(85, SOUTH, pci_e2, tgu_ch0, atest, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, SOUTH, pci_e2, tgu_ch3, atest, _, _, _, _, _, _),\n\t[87] = PINGROUP(87, SOUTH, atest, _, _, _, _, _, _, _, _),\n\t[88] = PINGROUP(88, SOUTH, _, atest, _, _, _, _, _, _, _),\n\t[89] = PINGROUP(89, SOUTH, _, atest, _, _, _, _, _, _, _),\n\t[90] = PINGROUP(90, SOUTH, tsif1_error, usb2phy_ac, tgu_ch1, _, _, _, _, _, _),\n\t[91] = PINGROUP(91, SOUTH, tsif0_error, tgu_ch2, _, _, _, _, _, _, _),\n\t[92] = PINGROUP(92, NORTH, qup_l6, qdss_cti, _, _, _, _, _, _, _),\n\t[93] = PINGROUP(93, NORTH, qup_l6, qdss_cti, _, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, NORTH, cam_mclk, ddr_bist, qdss_gpio, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, NORTH, cam_mclk, ddr_bist, qdss_gpio, _, _, _, _, _, _),\n\t[96] = PINGROUP(96, NORTH, cam_mclk, pll_bypassnl, qdss_gpio, _, _, _, _, _, _),\n\t[97] = PINGROUP(97, NORTH, cam_mclk, pll_reset, qdss_gpio, _, _, _, _, _, _),\n\t[98] = PINGROUP(98, NORTH, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, NORTH, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, NORTH, cam_mclk, qdss_gpio, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, NORTH, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, NORTH, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[103] = PINGROUP(103, NORTH, cci_i2c, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[104] = PINGROUP(104, NORTH, cci_i2c, phase_flag, _, qdss_gpio, _, _, _, _, _),\n\t[105] = PINGROUP(105, NORTH, cci_i2c, qdss_gpio, _, _, _, _, _, _, _),\n\t[106] = PINGROUP(106, NORTH, cci_i2c, gcc_gp1, qdss_gpio, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, NORTH, cci_i2c, gcc_gp2, qdss_gpio, _, _, _, _, _, _),\n\t[108] = PINGROUP(108, NORTH, cci_i2c, gcc_gp3, qdss_gpio, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, NORTH, cci_timer0, qdss_gpio, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, NORTH, cci_timer1, qdss_gpio, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, NORTH, cci_timer2, qdss_gpio, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, NORTH, cci_timer3, cci_async, _, _, _, _, _, _, _),\n\t[113] = PINGROUP(113, NORTH, cci_timer4, cci_async, _, _, _, _, _, _, _),\n\t[114] = PINGROUP(114, NORTH, cci_async, _, _, _, _, _, _, _, _),\n\t[115] = PINGROUP(115, NORTH, qup2, phase_flag, _, _, _, _, _, _, _),\n\t[116] = PINGROUP(116, NORTH, qup2, phase_flag, _, _, _, _, _, _, _),\n\t[117] = PINGROUP(117, NORTH, qup2, phase_flag, _, _, _, _, _, _, _),\n\t[118] = PINGROUP(118, NORTH, qup2, phase_flag, _, _, _, _, _, _, _),\n\t[119] = PINGROUP(119, NORTH, qup3, phase_flag, _, _, _, _, _, _, _),\n\t[120] = PINGROUP(120, NORTH, qup3, phase_flag, _, _, _, _, _, _, _),\n\t[121] = PINGROUP(121, NORTH, qup3, _, _, _, _, _, _, _, _),\n\t[122] = PINGROUP(122, NORTH, qup3, mdp_vsync, phase_flag, _, _, _, _, _, _),\n\t[123] = PINGROUP(123, NORTH, qup_l4, tsense_pwm1, tsense_pwm2, _, _, _, _, _, _),\n\t[124] = PINGROUP(124, NORTH, qup_l5, mdp_vsync, phase_flag, _, _, _, _, _, _),\n\t[125] = PINGROUP(125, SOUTH, qup9, phase_flag, _, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, SOUTH, qup9, _, _, _, _, _, _, _, _),\n\t[127] = PINGROUP(127, SOUTH, qup9, _, _, _, _, _, _, _, _),\n\t[128] = PINGROUP(128, SOUTH, qup9, _, _, _, _, _, _, _, _),\n\t[129] = PINGROUP(129, SOUTH, qup10, _, _, _, _, _, _, _, _),\n\t[130] = PINGROUP(130, SOUTH, qup10, _, _, _, _, _, _, _, _),\n\t[131] = PINGROUP(131, SOUTH, qup10, _, _, _, _, _, _, _, _),\n\t[132] = PINGROUP(132, SOUTH, qup10, _, _, _, _, _, _, _, _),\n\t[133] = PINGROUP(133, WEST, mi2s2_sck, _, _, _, _, _, _, _, _),\n\t[134] = PINGROUP(134, WEST, mi2s2_data0, _, _, _, _, _, _, _, _),\n\t[135] = PINGROUP(135, WEST, mi2s2_ws, _, _, _, _, _, _, _, _),\n\t[136] = PINGROUP(136, WEST, pri_mi2s, gcc_gp1, _, _, _, _, _, _, _),\n\t[137] = PINGROUP(137, WEST, sec_mi2s, audio_ref, mi2s2_data1, gcc_gp2, _, _, _, _, _),\n\t[138] = PINGROUP(138, WEST, mi2s0_sck, gcc_gp3, _, _, _, _, _, _, _),\n\t[139] = PINGROUP(139, WEST, mi2s0_data0, _, _, _, _, _, _, _, _),\n\t[140] = PINGROUP(140, WEST, mi2s0_data1, _, _, _, _, _, _, _, _),\n\t[141] = PINGROUP(141, WEST, mi2s0_ws, _, _, _, _, _, _, _, _),\n\t[142] = PINGROUP(142, WEST, lpass_slimbus, mi2s1_sck, _, _, _, _, _, _, _),\n\t[143] = PINGROUP(143, WEST, lpass_slimbus, mi2s1_data0, ddr_bist, _, _, _, _, _, _),\n\t[144] = PINGROUP(144, WEST, lpass_slimbus, mi2s1_data1, ddr_bist, _, _, _, _, _, _),\n\t[145] = PINGROUP(145, WEST, lpass_slimbus, mi2s1_ws, _, _, _, _, _, _, _),\n\t[146] = PINGROUP(146, WEST, _, _, _, _, _, _, _, _, _),\n\t[147] = PINGROUP(147, WEST, _, _, _, _, _, _, _, _, _),\n\t[148] = PINGROUP(148, WEST, _, _, _, _, _, _, _, _, _),\n\t[149] = PINGROUP(149, WEST, _, _, _, _, _, _, _, _, _),\n\t[150] = PINGROUP(150, WEST, _, _, _, _, _, _, _, _, _),\n\t[151] = PINGROUP(151, WEST, _, _, _, _, _, _, _, _, _),\n\t[152] = PINGROUP(152, WEST, _, _, _, _, _, _, _, _, _),\n\t[153] = PINGROUP(153, WEST, _, _, _, _, _, _, _, _, _),\n\t[154] = PINGROUP(154, WEST, _, _, _, _, _, _, _, _, _),\n\t[155] = PINGROUP(155, WEST, _, _, _, _, _, _, _, _, _),\n\t[156] = PINGROUP(156, WEST, _, _, _, _, _, _, _, _, _),\n\t[157] = PINGROUP(157, WEST, _, _, _, _, _, _, _, _, _),\n\t[158] = PINGROUP(158, WEST, _, _, _, _, _, _, _, _, _),\n\t[159] = PINGROUP(159, WEST, cri_trng0, _, _, _, _, _, _, _, _),\n\t[160] = PINGROUP(160, WEST, cri_trng1, qdss_gpio, _, _, _, _, _, _, _),\n\t[161] = PINGROUP(161, WEST, cri_trng, qdss_gpio, _, _, _, _, _, _, _),\n\t[162] = PINGROUP(162, WEST, sp_cmu, qdss_gpio, _, _, _, _, _, _, _),\n\t[163] = PINGROUP(163, WEST, prng_rosc, qdss_gpio, _, _, _, _, _, _, _),\n\t[164] = PINGROUP(164, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[165] = PINGROUP(165, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[166] = PINGROUP(166, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[167] = PINGROUP(167, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[168] = PINGROUP(168, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[169] = PINGROUP(169, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[170] = PINGROUP(170, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[171] = PINGROUP(171, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[172] = PINGROUP(172, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[173] = PINGROUP(173, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[174] = PINGROUP(174, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[175] = PINGROUP(175, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[176] = PINGROUP(176, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[177] = PINGROUP(177, WEST, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[178] = PINGROUP(178, WEST, _, _, _, _, _, _, _, _, _),\n\t[179] = PINGROUP(179, WEST, _, _, _, _, _, _, _, _, _),\n\t[180] = UFS_RESET(ufs_reset, 0xb8000),\n\t[181] = SDC_PINGROUP(sdc2_clk, 0xb7000, 14, 6),\n\t[182] = SDC_PINGROUP(sdc2_cmd, 0xb7000, 11, 3),\n\t[183] = SDC_PINGROUP(sdc2_data, 0xb7000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sm8250_pdc_map[] = {\n\t{ 0, 79 }, { 1, 84 }, { 2, 80 }, { 3, 82 }, { 4, 107 }, { 7, 43 },\n\t{ 11, 42 }, { 14, 44 }, { 15, 52 }, { 19, 67 }, { 23, 68 }, { 24, 105 },\n\t{ 27, 92 }, { 28, 106 }, { 31, 69 }, { 35, 70 }, { 39, 73 },\n\t{ 40, 108 }, { 43, 71 }, { 45, 72 }, { 47, 83 }, { 51, 74 }, { 55, 77 },\n\t{ 59, 78 }, { 63, 75 }, { 64, 81 }, { 65, 87 }, { 66, 88 }, { 67, 89 },\n\t{ 68, 54 }, { 70, 85 }, { 77, 46 }, { 80, 90 }, { 81, 91 }, { 83, 97 },\n\t{ 84, 98 }, { 86, 99 }, { 87, 100 }, { 88, 101 }, { 89, 102 },\n\t{ 92, 103 }, { 93, 104 }, { 100, 53 }, { 103, 47 }, { 104, 48 },\n\t{ 108, 49 }, { 109, 94 }, { 110, 95 }, { 111, 96 }, { 112, 55 },\n\t{ 113, 56 }, { 118, 50 }, { 121, 51 }, { 122, 57 }, { 123, 58 },\n\t{ 124, 45 }, { 126, 59 }, { 128, 76 }, { 129, 86 }, { 132, 93 },\n\t{ 133, 65 }, { 134, 66 }, { 136, 62 }, { 137, 63 }, { 138, 64 },\n\t{ 142, 60 }, { 143, 61 }\n};\n\nstatic const struct msm_pinctrl_soc_data sm8250_pinctrl = {\n\t.pins = sm8250_pins,\n\t.npins = ARRAY_SIZE(sm8250_pins),\n\t.functions = sm8250_functions,\n\t.nfunctions = ARRAY_SIZE(sm8250_functions),\n\t.groups = sm8250_groups,\n\t.ngroups = ARRAY_SIZE(sm8250_groups),\n\t.ngpios = 181,\n\t.tiles = sm8250_tiles,\n\t.ntiles = ARRAY_SIZE(sm8250_tiles),\n\t.wakeirq_map = sm8250_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sm8250_pdc_map),\n};\n\nstatic int sm8250_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &sm8250_pinctrl);\n}\n\nstatic const struct of_device_id sm8250_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,sm8250-pinctrl\", },\n\t{ },\n};\n\nstatic struct platform_driver sm8250_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"sm8250-pinctrl\",\n\t\t.of_match_table = sm8250_pinctrl_of_match,\n\t},\n\t.probe = sm8250_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sm8250_pinctrl_init(void)\n{\n\treturn platform_driver_register(&sm8250_pinctrl_driver);\n}\narch_initcall(sm8250_pinctrl_init);\n\nstatic void __exit sm8250_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&sm8250_pinctrl_driver);\n}\nmodule_exit(sm8250_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI sm8250 pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_DEVICE_TABLE(of, sm8250_pinctrl_of_match);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}