{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1522533499343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1522533499343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 31 17:58:19 2018 " "Processing started: Sat Mar 31 17:58:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1522533499343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1522533499343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase2 -c phase2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1522533499344 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1522533499887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarrysubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarrysubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRippleCarrySubtractor-behaviour " "Found design unit 1: thirtyTwoBitRippleCarrySubtractor-behaviour" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500427 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRippleCarrySubtractor " "Found entity 1: thirtyTwoBitRippleCarrySubtractor" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarrySubtractor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarryadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/thirtytwobitripplecarryadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 thirtyTwoBitRippleCarryAdder-bdf_type " "Found design unit 1: thirtyTwoBitRippleCarryAdder-bdf_type" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500430 ""} { "Info" "ISGN_ENTITY_NAME" "1 thirtyTwoBitRippleCarryAdder " "Found entity 1: thirtyTwoBitRippleCarryAdder" {  } { { "../CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/thirtyTwoBitRippleCarryAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrotatecomponent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrotatecomponent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRotateComponent-behaviour " "Found design unit 1: shiftRotateComponent-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftRotateComponent.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRotateComponent.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500434 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRotateComponent " "Found entity 1: shiftRotateComponent" {  } { { "../CPU_Design_Alu/ALU/shiftRotateComponent.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRotateComponent.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrightarithmetic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftrightarithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRightArithmetic-behaviour " "Found design unit 1: shiftRightArithmetic-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500437 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRightArithmetic " "Found entity 1: shiftRightArithmetic" {  } { { "../CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRightArithmetic.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftRight-behaviour " "Found design unit 1: shiftRight-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500441 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftRight " "Found entity 1: shiftRight" {  } { { "../CPU_Design_Alu/ALU/shiftRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftRight.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftLeft-behaviour " "Found design unit 1: shiftLeft-behaviour" {  } { { "../CPU_Design_Alu/ALU/shiftLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500445 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftLeft " "Found entity 1: shiftLeft" {  } { { "../CPU_Design_Alu/ALU/shiftLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/shiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateRight-behaviour " "Found design unit 1: rotateRight-behaviour" {  } { { "../CPU_Design_Alu/ALU/rotateRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500448 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateRight " "Found entity 1: rotateRight" {  } { { "../CPU_Design_Alu/ALU/rotateRight.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateRight.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/rotateleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotateLeft-behaviour " "Found design unit 1: rotateLeft-behaviour" {  } { { "../CPU_Design_Alu/ALU/rotateLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500451 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotateLeft " "Found entity 1: rotateLeft" {  } { { "../CPU_Design_Alu/ALU/rotateLeft.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/rotateLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/orgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/orgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 orGate-behaviour " "Found design unit 1: orGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500455 ""} { "Info" "ISGN_ENTITY_NAME" "1 orGate " "Found entity 1: orGate" {  } { { "../CPU_Design_Alu/ALU/orGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/orGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/notgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/notgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notGate-behaviour " "Found design unit 1: notGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/notGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500458 ""} { "Info" "ISGN_ENTITY_NAME" "1 notGate " "Found entity 1: notGate" {  } { { "../CPU_Design_Alu/ALU/notGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/notGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/neggate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/neggate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negGate-behaviour " "Found design unit 1: negGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/negGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500462 ""} { "Info" "ISGN_ENTITY_NAME" "1 negGate " "Found entity 1: negGate" {  } { { "../CPU_Design_Alu/ALU/negGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/negGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-behaviour " "Found design unit 1: fullAdder-behaviour" {  } { { "../CPU_Design_Alu/ALU/fullAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500465 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "../CPU_Design_Alu/ALU/fullAdder.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/encoder32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/encoder32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder32bits-behavioural " "Found design unit 1: encoder32bits-behavioural" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500469 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder32bits " "Found entity 1: encoder32bits" {  } { { "../CPU_Design_Alu/ALU/encoder32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/encoder32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "../CPU_Design_Alu/ALU/divider.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500472 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "../CPU_Design_Alu/ALU/divider.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/booth_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/booth_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_multiplier-behaviour " "Found design unit 1: booth_multiplier-behaviour" {  } { { "../CPU_Design_Alu/ALU/booth_multiplier.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500476 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier " "Found entity 1: booth_multiplier" {  } { { "../CPU_Design_Alu/ALU/booth_multiplier.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/booth_multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate-behaviour " "Found design unit 1: andGate-behaviour" {  } { { "../CPU_Design_Alu/ALU/andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500479 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate " "Found entity 1: andGate" {  } { { "../CPU_Design_Alu/ALU/andGate.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/andGate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/multiplexer32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/multiplexer32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer32bits-behavioural " "Found design unit 1: multiplexer32bits-behavioural" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500482 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer32bits " "Found entity 1: multiplexer32bits" {  } { { "../CPU_Design_Main/multiplexer32bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/multiplexer32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/zregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/zregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zRegister-behaviour " "Found design unit 1: zRegister-behaviour" {  } { { "../CPU_Design_Alu/ALU/zRegister.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500486 ""} { "Info" "ISGN_ENTITY_NAME" "1 zRegister " "Found entity 1: zRegister" {  } { { "../CPU_Design_Alu/ALU/zRegister.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/zRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_alu/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_alu/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500489 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../CPU_Design_Alu/ALU/ALU.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Alu/ALU/ALU.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-arc " "Found design unit 1: reg_32-arc" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500493 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Found entity 1: reg_32" {  } { { "reg_32.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexermdr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexermdr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexerMDR-behaviour " "Found design unit 1: multiplexerMDR-behaviour" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500496 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexerMDR " "Found entity 1: multiplexerMDR" {  } { { "multiplexerMDR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/multiplexerMDR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500500 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodelogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeLogic-behaviour " "Found design unit 1: selectAndEncodeLogic-behaviour" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500503 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeLogic " "Found entity 1: selectAndEncodeLogic" {  } { { "selectAndEncodeLogic.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16bits-behavioural " "Found design unit 1: decoder16bits-behavioural" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500507 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16bits " "Found entity 1: decoder16bits" {  } { { "decoder16bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder16bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent1-behaviour " "Found design unit 1: selectAndEncodeSubComponent1-behaviour" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500510 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent1 " "Found entity 1: selectAndEncodeSubComponent1" {  } { { "selectAndEncodeSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent2-behaviour " "Found design unit 1: selectAndEncodeSubComponent2-behaviour" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500514 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent2 " "Found entity 1: selectAndEncodeSubComponent2" {  } { { "selectAndEncodeSubComponent2.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectencode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectencode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectEncode_tb-behaviour " "Found design unit 1: selectEncode_tb-behaviour" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500518 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectEncode_tb " "Found entity 1: selectEncode_tb" {  } { { "selectEncode_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectEncode_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent1_tb-behaviour " "Found design unit 1: selectAndEncodeSubComponent1_tb-behaviour" {  } { { "selectAndEncodeSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500522 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent1_tb " "Found entity 1: selectAndEncodeSubComponent1_tb" {  } { { "selectAndEncodeSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent1_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IR-arc " "Found design unit 1: reg_IR-arc" {  } { { "reg_IR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500525 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IR " "Found entity 1: reg_IR" {  } { { "reg_IR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ir_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_ir_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_IR_tb-behaviour " "Found design unit 1: reg_IR_tb-behaviour" {  } { { "reg_IR_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500529 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_IR_tb " "Found entity 1: reg_IR_tb" {  } { { "reg_IR_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_IR_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF-behaviour " "Found design unit 1: conFF-behaviour" {  } { { "conFF.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500534 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFF " "Found entity 1: conFF" {  } { { "conFF.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conffsubcomponent1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conffsubcomponent1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFFSubComponent1-behaviour " "Found design unit 1: conFFSubComponent1-behaviour" {  } { { "conFFSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500541 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFFSubComponent1 " "Found entity 1: conFFSubComponent1" {  } { { "conFFSubComponent1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_Zero-behaviour " "Found design unit 1: reg_Zero-behaviour" {  } { { "reg_Zero.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500544 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_Zero " "Found entity 1: reg_Zero" {  } { { "reg_Zero.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_32vs1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_32vs1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andGate_32vs1-behaviour " "Found design unit 1: andGate_32vs1-behaviour" {  } { { "andGate_32vs1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500548 ""} { "Info" "ISGN_ENTITY_NAME" "1 andGate_32vs1 " "Found entity 1: andGate_32vs1" {  } { { "andGate_32vs1.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder4bits-behavioural " "Found design unit 1: decoder4bits-behavioural" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500552 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder4bits " "Found entity 1: decoder4bits" {  } { { "decoder4bits.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/decoder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop-behaviour " "Found design unit 1: flipFlop-behaviour" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500556 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop " "Found entity 1: flipFlop" {  } { { "flipFlop.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selectandencodesubcomponent3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selectandencodesubcomponent3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selectAndEncodeSubComponent3-behaviour " "Found design unit 1: selectAndEncodeSubComponent3-behaviour" {  } { { "selectAndEncodeSubComponent3.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500562 ""} { "Info" "ISGN_ENTITY_NAME" "1 selectAndEncodeSubComponent3 " "Found entity 1: selectAndEncodeSubComponent3" {  } { { "selectAndEncodeSubComponent3.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/selectAndEncodeSubComponent3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_zero_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_zero_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_Zero_tb-behaviour " "Found design unit 1: reg_Zero_tb-behaviour" {  } { { "reg_Zero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500566 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_Zero_tb " "Found entity 1: reg_Zero_tb" {  } { { "reg_Zero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/reg_Zero_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andgate_32vs1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andgate_32vs1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andgate_31vs1_tb-behaviour " "Found design unit 1: andgate_31vs1_tb-behaviour" {  } { { "andGate_32vs1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500570 ""} { "Info" "ISGN_ENTITY_NAME" "1 andgate_31vs1_tb " "Found entity 1: andgate_31vs1_tb" {  } { { "andGate_32vs1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/andGate_32vs1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regzero_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regzero_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regZero_tb-behaviour " "Found design unit 1: regZero_tb-behaviour" {  } { { "regZero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regZero_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500574 ""} { "Info" "ISGN_ENTITY_NAME" "1 regZero_tb " "Found entity 1: regZero_tb" {  } { { "regZero_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regZero_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conff_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFF_tb-behaviour " "Found design unit 1: conFF_tb-behaviour" {  } { { "conFF_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500577 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFF_tb " "Found entity 1: conFF_tb" {  } { { "conFF_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFF_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conffsubcomponent1_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conffsubcomponent1_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conFFSubComponent1_tb-behaviour " "Found design unit 1: conFFSubComponent1_tb-behaviour" {  } { { "conFFSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500580 ""} { "Info" "ISGN_ENTITY_NAME" "1 conFFSubComponent1_tb " "Found entity 1: conFFSubComponent1_tb" {  } { { "conFFSubComponent1_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/conFFSubComponent1_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlop_tb-behaviour " "Found design unit 1: flipFlop_tb-behaviour" {  } { { "flipFlop_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500584 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlop_tb " "Found entity 1: flipFlop_tb" {  } { { "flipFlop_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/flipFlop_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-datapath_arc " "Found design unit 1: datapath-datapath_arc" {  } { { "../CPU_Design_Main/datapath.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500590 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../CPU_Design_Main/datapath.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behaviour " "Found design unit 1: registerFile-behaviour" {  } { { "../CPU_Design_Main/registerFile.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500596 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../CPU_Design_Main/registerFile.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/registerFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/ram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/ram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_tb-behaviour " "Found design unit 1: ram_tb-behaviour" {  } { { "../CPU_Design_Main/ram_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500599 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "../CPU_Design_Main/ram_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_n-SYN " "Found design unit 1: ram_n-SYN" {  } { { "../CPU_Design_Main/ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500603 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_n " "Found entity 1: ram_n" {  } { { "../CPU_Design_Main/ram.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorySubsystem-behaviour " "Found design unit 1: memorySubsystem-behaviour" {  } { { "../CPU_Design_Main/memorySubsystem.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500607 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorySubsystem " "Found entity 1: memorySubsystem" {  } { { "../CPU_Design_Main/memorySubsystem.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/regmar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/regmar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regMAR-arc " "Found design unit 1: regMAR-arc" {  } { { "../CPU_Design_Main/regMAR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500612 ""} { "Info" "ISGN_ENTITY_NAME" "1 regMAR " "Found entity 1: regMAR" {  } { { "../CPU_Design_Main/regMAR.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/regMAR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/memorysubsystem_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memorySubsystem_tb-behaviour " "Found design unit 1: memorySubsystem_tb-behaviour" {  } { { "../CPU_Design_Main/memorySubsystem_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500615 ""} { "Info" "ISGN_ENTITY_NAME" "1 memorySubsystem_tb " "Found entity 1: memorySubsystem_tb" {  } { { "../CPU_Design_Main/memorySubsystem_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/memorySubsystem_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/master/documents/github/cpu_design_project/cpu_design_main/datapath_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/master/documents/github/cpu_design_project/cpu_design_main/datapath_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_tb-datapath_tb_arc " "Found design unit 1: datapath_tb-datapath_tb_arc" {  } { { "../CPU_Design_Main/datapath_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500619 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "../CPU_Design_Main/datapath_tb.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Main/datapath_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcincrement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pcincrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcIncrement-behaviour " "Found design unit 1: pcIncrement-behaviour" {  } { { "pcIncrement.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500623 ""} { "Info" "ISGN_ENTITY_NAME" "1 pcIncrement " "Found entity 1: pcIncrement" {  } { { "pcIncrement.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/pcIncrement.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regPC-arc " "Found design unit 1: regPC-arc" {  } { { "regPC.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500626 ""} { "Info" "ISGN_ENTITY_NAME" "1 regPC " "Found entity 1: regPC" {  } { { "regPC.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/regPC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_units.vhd 2 1 " "Found 2 design units, including 1 entities, in source file io_units.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IO_Units-behaviour " "Found design unit 1: IO_Units-behaviour" {  } { { "IO_units.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500629 ""} { "Info" "ISGN_ENTITY_NAME" "1 IO_Units " "Found entity 1: IO_Units" {  } { { "IO_units.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1522533500629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1522533500629 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clr IO_units.vhd(36) " "VHDL error at IO_units.vhd(36): object \"clr\" is used but not declared" {  } { { "IO_units.vhd" "" { Text "C:/Users/Master/Documents/GitHub/CPU_Design_Project/CPU_Design_Memory_SelectEncode/IO_units.vhd" 36 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1522533500640 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1522533501239 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 31 17:58:21 2018 " "Processing ended: Sat Mar 31 17:58:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1522533501239 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1522533501239 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1522533501239 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1522533501239 ""}
