Analysis & Synthesis report for module_computer
Sun Dec 22 16:00:18 2024
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for LPM_RAM_IO:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated
 12. Parameter Settings for User Entity Instance: LPM_RAM_IO:inst3
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 22 16:00:18 2024        ;
; Quartus II Version                 ; 9.0 Build 184 04/29/2009 SP 1 SJ Web Edition ;
; Revision Name                      ; module_computer                              ;
; Top-level Entity Name              ; module_computer                              ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 176                                          ;
;     Total combinational functions  ; 156                                          ;
;     Dedicated logic registers      ; 50                                           ;
; Total registers                    ; 50                                           ;
; Total pins                         ; 26                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; module_computer    ; module_computer    ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+
; au.v                             ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/au.v                               ;
; con_signal.v                     ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/con_signal.v                       ;
; ins_decode.v                     ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/ins_decode.v                       ;
; ir.v                             ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/ir.v                               ;
; mux2_1.v                         ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/mux2_1.v                           ;
; mux3_1.v                         ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/mux3_1.v                           ;
; pc.v                             ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/pc.v                               ;
; psw.v                            ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/psw.v                              ;
; reg_group.v                      ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/reg_group.v                        ;
; sm.v                             ; yes             ; User Verilog HDL File              ; E:/electronic circuit design/final/sm.v                               ;
; module_computer.bdf              ; yes             ; User Block Diagram/Schematic File  ; E:/electronic circuit design/final/module_computer.bdf                ;
; LPM_RAM_IO.tdf                   ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf        ;
; altram.inc                       ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/altram.inc            ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/aglobal90.inc         ;
; altram.tdf                       ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf            ;
; memmodes.inc                     ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/others/maxplus2/memmodes.inc        ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.inc        ;
; altqpram.inc                     ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/altqpram.inc          ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/altrom.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                       ; e:/altera/90sp1/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_7oa1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/electronic circuit design/final/db/altsyncram_7oa1.tdf             ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 176   ;
;                                             ;       ;
; Total combinational functions               ; 156   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 95    ;
;     -- 3 input functions                    ; 29    ;
;     -- <=2 input functions                  ; 32    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 134   ;
;     -- arithmetic mode                      ; 22    ;
;                                             ;       ;
; Total registers                             ; 50    ;
;     -- Dedicated logic registers            ; 50    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 26    ;
; Total memory bits                           ; 2048  ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 58    ;
; Total fan-out                               ; 803   ;
; Average fan-out                             ; 3.35  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |module_computer                             ; 156 (28)          ; 50 (0)       ; 2048        ; 0            ; 0       ; 0         ; 26   ; 0            ; |module_computer                                                                                  ; work         ;
;    |au:inst6|                                ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|au:inst6                                                                         ; work         ;
;    |con_signal:inst12|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|con_signal:inst12                                                                ; work         ;
;    |ins_decode:inst8|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|ins_decode:inst8                                                                 ; work         ;
;    |ir:inst|                                 ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|ir:inst                                                                          ; work         ;
;    |lpm_ram_io:inst3|                        ; 1 (1)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|lpm_ram_io:inst3                                                                 ; work         ;
;       |altram:sram|                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|lpm_ram_io:inst3|altram:sram                                                     ; work         ;
;          |altsyncram:ram_block|              ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block                                ; work         ;
;             |altsyncram_7oa1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated ; work         ;
;    |mux2_1:inst13|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|mux2_1:inst13                                                                    ; work         ;
;    |mux3_1:inst2|                            ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|mux3_1:inst2                                                                     ; work         ;
;    |pc:inst1|                                ; 12 (12)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|pc:inst1                                                                         ; work         ;
;    |psw:inst7|                               ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|psw:inst7                                                                        ; work         ;
;    |reg_group:inst5|                         ; 40 (40)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|reg_group:inst5                                                                  ; work         ;
;    |sm:inst9|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |module_computer|sm:inst9                                                                         ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                   ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+
; lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; ./module_computer.mif ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 48    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; reg_group:inst5|r3[2]                  ; 2       ;
; reg_group:inst5|r3[1]                  ; 2       ;
; reg_group:inst5|r0[0]                  ; 2       ;
; reg_group:inst5|r3[0]                  ; 2       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |module_computer|pc:inst1|c[4]        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |module_computer|reg_group:inst5|s[1] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |module_computer|reg_group:inst5|d[7] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |module_computer|mux3_1:inst2|y[4]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; No         ; |module_computer|au:inst6|Mux1        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for LPM_RAM_IO:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_RAM_IO:inst3   ;
+------------------------+-----------------------+----------------+
; Parameter Name         ; Value                 ; Type           ;
+------------------------+-----------------------+----------------+
; LPM_WIDTH              ; 8                     ; Signed Integer ;
; LPM_WIDTHAD            ; 8                     ; Signed Integer ;
; LPM_NUMWORDS           ; 256                   ; Signed Integer ;
; LPM_INDATA             ; REGISTERED            ; Untyped        ;
; LPM_ADDRESS_CONTROL    ; REGISTERED            ; Untyped        ;
; LPM_OUTDATA            ; UNREGISTERED          ; Untyped        ;
; LPM_FILE               ; ./module_computer.mif ; Untyped        ;
; USE_EAB                ; ON                    ; Untyped        ;
; DEVICE_FAMILY          ; Cyclone II            ; Untyped        ;
; AUTO_CARRY_CHAINS      ; ON                    ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS   ; OFF                   ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS    ; ON                    ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS ; OFF                   ; IGNORE_CASCADE ;
+------------------------+-----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 22 16:00:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off module_computer -c module_computer
Info: Found 1 design units, including 1 entities, in source file au.v
    Info: Found entity 1: au
Warning (10238): Verilog Module Declaration warning at con_signal.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "con_signal"
Info: Found 1 design units, including 1 entities, in source file con_signal.v
    Info: Found entity 1: con_signal
Info: Found 1 design units, including 1 entities, in source file ins_decode.v
    Info: Found entity 1: ins_decode
Info: Found 1 design units, including 1 entities, in source file ir.v
    Info: Found entity 1: ir
Info: Found 1 design units, including 1 entities, in source file mux2_1.v
    Info: Found entity 1: mux2_1
Info: Found 1 design units, including 1 entities, in source file mux3_1.v
    Info: Found entity 1: mux3_1
Info: Found 1 design units, including 1 entities, in source file pc.v
    Info: Found entity 1: pc
Info: Found 1 design units, including 1 entities, in source file psw.v
    Info: Found entity 1: psw
Info: Found 1 design units, including 1 entities, in source file reg_group.v
    Info: Found entity 1: reg_group
Info: Found 1 design units, including 1 entities, in source file sm.v
    Info: Found entity 1: sm
Info: Found 1 design units, including 1 entities, in source file module_computer.bdf
    Info: Found entity 1: module_computer
Info: Elaborating entity "module_computer" for the top level hierarchy
Info: Elaborating entity "con_signal" for hierarchy "con_signal:inst12"
Info: Elaborating entity "ins_decode" for hierarchy "ins_decode:inst8"
Info: Elaborating entity "sm" for hierarchy "sm:inst9"
Info: Elaborating entity "ir" for hierarchy "ir:inst"
Info: Elaborating entity "LPM_RAM_IO" for hierarchy "LPM_RAM_IO:inst3"
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst3"
Info: Instantiated megafunction "LPM_RAM_IO:inst3" with the following parameter:
    Info: Parameter "LPM_ADDRESS_CONTROL" = "REGISTERED"
    Info: Parameter "LPM_FILE" = "./module_computer.mif"
    Info: Parameter "LPM_INDATA" = "REGISTERED"
    Info: Parameter "LPM_NUMWORDS" = "256"
    Info: Parameter "LPM_OUTDATA" = "UNREGISTERED"
    Info: Parameter "LPM_WIDTH" = "8"
    Info: Parameter "LPM_WIDTHAD" = "8"
Info: Elaborating entity "altram" for hierarchy "LPM_RAM_IO:inst3|altram:sram"
Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst3|altram:sram", which is child of megafunction instantiation "LPM_RAM_IO:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "LPM_RAM_IO:inst3|altram:sram|altsyncram:ram_block"
Info: Elaborated megafunction instantiation "LPM_RAM_IO:inst3|altram:sram|altsyncram:ram_block", which is child of megafunction instantiation "LPM_RAM_IO:inst3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7oa1.tdf
    Info: Found entity 1: altsyncram_7oa1
Info: Elaborating entity "altsyncram_7oa1" for hierarchy "LPM_RAM_IO:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated"
Info: Elaborating entity "mux3_1" for hierarchy "mux3_1:inst2"
Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(12): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(14): variable "b" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(16): variable "c" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mux3_1.v(18): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info: Elaborating entity "pc" for hierarchy "pc:inst1"
Info: Elaborating entity "reg_group" for hierarchy "reg_group:inst5"
Info: Elaborating entity "mux2_1" for hierarchy "mux2_1:inst13"
Info: Elaborating entity "au" for hierarchy "au:inst6"
Info: Elaborating entity "psw" for hierarchy "psw:inst7"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "inst18[7]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[7]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst18[6]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[6]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst18[5]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[5]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst18[4]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[4]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst18[3]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[3]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst18[2]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[2]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst18[1]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[1]" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "inst18[0]" to the node "lpm_ram_io:inst3|altram:sram|altsyncram:ram_block|altsyncram_7oa1:auto_generated|q_a[0]" into an OR gate
Info: Implemented 226 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 17 output pins
    Info: Implemented 192 logic cells
    Info: Implemented 8 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Sun Dec 22 16:00:28 2024
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:03


