// Seed: 493707481
module module_0;
  id_2(
      .id_0(~1), .id_1(1), .id_2(id_1 ^ id_3), .id_3(id_3)
  );
endmodule
module module_1 (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    output tri1 id_3
);
  assign id_3 = id_0;
  assign id_3 = id_2;
  supply0 id_5;
  assign id_3 = 1;
  supply0 id_6 = 1;
  final $display;
  wire id_7;
  assign id_3 = id_6 && id_5;
  assign id_6 = id_2;
  module_0();
  wire id_8;
endmodule
