
8_uart_rx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002bc  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000480  08000488  00010488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000480  08000480  00010488  2**0
                  CONTENTS
  4 .ARM          00000000  08000480  08000480  00010488  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000480  08000488  00010488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000480  08000480  00010480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000484  08000484  00010484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010488  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000000  08000488  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000488  00020020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010488  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001231  00000000  00000000  000104b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000362  00000000  00000000  000116e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000098  00000000  00000000  00011a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000070  00000000  00000000  00011ae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a36  00000000  00000000  00011b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000d35  00000000  00000000  0002b58e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ee72  00000000  00000000  0002c2c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000bb135  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000158  00000000  00000000  000bb188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000468 	.word	0x08000468

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000468 	.word	0x08000468

08000204 <main>:




int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0


	// Enable the clock access to GPIOA(LED)
	RCC->AHB1ENR |= GPIOAEN;
 8000208:	4b15      	ldr	r3, [pc, #84]	; (8000260 <main+0x5c>)
 800020a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800020c:	4a14      	ldr	r2, [pc, #80]	; (8000260 <main+0x5c>)
 800020e:	f043 0301 	orr.w	r3, r3, #1
 8000212:	6313      	str	r3, [r2, #48]	; 0x30

	// Set PA5 as output pin (LED)
	GPIOA->MODER |=(1U<<10);
 8000214:	4b13      	ldr	r3, [pc, #76]	; (8000264 <main+0x60>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a12      	ldr	r2, [pc, #72]	; (8000264 <main+0x60>)
 800021a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800021e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<11);
 8000220:	4b10      	ldr	r3, [pc, #64]	; (8000264 <main+0x60>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a0f      	ldr	r2, [pc, #60]	; (8000264 <main+0x60>)
 8000226:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800022a:	6013      	str	r3, [r2, #0]

	uart2_rxtx_init();
 800022c:	f000 f81e 	bl	800026c <uart2_rxtx_init>
	while(1)
	{
		key = uart2_read();  // Reading from UART and storing it to a character key
 8000230:	f000 f892 	bl	8000358 <uart2_read>
 8000234:	4603      	mov	r3, r0
 8000236:	461a      	mov	r2, r3
 8000238:	4b0b      	ldr	r3, [pc, #44]	; (8000268 <main+0x64>)
 800023a:	701a      	strb	r2, [r3, #0]
		if(key == '1'){
 800023c:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <main+0x64>)
 800023e:	781b      	ldrb	r3, [r3, #0]
 8000240:	2b31      	cmp	r3, #49	; 0x31
 8000242:	d106      	bne.n	8000252 <main+0x4e>
			GPIOA->ODR |= LED_PIN ;
 8000244:	4b07      	ldr	r3, [pc, #28]	; (8000264 <main+0x60>)
 8000246:	695b      	ldr	r3, [r3, #20]
 8000248:	4a06      	ldr	r2, [pc, #24]	; (8000264 <main+0x60>)
 800024a:	f043 0320 	orr.w	r3, r3, #32
 800024e:	6153      	str	r3, [r2, #20]
 8000250:	e7ee      	b.n	8000230 <main+0x2c>
		}
		else{

			GPIOA->ODR &= ~LED_PIN ;
 8000252:	4b04      	ldr	r3, [pc, #16]	; (8000264 <main+0x60>)
 8000254:	695b      	ldr	r3, [r3, #20]
 8000256:	4a03      	ldr	r2, [pc, #12]	; (8000264 <main+0x60>)
 8000258:	f023 0320 	bic.w	r3, r3, #32
 800025c:	6153      	str	r3, [r2, #20]
		key = uart2_read();  // Reading from UART and storing it to a character key
 800025e:	e7e7      	b.n	8000230 <main+0x2c>
 8000260:	40023800 	.word	0x40023800
 8000264:	40020000 	.word	0x40020000
 8000268:	2000001c 	.word	0x2000001c

0800026c <uart2_rxtx_init>:


//Creating necessary functions for UART tx and rx configuration

void uart2_rxtx_init(void)
	{
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0

	/**************Configure uart tx gpio pin***************/

	/*Enable Clock Access for GPIOA(GPIOA because pins is PA2)*/
	RCC->AHB1ENR |= GPIOAEN;
 8000270:	4b35      	ldr	r3, [pc, #212]	; (8000348 <uart2_rxtx_init+0xdc>)
 8000272:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000274:	4a34      	ldr	r2, [pc, #208]	; (8000348 <uart2_rxtx_init+0xdc>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	6313      	str	r3, [r2, #48]	; 0x30

	/*Set PA2 mode to Alternate Function Mode*/
	GPIOA->MODER &=~(1<<4); // set bit 4 to 0
 800027c:	4b33      	ldr	r3, [pc, #204]	; (800034c <uart2_rxtx_init+0xe0>)
 800027e:	681b      	ldr	r3, [r3, #0]
 8000280:	4a32      	ldr	r2, [pc, #200]	; (800034c <uart2_rxtx_init+0xe0>)
 8000282:	f023 0310 	bic.w	r3, r3, #16
 8000286:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1<<5); // set bit 5 to 1
 8000288:	4b30      	ldr	r3, [pc, #192]	; (800034c <uart2_rxtx_init+0xe0>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	4a2f      	ldr	r2, [pc, #188]	; (800034c <uart2_rxtx_init+0xe0>)
 800028e:	f043 0320 	orr.w	r3, r3, #32
 8000292:	6013      	str	r3, [r2, #0]

	/*Set PA2 alternate function type to UART_TX (AF7)*/

	GPIOA->AFR[0] |= (1U<<8);// AFRL -> AFR[0], AFRH -> AFR[1], Setting AF7 to AFRL2 (bit 8)
 8000294:	4b2d      	ldr	r3, [pc, #180]	; (800034c <uart2_rxtx_init+0xe0>)
 8000296:	6a1b      	ldr	r3, [r3, #32]
 8000298:	4a2c      	ldr	r2, [pc, #176]	; (800034c <uart2_rxtx_init+0xe0>)
 800029a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800029e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<9);// Setting AF7 to AFRL2 (bit 9)
 80002a0:	4b2a      	ldr	r3, [pc, #168]	; (800034c <uart2_rxtx_init+0xe0>)
 80002a2:	6a1b      	ldr	r3, [r3, #32]
 80002a4:	4a29      	ldr	r2, [pc, #164]	; (800034c <uart2_rxtx_init+0xe0>)
 80002a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80002aa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<10); //Setting AF7 to AFRL2 (bit 10)
 80002ac:	4b27      	ldr	r3, [pc, #156]	; (800034c <uart2_rxtx_init+0xe0>)
 80002ae:	6a1b      	ldr	r3, [r3, #32]
 80002b0:	4a26      	ldr	r2, [pc, #152]	; (800034c <uart2_rxtx_init+0xe0>)
 80002b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002b6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<11);//Setting AF7 to AFRL2 (bit 11)
 80002b8:	4b24      	ldr	r3, [pc, #144]	; (800034c <uart2_rxtx_init+0xe0>)
 80002ba:	6a1b      	ldr	r3, [r3, #32]
 80002bc:	4a23      	ldr	r2, [pc, #140]	; (800034c <uart2_rxtx_init+0xe0>)
 80002be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80002c2:	6213      	str	r3, [r2, #32]

	/**************Configure uart rx gpio pin***************/

	/*Set PA3 mode to Alternate Function Mode*/
	GPIOA->MODER &=~(1<<6); // set bit 6 to 0
 80002c4:	4b21      	ldr	r3, [pc, #132]	; (800034c <uart2_rxtx_init+0xe0>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a20      	ldr	r2, [pc, #128]	; (800034c <uart2_rxtx_init+0xe0>)
 80002ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80002ce:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1<<7); // set bit 7 to 1
 80002d0:	4b1e      	ldr	r3, [pc, #120]	; (800034c <uart2_rxtx_init+0xe0>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	4a1d      	ldr	r2, [pc, #116]	; (800034c <uart2_rxtx_init+0xe0>)
 80002d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80002da:	6013      	str	r3, [r2, #0]

	/*Set PA3 alternate function type to UART_RX (AF7) (PA3- AFRL3)*/
	GPIOA->AFR[0] |= (1U<<12);// AFRL -> AFR[0], AFRH -> AFR[1], Setting AF7 to AFRL3 (bit 12)
 80002dc:	4b1b      	ldr	r3, [pc, #108]	; (800034c <uart2_rxtx_init+0xe0>)
 80002de:	6a1b      	ldr	r3, [r3, #32]
 80002e0:	4a1a      	ldr	r2, [pc, #104]	; (800034c <uart2_rxtx_init+0xe0>)
 80002e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80002e6:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<13);// Setting AF7 to AFRL3 (bit 13)
 80002e8:	4b18      	ldr	r3, [pc, #96]	; (800034c <uart2_rxtx_init+0xe0>)
 80002ea:	6a1b      	ldr	r3, [r3, #32]
 80002ec:	4a17      	ldr	r2, [pc, #92]	; (800034c <uart2_rxtx_init+0xe0>)
 80002ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002f2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |= (1U<<14); //Setting AF7 to AFRL3 (bit 14)
 80002f4:	4b15      	ldr	r3, [pc, #84]	; (800034c <uart2_rxtx_init+0xe0>)
 80002f6:	6a1b      	ldr	r3, [r3, #32]
 80002f8:	4a14      	ldr	r2, [pc, #80]	; (800034c <uart2_rxtx_init+0xe0>)
 80002fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80002fe:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~ (1U<<15);//Setting AF7 to AFRL3 (bit 15)
 8000300:	4b12      	ldr	r3, [pc, #72]	; (800034c <uart2_rxtx_init+0xe0>)
 8000302:	6a1b      	ldr	r3, [r3, #32]
 8000304:	4a11      	ldr	r2, [pc, #68]	; (800034c <uart2_rxtx_init+0xe0>)
 8000306:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800030a:	6213      	str	r3, [r2, #32]


	/****************Configure UART module************************/

	/*Enable clock access to uart2*/
	RCC->APB1ENR |= UART2EN ;
 800030c:	4b0e      	ldr	r3, [pc, #56]	; (8000348 <uart2_rxtx_init+0xdc>)
 800030e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000310:	4a0d      	ldr	r2, [pc, #52]	; (8000348 <uart2_rxtx_init+0xdc>)
 8000312:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000316:	6413      	str	r3, [r2, #64]	; 0x40

	/*Configure baud rate*/
	uart_set_baudrate(USART2, APB1_CLK, 115200);
 8000318:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800031c:	490c      	ldr	r1, [pc, #48]	; (8000350 <uart2_rxtx_init+0xe4>)
 800031e:	480d      	ldr	r0, [pc, #52]	; (8000354 <uart2_rxtx_init+0xe8>)
 8000320:	f000 f82e 	bl	8000380 <uart_set_baudrate>

	/*Configure the transfer direction (RX and TX)*/
	USART2->CR1 = CR1_TE; //  Transmitter Enabled(No OR operation because we want to clear all other bits and write to bit 3 only
 8000324:	4b0b      	ldr	r3, [pc, #44]	; (8000354 <uart2_rxtx_init+0xe8>)
 8000326:	2208      	movs	r2, #8
 8000328:	60da      	str	r2, [r3, #12]
	USART2->CR1	|=CR1_RE; //  Receiver Enabled(USART_CR1)
 800032a:	4b0a      	ldr	r3, [pc, #40]	; (8000354 <uart2_rxtx_init+0xe8>)
 800032c:	68db      	ldr	r3, [r3, #12]
 800032e:	4a09      	ldr	r2, [pc, #36]	; (8000354 <uart2_rxtx_init+0xe8>)
 8000330:	f043 0304 	orr.w	r3, r3, #4
 8000334:	60d3      	str	r3, [r2, #12]
	/*Enable uart2 module*/
	USART2->CR1 |= U_E	;// Enable UART
 8000336:	4b07      	ldr	r3, [pc, #28]	; (8000354 <uart2_rxtx_init+0xe8>)
 8000338:	68db      	ldr	r3, [r3, #12]
 800033a:	4a06      	ldr	r2, [pc, #24]	; (8000354 <uart2_rxtx_init+0xe8>)
 800033c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000340:	60d3      	str	r3, [r2, #12]
	}
 8000342:	bf00      	nop
 8000344:	bd80      	pop	{r7, pc}
 8000346:	bf00      	nop
 8000348:	40023800 	.word	0x40023800
 800034c:	40020000 	.word	0x40020000
 8000350:	00f42400 	.word	0x00f42400
 8000354:	40004400 	.word	0x40004400

08000358 <uart2_read>:
}

/****************Function for reading data(character) from UART************************/

char uart2_read(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
	/*Make sure that the receive data is not empty*/
	while(!(USART2->SR & SR_RXNE)) {}
 800035c:	bf00      	nop
 800035e:	4b07      	ldr	r3, [pc, #28]	; (800037c <uart2_read+0x24>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	f003 0320 	and.w	r3, r3, #32
 8000366:	2b00      	cmp	r3, #0
 8000368:	d0f9      	beq.n	800035e <uart2_read+0x6>

	/*Read data*/
	return USART2->DR;
 800036a:	4b04      	ldr	r3, [pc, #16]	; (800037c <uart2_read+0x24>)
 800036c:	685b      	ldr	r3, [r3, #4]
 800036e:	b2db      	uxtb	r3, r3
}
 8000370:	4618      	mov	r0, r3
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	40004400 	.word	0x40004400

08000380 <uart_set_baudrate>:

/*Function for Computing Baud Rate*/


static void uart_set_baudrate(USART_TypeDef *USARTx,uint32_t PeriphClk, uint32_t BaudRatre )
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]

USARTx->BRR = compute_uart_bd(PeriphClk, BaudRatre);
 800038c:	6879      	ldr	r1, [r7, #4]
 800038e:	68b8      	ldr	r0, [r7, #8]
 8000390:	f000 f808 	bl	80003a4 <compute_uart_bd>
 8000394:	4603      	mov	r3, r0
 8000396:	461a      	mov	r2, r3
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	609a      	str	r2, [r3, #8]


}
 800039c:	bf00      	nop
 800039e:	3710      	adds	r7, #16
 80003a0:	46bd      	mov	sp, r7
 80003a2:	bd80      	pop	{r7, pc}

080003a4 <compute_uart_bd>:


static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRatre)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
 80003ac:	6039      	str	r1, [r7, #0]
	return (( PeriphClk + (BaudRatre/2U))/BaudRatre);
 80003ae:	683b      	ldr	r3, [r7, #0]
 80003b0:	085a      	lsrs	r2, r3, #1
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	441a      	add	r2, r3
 80003b6:	683b      	ldr	r3, [r7, #0]
 80003b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80003bc:	b29b      	uxth	r3, r3
	}
 80003be:	4618      	mov	r0, r3
 80003c0:	370c      	adds	r7, #12
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr
	...

080003cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80003cc:	480d      	ldr	r0, [pc, #52]	; (8000404 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003ce:	4685      	mov	sp, r0
/* Call the clock system intitialization function.*/
  bl  SystemInit
 80003d0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003d4:	480c      	ldr	r0, [pc, #48]	; (8000408 <LoopForever+0x6>)
  ldr r1, =_edata
 80003d6:	490d      	ldr	r1, [pc, #52]	; (800040c <LoopForever+0xa>)
  ldr r2, =_sidata
 80003d8:	4a0d      	ldr	r2, [pc, #52]	; (8000410 <LoopForever+0xe>)
  movs r3, #0
 80003da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003dc:	e002      	b.n	80003e4 <LoopCopyDataInit>

080003de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003e2:	3304      	adds	r3, #4

080003e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003e8:	d3f9      	bcc.n	80003de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ea:	4a0a      	ldr	r2, [pc, #40]	; (8000414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003ec:	4c0a      	ldr	r4, [pc, #40]	; (8000418 <LoopForever+0x16>)
  movs r3, #0
 80003ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f0:	e001      	b.n	80003f6 <LoopFillZerobss>

080003f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003f4:	3204      	adds	r2, #4

080003f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003f8:	d3fb      	bcc.n	80003f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80003fa:	f000 f811 	bl	8000420 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80003fe:	f7ff ff01 	bl	8000204 <main>

08000402 <LoopForever>:

LoopForever:
    b LoopForever
 8000402:	e7fe      	b.n	8000402 <LoopForever>
  ldr   r0, =_estack
 8000404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800040c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000410:	08000488 	.word	0x08000488
  ldr r2, =_sbss
 8000414:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000418:	20000020 	.word	0x20000020

0800041c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800041c:	e7fe      	b.n	800041c <ADC_IRQHandler>
	...

08000420 <__libc_init_array>:
 8000420:	b570      	push	{r4, r5, r6, lr}
 8000422:	4d0d      	ldr	r5, [pc, #52]	; (8000458 <__libc_init_array+0x38>)
 8000424:	4c0d      	ldr	r4, [pc, #52]	; (800045c <__libc_init_array+0x3c>)
 8000426:	1b64      	subs	r4, r4, r5
 8000428:	10a4      	asrs	r4, r4, #2
 800042a:	2600      	movs	r6, #0
 800042c:	42a6      	cmp	r6, r4
 800042e:	d109      	bne.n	8000444 <__libc_init_array+0x24>
 8000430:	4d0b      	ldr	r5, [pc, #44]	; (8000460 <__libc_init_array+0x40>)
 8000432:	4c0c      	ldr	r4, [pc, #48]	; (8000464 <__libc_init_array+0x44>)
 8000434:	f000 f818 	bl	8000468 <_init>
 8000438:	1b64      	subs	r4, r4, r5
 800043a:	10a4      	asrs	r4, r4, #2
 800043c:	2600      	movs	r6, #0
 800043e:	42a6      	cmp	r6, r4
 8000440:	d105      	bne.n	800044e <__libc_init_array+0x2e>
 8000442:	bd70      	pop	{r4, r5, r6, pc}
 8000444:	f855 3b04 	ldr.w	r3, [r5], #4
 8000448:	4798      	blx	r3
 800044a:	3601      	adds	r6, #1
 800044c:	e7ee      	b.n	800042c <__libc_init_array+0xc>
 800044e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000452:	4798      	blx	r3
 8000454:	3601      	adds	r6, #1
 8000456:	e7f2      	b.n	800043e <__libc_init_array+0x1e>
 8000458:	08000480 	.word	0x08000480
 800045c:	08000480 	.word	0x08000480
 8000460:	08000480 	.word	0x08000480
 8000464:	08000484 	.word	0x08000484

08000468 <_init>:
 8000468:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800046a:	bf00      	nop
 800046c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800046e:	bc08      	pop	{r3}
 8000470:	469e      	mov	lr, r3
 8000472:	4770      	bx	lr

08000474 <_fini>:
 8000474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000476:	bf00      	nop
 8000478:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800047a:	bc08      	pop	{r3}
 800047c:	469e      	mov	lr, r3
 800047e:	4770      	bx	lr
