A 5-stage pipeline MIPS CPU.  
[PipelineCPU](https://github.com/LStrying/MIPS_CPU/blob/main/Pipeline/PipelineCPU.v)  
