This is an UART sample design for DIGILENT ATLYS board.

Contents
================================================================================
ise:       Xilinx ISE Project file
planahead: Xilinx PlanAhead Project file
src:       source codes
test:      test bench for src/uart.v
