#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb6766501e0 .scope module, "run" "run" 2 5;
 .timescale -12 -12;
v0x7fb676679300_0 .var "clk", 0 0;
S_0x7fb676652bf0 .scope module, "soc" "top" 2 10, 3 1 0, S_0x7fb6766501e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v0x7fb676676d10_0 .net "alu_code", 3 0, v0x7fb67666e460_0;  1 drivers
v0x7fb676676dc0_0 .net "clk", 0 0, v0x7fb676679300_0;  1 drivers
v0x7fb676676e60_0 .net "ex2mem_insn_sub_type", 3 0, v0x7fb676670fb0_0;  1 drivers
v0x7fb676676f30_0 .net "ex2mem_insn_type", 3 0, v0x7fb676671d30_0;  1 drivers
v0x7fb676677000_0 .net "ex2mem_val", 31 0, v0x7fb676671e70_0;  1 drivers
v0x7fb676677110_0 .net "ex_pc_base", 31 0, v0x7fb676671fd0_0;  1 drivers
v0x7fb6766771a0_0 .net "ex_pc_offset", 31 0, v0x7fb676672140_0;  1 drivers
v0x7fb676677270_0 .net "ex_pc_valid", 0 0, v0x7fb6766721e0_0;  1 drivers
v0x7fb676677340_0 .net "ex_store_val", 31 0, v0x7fb676672750_0;  1 drivers
v0x7fb676677450_0 .net "ex_use_imm", 0 0, v0x7fb67666e840_0;  1 drivers
v0x7fb676677520_0 .net "from_decode_to_fetch_stall", 0 0, L_0x7fb676679530;  1 drivers
v0x7fb6766775f0_0 .net "from_ex_to_decode_stall", 0 0, L_0x7fb67667bf10;  1 drivers
v0x7fb6766776c0_0 .net "imm", 31 0, v0x7fb67666ebf0_0;  1 drivers
v0x7fb676677790_0 .net "insn", 31 0, L_0x7fb676674d20;  1 drivers
v0x7fb676677860_0 .net "insn_sub_type_decode2exec", 3 0, v0x7fb67666ed50_0;  1 drivers
v0x7fb676677930_0 .net "insn_type_decode2exec", 3 0, v0x7fb67666ee00_0;  1 drivers
v0x7fb676677a00_0 .net "mem2wb_insn_type", 3 0, v0x7fb676673f40_0;  1 drivers
v0x7fb676677bd0_0 .net "mem_ex_bypass_reg", 4 0, v0x7fb676673ae0_0;  1 drivers
v0x7fb676677c60_0 .net "mem_ex_bypass_val", 31 0, v0x7fb676673bb0_0;  1 drivers
v0x7fb676677cf0_0 .net "pc_de", 31 0, v0x7fb676673390_0;  1 drivers
v0x7fb676677dc0_0 .net "pc_ex", 31 0, v0x7fb67666f0c0_0;  1 drivers
v0x7fb676677e90_0 .net "ram_r1_addr", 29 0, v0x7fb676674080_0;  1 drivers
v0x7fb676677f60_0 .net "ram_r1_val", 31 0, v0x7fb676674ec0_0;  1 drivers
v0x7fb676678030_0 .net "ram_r2_addr", 29 0, L_0x7fb676679490;  1 drivers
v0x7fb676678100_0 .net "ram_r2_val", 31 0, v0x7fb676674ff0_0;  1 drivers
v0x7fb6766781d0_0 .net "ram_w_addr", 29 0, v0x7fb6766741b0_0;  1 drivers
v0x7fb6766782a0_0 .net "ram_w_byte_en", 3 0, v0x7fb676673fd0_0;  1 drivers
v0x7fb676678370_0 .net "ram_w_enable", 0 0, v0x7fb676674310_0;  1 drivers
v0x7fb676678440_0 .net "ram_w_val", 31 0, v0x7fb676674260_0;  1 drivers
v0x7fb676678510_0 .net "rd", 4 0, v0x7fb67666f170_0;  1 drivers
v0x7fb6766785e0_0 .net "rd_ex", 4 0, v0x7fb676672280_0;  1 drivers
v0x7fb6766786b0_0 .net "regfile_r1_reg", 4 0, v0x7fb67666f220_0;  1 drivers
v0x7fb676678780_0 .net "regfile_r1_val", 31 0, v0x7fb676675910_0;  1 drivers
v0x7fb676677ad0_0 .net "regfile_r2_reg", 4 0, v0x7fb67666f380_0;  1 drivers
v0x7fb676678a50_0 .net "regfile_r2_val", 31 0, v0x7fb676675a90_0;  1 drivers
L_0x7fb676573200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fb676678b20_0 .net "regfile_w_enable", 0 0, L_0x7fb676573200;  1 drivers
v0x7fb676678bf0_0 .net "regfile_w_reg", 4 0, v0x7fb676676a00_0;  1 drivers
v0x7fb676678cc0_0 .net "regfile_w_val", 31 0, v0x7fb6766768a0_0;  1 drivers
v0x7fb676678d90_0 .net "rs1_reg", 4 0, v0x7fb67666f2d0_0;  1 drivers
v0x7fb676678e60_0 .net "rs2_reg", 4 0, v0x7fb67666f430_0;  1 drivers
v0x7fb676678f30_0 .net "use_mem_output", 0 0, v0x7fb676674470_0;  1 drivers
v0x7fb676678fc0_0 .net "wb_ex_bypass_reg", 4 0, v0x7fb676676ab0_0;  1 drivers
v0x7fb676679090_0 .net "wb_ex_bypass_val", 31 0, v0x7fb676676be0_0;  1 drivers
v0x7fb676679160_0 .net "wb_reg", 4 0, v0x7fb676674590_0;  1 drivers
v0x7fb676679230_0 .net "wb_val", 31 0, v0x7fb676674620_0;  1 drivers
S_0x7fb6766325d0 .scope module, "decoder" "decoder" 3 76, 4 7 0, S_0x7fb676652bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "insn";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /INPUT 1 "ex_stall";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 4 "alu_code";
    .port_info 8 /OUTPUT 32 "pc_de";
    .port_info 9 /OUTPUT 32 "imm";
    .port_info 10 /OUTPUT 1 "ex_use_imm";
    .port_info 11 /OUTPUT 5 "rs1_reg";
    .port_info 12 /OUTPUT 5 "rs2_reg";
    .port_info 13 /OUTPUT 4 "insn_type";
    .port_info 14 /OUTPUT 4 "insn_sub_type";
    .port_info 15 /OUTPUT 1 "ex_stall_to_fetch";
L_0x7fb676679530 .functor BUFZ 1, L_0x7fb67667bf10, C4<0>, C4<0>, C4<0>;
v0x7fb67662c760_0 .net *"_ivl_11", 24 0, L_0x7fb6766798a0;  1 drivers
v0x7fb67666d1c0_0 .net *"_ivl_15", 19 0, L_0x7fb676679ae0;  1 drivers
L_0x7fb676573008 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb67666d270_0 .net/2u *"_ivl_16", 11 0, L_0x7fb676573008;  1 drivers
v0x7fb67666d330_0 .net *"_ivl_21", 0 0, L_0x7fb676679c60;  1 drivers
v0x7fb67666d3e0_0 .net *"_ivl_22", 20 0, L_0x7fb676679d50;  1 drivers
v0x7fb67666d4d0_0 .net *"_ivl_25", 10 0, L_0x7fb676679f20;  1 drivers
v0x7fb67666d580_0 .net *"_ivl_29", 0 0, L_0x7fb67667a2c0;  1 drivers
v0x7fb67666d630_0 .net *"_ivl_30", 20 0, L_0x7fb67667a360;  1 drivers
v0x7fb67666d6e0_0 .net *"_ivl_33", 5 0, L_0x7fb67667a530;  1 drivers
v0x7fb67666d7f0_0 .net *"_ivl_35", 3 0, L_0x7fb67667a830;  1 drivers
v0x7fb67666d8a0_0 .net *"_ivl_37", 0 0, L_0x7fb67667a8d0;  1 drivers
v0x7fb67666d950_0 .net *"_ivl_41", 0 0, L_0x7fb67667aaa0;  1 drivers
v0x7fb67666da00_0 .net *"_ivl_42", 19 0, L_0x7fb67667ad40;  1 drivers
v0x7fb67666dab0_0 .net *"_ivl_45", 0 0, L_0x7fb67667ae90;  1 drivers
v0x7fb67666db60_0 .net *"_ivl_47", 5 0, L_0x7fb67667b190;  1 drivers
v0x7fb67666dc10_0 .net *"_ivl_49", 3 0, L_0x7fb67667b230;  1 drivers
L_0x7fb676573050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb67666dcc0_0 .net/2u *"_ivl_50", 0 0, L_0x7fb676573050;  1 drivers
v0x7fb67666de50_0 .net *"_ivl_55", 0 0, L_0x7fb67667b370;  1 drivers
v0x7fb67666dee0_0 .net *"_ivl_56", 11 0, L_0x7fb67667b4e0;  1 drivers
v0x7fb67666df90_0 .net *"_ivl_59", 7 0, L_0x7fb67667b6f0;  1 drivers
v0x7fb67666e040_0 .net *"_ivl_61", 0 0, L_0x7fb676679940;  1 drivers
v0x7fb67666e0f0_0 .net *"_ivl_63", 5 0, L_0x7fb67667b410;  1 drivers
v0x7fb67666e1a0_0 .net *"_ivl_65", 3 0, L_0x7fb67667b880;  1 drivers
L_0x7fb676573098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fb67666e250_0 .net/2u *"_ivl_66", 0 0, L_0x7fb676573098;  1 drivers
L_0x7fb6765730e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fb67666e300_0 .net/2u *"_ivl_70", 26 0, L_0x7fb6765730e0;  1 drivers
v0x7fb67666e3b0_0 .net *"_ivl_73", 4 0, L_0x7fb67667b790;  1 drivers
v0x7fb67666e460_0 .var "alu_code", 3 0;
v0x7fb67666e510_0 .net "b_imm", 31 0, L_0x7fb67667b2d0;  1 drivers
v0x7fb67666e5c0_0 .net "clk", 0 0, v0x7fb676679300_0;  alias, 1 drivers
v0x7fb67666e660_0 .net "ecall_ebreak_field", 0 0, L_0x7fb676679a40;  1 drivers
v0x7fb67666e700_0 .net "ex_stall", 0 0, L_0x7fb67667bf10;  alias, 1 drivers
v0x7fb67666e7a0_0 .net "ex_stall_to_fetch", 0 0, L_0x7fb676679530;  alias, 1 drivers
v0x7fb67666e840_0 .var "ex_use_imm", 0 0;
v0x7fb67666dd60_0 .net "funct3", 2 0, L_0x7fb6766796c0;  1 drivers
v0x7fb67666ead0_0 .net "funct7", 6 0, L_0x7fb676679760;  1 drivers
v0x7fb67666eb60_0 .net "i_imm", 31 0, L_0x7fb67667a220;  1 drivers
v0x7fb67666ebf0_0 .var "imm", 31 0;
v0x7fb67666eca0_0 .net "insn", 31 0, L_0x7fb676674d20;  alias, 1 drivers
v0x7fb67666ed50_0 .var "insn_sub_type", 3 0;
v0x7fb67666ee00_0 .var "insn_type", 3 0;
v0x7fb67666eeb0_0 .net "j_imm", 31 0, L_0x7fb67667b920;  1 drivers
v0x7fb67666ef60_0 .net "opcode", 6 0, L_0x7fb6766795a0;  1 drivers
v0x7fb67666f010_0 .net "pc", 31 0, v0x7fb676673390_0;  alias, 1 drivers
v0x7fb67666f0c0_0 .var "pc_de", 31 0;
v0x7fb67666f170_0 .var "rd", 4 0;
v0x7fb67666f220_0 .var "rs1", 4 0;
v0x7fb67666f2d0_0 .var "rs1_reg", 4 0;
v0x7fb67666f380_0 .var "rs2", 4 0;
v0x7fb67666f430_0 .var "rs2_reg", 4 0;
v0x7fb67666f4e0_0 .net "s_imm", 31 0, L_0x7fb67667aa00;  1 drivers
v0x7fb67666f590_0 .net "shamt", 31 0, L_0x7fb67667bc80;  1 drivers
v0x7fb67666f640_0 .net "u_imm", 31 0, L_0x7fb676679b80;  1 drivers
v0x7fb67666f6f0_0 .net "w_rd", 4 0, L_0x7fb676679800;  1 drivers
E_0x7fb67662bfb0 .event posedge, v0x7fb67666e5c0_0;
L_0x7fb6766795a0 .part L_0x7fb676674d20, 0, 7;
L_0x7fb6766796c0 .part L_0x7fb676674d20, 12, 3;
L_0x7fb676679760 .part L_0x7fb676674d20, 25, 7;
L_0x7fb676679800 .part L_0x7fb676674d20, 7, 5;
L_0x7fb6766798a0 .part L_0x7fb676674d20, 7, 25;
L_0x7fb676679a40 .part L_0x7fb6766798a0, 0, 1;
L_0x7fb676679ae0 .part L_0x7fb676674d20, 12, 20;
L_0x7fb676679b80 .concat [ 12 20 0 0], L_0x7fb676573008, L_0x7fb676679ae0;
L_0x7fb676679c60 .part L_0x7fb676674d20, 31, 1;
LS_0x7fb676679d50_0_0 .concat [ 1 1 1 1], L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60;
LS_0x7fb676679d50_0_4 .concat [ 1 1 1 1], L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60;
LS_0x7fb676679d50_0_8 .concat [ 1 1 1 1], L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60;
LS_0x7fb676679d50_0_12 .concat [ 1 1 1 1], L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60;
LS_0x7fb676679d50_0_16 .concat [ 1 1 1 1], L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60, L_0x7fb676679c60;
LS_0x7fb676679d50_0_20 .concat [ 1 0 0 0], L_0x7fb676679c60;
LS_0x7fb676679d50_1_0 .concat [ 4 4 4 4], LS_0x7fb676679d50_0_0, LS_0x7fb676679d50_0_4, LS_0x7fb676679d50_0_8, LS_0x7fb676679d50_0_12;
LS_0x7fb676679d50_1_4 .concat [ 4 1 0 0], LS_0x7fb676679d50_0_16, LS_0x7fb676679d50_0_20;
L_0x7fb676679d50 .concat [ 16 5 0 0], LS_0x7fb676679d50_1_0, LS_0x7fb676679d50_1_4;
L_0x7fb676679f20 .part L_0x7fb676674d20, 20, 11;
L_0x7fb67667a220 .concat [ 11 21 0 0], L_0x7fb676679f20, L_0x7fb676679d50;
L_0x7fb67667a2c0 .part L_0x7fb676674d20, 31, 1;
LS_0x7fb67667a360_0_0 .concat [ 1 1 1 1], L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0;
LS_0x7fb67667a360_0_4 .concat [ 1 1 1 1], L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0;
LS_0x7fb67667a360_0_8 .concat [ 1 1 1 1], L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0;
LS_0x7fb67667a360_0_12 .concat [ 1 1 1 1], L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0;
LS_0x7fb67667a360_0_16 .concat [ 1 1 1 1], L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0, L_0x7fb67667a2c0;
LS_0x7fb67667a360_0_20 .concat [ 1 0 0 0], L_0x7fb67667a2c0;
LS_0x7fb67667a360_1_0 .concat [ 4 4 4 4], LS_0x7fb67667a360_0_0, LS_0x7fb67667a360_0_4, LS_0x7fb67667a360_0_8, LS_0x7fb67667a360_0_12;
LS_0x7fb67667a360_1_4 .concat [ 4 1 0 0], LS_0x7fb67667a360_0_16, LS_0x7fb67667a360_0_20;
L_0x7fb67667a360 .concat [ 16 5 0 0], LS_0x7fb67667a360_1_0, LS_0x7fb67667a360_1_4;
L_0x7fb67667a530 .part L_0x7fb676674d20, 25, 6;
L_0x7fb67667a830 .part L_0x7fb676674d20, 8, 4;
L_0x7fb67667a8d0 .part L_0x7fb676674d20, 7, 1;
L_0x7fb67667aa00 .concat [ 1 4 6 21], L_0x7fb67667a8d0, L_0x7fb67667a830, L_0x7fb67667a530, L_0x7fb67667a360;
L_0x7fb67667aaa0 .part L_0x7fb676674d20, 31, 1;
LS_0x7fb67667ad40_0_0 .concat [ 1 1 1 1], L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0;
LS_0x7fb67667ad40_0_4 .concat [ 1 1 1 1], L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0;
LS_0x7fb67667ad40_0_8 .concat [ 1 1 1 1], L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0;
LS_0x7fb67667ad40_0_12 .concat [ 1 1 1 1], L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0;
LS_0x7fb67667ad40_0_16 .concat [ 1 1 1 1], L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0, L_0x7fb67667aaa0;
LS_0x7fb67667ad40_1_0 .concat [ 4 4 4 4], LS_0x7fb67667ad40_0_0, LS_0x7fb67667ad40_0_4, LS_0x7fb67667ad40_0_8, LS_0x7fb67667ad40_0_12;
LS_0x7fb67667ad40_1_4 .concat [ 4 0 0 0], LS_0x7fb67667ad40_0_16;
L_0x7fb67667ad40 .concat [ 16 4 0 0], LS_0x7fb67667ad40_1_0, LS_0x7fb67667ad40_1_4;
L_0x7fb67667ae90 .part L_0x7fb676674d20, 7, 1;
L_0x7fb67667b190 .part L_0x7fb676674d20, 25, 6;
L_0x7fb67667b230 .part L_0x7fb676674d20, 8, 4;
LS_0x7fb67667b2d0_0_0 .concat [ 1 4 6 1], L_0x7fb676573050, L_0x7fb67667b230, L_0x7fb67667b190, L_0x7fb67667ae90;
LS_0x7fb67667b2d0_0_4 .concat [ 20 0 0 0], L_0x7fb67667ad40;
L_0x7fb67667b2d0 .concat [ 12 20 0 0], LS_0x7fb67667b2d0_0_0, LS_0x7fb67667b2d0_0_4;
L_0x7fb67667b370 .part L_0x7fb676674d20, 31, 1;
LS_0x7fb67667b4e0_0_0 .concat [ 1 1 1 1], L_0x7fb67667b370, L_0x7fb67667b370, L_0x7fb67667b370, L_0x7fb67667b370;
LS_0x7fb67667b4e0_0_4 .concat [ 1 1 1 1], L_0x7fb67667b370, L_0x7fb67667b370, L_0x7fb67667b370, L_0x7fb67667b370;
LS_0x7fb67667b4e0_0_8 .concat [ 1 1 1 1], L_0x7fb67667b370, L_0x7fb67667b370, L_0x7fb67667b370, L_0x7fb67667b370;
L_0x7fb67667b4e0 .concat [ 4 4 4 0], LS_0x7fb67667b4e0_0_0, LS_0x7fb67667b4e0_0_4, LS_0x7fb67667b4e0_0_8;
L_0x7fb67667b6f0 .part L_0x7fb676674d20, 12, 8;
L_0x7fb676679940 .part L_0x7fb676674d20, 20, 1;
L_0x7fb67667b410 .part L_0x7fb676674d20, 25, 6;
L_0x7fb67667b880 .part L_0x7fb676674d20, 21, 4;
LS_0x7fb67667b920_0_0 .concat [ 1 4 6 1], L_0x7fb676573098, L_0x7fb67667b880, L_0x7fb67667b410, L_0x7fb676679940;
LS_0x7fb67667b920_0_4 .concat [ 8 12 0 0], L_0x7fb67667b6f0, L_0x7fb67667b4e0;
L_0x7fb67667b920 .concat [ 12 20 0 0], LS_0x7fb67667b920_0_0, LS_0x7fb67667b920_0_4;
L_0x7fb67667b790 .part L_0x7fb676674d20, 20, 5;
L_0x7fb67667bc80 .concat [ 5 27 0 0], L_0x7fb67667b790, L_0x7fb6765730e0;
S_0x7fb67666f8a0 .scope module, "exec" "exec" 3 105, 5 5 0, S_0x7fb676652bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "insn_type";
    .port_info 2 /INPUT 4 "insn_sub_type";
    .port_info 3 /INPUT 4 "alu_code";
    .port_info 4 /INPUT 5 "rs1_reg";
    .port_info 5 /INPUT 32 "rs1_regfile_val";
    .port_info 6 /INPUT 5 "rs2_reg";
    .port_info 7 /INPUT 32 "rs2_regfile_val";
    .port_info 8 /INPUT 32 "pc_de";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /INPUT 1 "use_imm";
    .port_info 11 /INPUT 5 "bp_wb_reg";
    .port_info 12 /INPUT 32 "bp_wb_val";
    .port_info 13 /INPUT 5 "bp_mem_reg";
    .port_info 14 /INPUT 32 "bp_mem_val";
    .port_info 15 /INPUT 5 "de_rd";
    .port_info 16 /OUTPUT 32 "next_stage_val";
    .port_info 17 /OUTPUT 5 "rd_ex";
    .port_info 18 /OUTPUT 32 "pc_offset";
    .port_info 19 /OUTPUT 32 "pc_base";
    .port_info 20 /OUTPUT 1 "pc_redirect_valid";
    .port_info 21 /OUTPUT 32 "store_val";
    .port_info 22 /OUTPUT 4 "insn_type_r";
    .port_info 23 /OUTPUT 4 "insn_sub_type_r";
    .port_info 24 /OUTPUT 1 "ex_stall";
L_0x7fb67667bf10 .functor OR 1, L_0x7fb67667bb80, L_0x7fb67667be70, C4<0>, C4<0>;
L_0x7fb67667cb50 .functor AND 1, L_0x7fb67667cbc0, L_0x7fb67667cce0, C4<1>, C4<1>;
v0x7fb6766703d0_0 .net *"_ivl_1", 0 0, L_0x7fb67667bb80;  1 drivers
v0x7fb676670490_0 .net *"_ivl_10", 31 0, L_0x7fb67667c200;  1 drivers
v0x7fb676670530_0 .net *"_ivl_14", 0 0, L_0x7fb67667c3c0;  1 drivers
v0x7fb6766705e0_0 .net *"_ivl_16", 0 0, L_0x7fb67667c4e0;  1 drivers
v0x7fb676670670_0 .net *"_ivl_18", 31 0, L_0x7fb67667c680;  1 drivers
L_0x7fb676573128 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fb676670760_0 .net/2u *"_ivl_26", 3 0, L_0x7fb676573128;  1 drivers
v0x7fb676670810_0 .net *"_ivl_28", 0 0, L_0x7fb67667ca70;  1 drivers
v0x7fb6766708b0_0 .net *"_ivl_3", 0 0, L_0x7fb67667be70;  1 drivers
L_0x7fb676573170 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fb676670960_0 .net/2u *"_ivl_30", 3 0, L_0x7fb676573170;  1 drivers
v0x7fb676670a70_0 .net *"_ivl_32", 0 0, L_0x7fb67667cbc0;  1 drivers
L_0x7fb6765731b8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x7fb676670b10_0 .net/2u *"_ivl_34", 3 0, L_0x7fb6765731b8;  1 drivers
v0x7fb676670bc0_0 .net *"_ivl_36", 0 0, L_0x7fb67667cce0;  1 drivers
v0x7fb676670c60_0 .net *"_ivl_38", 0 0, L_0x7fb67667cb50;  1 drivers
v0x7fb676670d10_0 .net *"_ivl_40", 31 0, L_0x7fb67667ce80;  1 drivers
v0x7fb676670dc0_0 .net *"_ivl_6", 0 0, L_0x7fb67667c040;  1 drivers
v0x7fb676670e60_0 .net *"_ivl_8", 0 0, L_0x7fb67667c0e0;  1 drivers
v0x7fb676670f00_0 .net "alu_code", 3 0, v0x7fb67666e460_0;  alias, 1 drivers
v0x7fb6766710d0_0 .net "alu_rs1", 31 0, L_0x7fb67667cfa0;  1 drivers
v0x7fb676671160_0 .net "alu_rs2", 31 0, L_0x7fb67667d190;  1 drivers
v0x7fb6766711f0_0 .net "awaited_pc_valid", 0 0, L_0x7fb67667d360;  1 drivers
v0x7fb676671280_0 .net "bp_mem_reg", 4 0, v0x7fb676673ae0_0;  alias, 1 drivers
v0x7fb676671310_0 .net "bp_mem_val", 31 0, v0x7fb676673bb0_0;  alias, 1 drivers
v0x7fb6766713a0_0 .net "bp_wb_reg", 4 0, v0x7fb676676ab0_0;  alias, 1 drivers
v0x7fb676671430_0 .net "bp_wb_val", 31 0, v0x7fb676676be0_0;  alias, 1 drivers
v0x7fb6766714c0_0 .net "clk", 0 0, v0x7fb676679300_0;  alias, 1 drivers
v0x7fb676671570_0 .net "cmp_eq", 0 0, L_0x7fb67667c890;  1 drivers
v0x7fb676671600_0 .net "cmp_less", 0 0, L_0x7fb67667c9d0;  1 drivers
v0x7fb6766716a0_0 .net "de_rd", 4 0, v0x7fb67666f170_0;  alias, 1 drivers
v0x7fb676671760_0 .var "ex_bp_reg", 4 0;
v0x7fb676671800_0 .var "ex_bp_val", 31 0;
v0x7fb6766718b0_0 .net "ex_stall", 0 0, L_0x7fb67667bf10;  alias, 1 drivers
v0x7fb676671960_0 .net "imm", 31 0, v0x7fb67666ebf0_0;  alias, 1 drivers
v0x7fb676671a10_0 .net "insn_sub_type", 3 0, v0x7fb67666ed50_0;  alias, 1 drivers
v0x7fb676670fb0_0 .var "insn_sub_type_r", 3 0;
v0x7fb676671ca0_0 .net "insn_type", 3 0, v0x7fb67666ee00_0;  alias, 1 drivers
v0x7fb676671d30_0 .var "insn_type_r", 3 0;
v0x7fb676671dc0_0 .var "load_hazard", 1 0;
v0x7fb676671e70_0 .var "next_stage_val", 31 0;
v0x7fb676671f20_0 .var "next_valid_pc", 31 0;
v0x7fb676671fd0_0 .var "pc_base", 31 0;
v0x7fb676672080_0 .net "pc_de", 31 0, v0x7fb67666f0c0_0;  alias, 1 drivers
v0x7fb676672140_0 .var "pc_offset", 31 0;
v0x7fb6766721e0_0 .var "pc_redirect_valid", 0 0;
v0x7fb676672280_0 .var "rd_ex", 4 0;
v0x7fb676672330_0 .net "rs1_actual", 31 0, L_0x7fb67667c2a0;  1 drivers
v0x7fb6766723e0_0 .net "rs1_reg", 4 0, v0x7fb67666f2d0_0;  alias, 1 drivers
v0x7fb6766724a0_0 .net "rs1_regfile_val", 31 0, v0x7fb676675910_0;  alias, 1 drivers
v0x7fb676672540_0 .net "rs2_actual", 31 0, L_0x7fb67667c7f0;  1 drivers
v0x7fb6766725f0_0 .net "rs2_reg", 4 0, v0x7fb67666f430_0;  alias, 1 drivers
v0x7fb6766726b0_0 .net "rs2_regfile_val", 31 0, v0x7fb676675a90_0;  alias, 1 drivers
v0x7fb676672750_0 .var "store_val", 31 0;
v0x7fb676672800_0 .net "use_imm", 0 0, v0x7fb67666e840_0;  alias, 1 drivers
v0x7fb6766728b0_0 .net "w_alu_res", 31 0, v0x7fb6766702a0_0;  1 drivers
v0x7fb676672960_0 .var "wait_for_pc", 0 0;
L_0x7fb67667bb80 .part v0x7fb676671dc0_0, 0, 1;
L_0x7fb67667be70 .part v0x7fb676671dc0_0, 1, 1;
L_0x7fb67667c040 .cmp/eeq 5, v0x7fb67666f2d0_0, v0x7fb676671760_0;
L_0x7fb67667c0e0 .cmp/eeq 5, v0x7fb67666f2d0_0, v0x7fb676673ae0_0;
L_0x7fb67667c200 .functor MUXZ 32, v0x7fb676675910_0, v0x7fb676673bb0_0, L_0x7fb67667c0e0, C4<>;
L_0x7fb67667c2a0 .functor MUXZ 32, L_0x7fb67667c200, v0x7fb676671800_0, L_0x7fb67667c040, C4<>;
L_0x7fb67667c3c0 .cmp/eeq 5, v0x7fb67666f430_0, v0x7fb676671760_0;
L_0x7fb67667c4e0 .cmp/eeq 5, v0x7fb67666f430_0, v0x7fb676673ae0_0;
L_0x7fb67667c680 .functor MUXZ 32, v0x7fb676675a90_0, v0x7fb676673bb0_0, L_0x7fb67667c4e0, C4<>;
L_0x7fb67667c7f0 .functor MUXZ 32, L_0x7fb67667c680, v0x7fb676671800_0, L_0x7fb67667c3c0, C4<>;
L_0x7fb67667c890 .part v0x7fb6766702a0_0, 0, 1;
L_0x7fb67667c9d0 .part v0x7fb6766702a0_0, 1, 1;
L_0x7fb67667ca70 .cmp/eeq 4, v0x7fb67666ee00_0, L_0x7fb676573128;
L_0x7fb67667cbc0 .cmp/eeq 4, v0x7fb67666ee00_0, L_0x7fb676573170;
L_0x7fb67667cce0 .cmp/eeq 4, v0x7fb67666ed50_0, L_0x7fb6765731b8;
L_0x7fb67667ce80 .functor MUXZ 32, L_0x7fb67667c2a0, v0x7fb67666f0c0_0, L_0x7fb67667cb50, C4<>;
L_0x7fb67667cfa0 .functor MUXZ 32, L_0x7fb67667ce80, v0x7fb67666f0c0_0, L_0x7fb67667ca70, C4<>;
L_0x7fb67667d190 .functor MUXZ 32, L_0x7fb67667c7f0, v0x7fb67666ebf0_0, v0x7fb67666e840_0, C4<>;
L_0x7fb67667d360 .cmp/eeq 32, v0x7fb67666f0c0_0, v0x7fb676671f20_0;
S_0x7fb67666fda0 .scope module, "alu" "alu" 5 70, 6 5 0, S_0x7fb67666f8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_code";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "res";
v0x7fb67666ffc0_0 .net "alu_code", 3 0, v0x7fb67666e460_0;  alias, 1 drivers
v0x7fb676670090_0 .net "op1", 31 0, L_0x7fb67667cfa0;  alias, 1 drivers
v0x7fb676670130_0 .net "op2", 31 0, L_0x7fb67667d190;  alias, 1 drivers
v0x7fb6766701f0_0 .net "res", 31 0, v0x7fb6766702a0_0;  alias, 1 drivers
v0x7fb6766702a0_0 .var "xres", 31 0;
E_0x7fb67666ff70 .event edge, v0x7fb67666e460_0, v0x7fb676670090_0, v0x7fb676670130_0;
S_0x7fb676672c50 .scope module, "fetch" "fetch" 3 53, 7 3 0, S_0x7fb676652bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_ex_off";
    .port_info 2 /INPUT 32 "pc_ex_base";
    .port_info 3 /INPUT 1 "pc_ex_valid";
    .port_info 4 /INPUT 32 "mem_data";
    .port_info 5 /INPUT 1 "ex_stall";
    .port_info 6 /OUTPUT 30 "mem_addr";
    .port_info 7 /OUTPUT 32 "insn";
    .port_info 8 /OUTPUT 32 "pc_de";
P_0x7fb67666fa70 .param/l "ENTRYPOINT" 0 7 3, C4<00000000000000000000000000110100>;
L_0x7fb676674d20 .functor BUFZ 32, v0x7fb676674ff0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fb676672fe0_0 .net "clk", 0 0, v0x7fb676679300_0;  alias, 1 drivers
v0x7fb6766730b0_0 .net "ex_stall", 0 0, L_0x7fb676679530;  alias, 1 drivers
v0x7fb676673140_0 .net "insn", 31 0, L_0x7fb676674d20;  alias, 1 drivers
v0x7fb6766731d0_0 .net "mem_addr", 29 0, L_0x7fb676679490;  alias, 1 drivers
v0x7fb676673260_0 .net "mem_data", 31 0, v0x7fb676674ff0_0;  alias, 1 drivers
v0x7fb6766732f0_0 .var "pc", 31 0;
v0x7fb676673390_0 .var "pc_de", 31 0;
v0x7fb676673430_0 .net "pc_ex_base", 31 0, v0x7fb676671fd0_0;  alias, 1 drivers
v0x7fb6766734e0_0 .net "pc_ex_off", 31 0, v0x7fb676672140_0;  alias, 1 drivers
v0x7fb676673610_0 .net "pc_ex_valid", 0 0, v0x7fb6766721e0_0;  alias, 1 drivers
L_0x7fb676679490 .part v0x7fb6766732f0_0, 2, 30;
S_0x7fb676673740 .scope module, "mem" "mem" 3 138, 8 5 0, S_0x7fb676652bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "insn_type";
    .port_info 2 /INPUT 4 "insn_sub_type";
    .port_info 3 /INPUT 32 "ex_val";
    .port_info 4 /INPUT 32 "store_val";
    .port_info 5 /INPUT 5 "wb_reg";
    .port_info 6 /OUTPUT 5 "wb_reg_r";
    .port_info 7 /OUTPUT 32 "wb_val";
    .port_info 8 /OUTPUT 5 "bp_mem_reg";
    .port_info 9 /OUTPUT 32 "bp_mem_val";
    .port_info 10 /OUTPUT 30 "ram_r_addr";
    .port_info 11 /OUTPUT 30 "ram_w_addr";
    .port_info 12 /OUTPUT 32 "ram_w_data";
    .port_info 13 /OUTPUT 4 "ram_byte_en";
    .port_info 14 /OUTPUT 1 "ram_w_en";
    .port_info 15 /OUTPUT 1 "use_mem_output";
    .port_info 16 /OUTPUT 4 "insn_type_r";
v0x7fb676673ae0_0 .var "bp_mem_reg", 4 0;
v0x7fb676673bb0_0 .var "bp_mem_val", 31 0;
v0x7fb676673c60_0 .net "clk", 0 0, v0x7fb676679300_0;  alias, 1 drivers
v0x7fb676673d10_0 .net "ex_val", 31 0, v0x7fb676671e70_0;  alias, 1 drivers
v0x7fb676673dc0_0 .net "insn_sub_type", 3 0, v0x7fb676670fb0_0;  alias, 1 drivers
v0x7fb676673e90_0 .net "insn_type", 3 0, v0x7fb676671d30_0;  alias, 1 drivers
v0x7fb676673f40_0 .var "insn_type_r", 3 0;
v0x7fb676673fd0_0 .var "ram_byte_en", 3 0;
v0x7fb676674080_0 .var "ram_r_addr", 29 0;
v0x7fb6766741b0_0 .var "ram_w_addr", 29 0;
v0x7fb676674260_0 .var "ram_w_data", 31 0;
v0x7fb676674310_0 .var "ram_w_en", 0 0;
v0x7fb6766743b0_0 .net "store_val", 31 0, v0x7fb676672750_0;  alias, 1 drivers
v0x7fb676674470_0 .var "use_mem_output", 0 0;
v0x7fb676674500_0 .net "wb_reg", 4 0, v0x7fb676672280_0;  alias, 1 drivers
v0x7fb676674590_0 .var "wb_reg_r", 4 0;
v0x7fb676674620_0 .var "wb_val", 31 0;
S_0x7fb676674970 .scope module, "ram" "ram" 3 14, 9 3 0, S_0x7fb676652bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 30 "r1_addr";
    .port_info 2 /OUTPUT 32 "r1_val";
    .port_info 3 /INPUT 30 "r2_addr";
    .port_info 4 /OUTPUT 32 "r2_val";
    .port_info 5 /INPUT 1 "w_enable";
    .port_info 6 /INPUT 30 "w_addr";
    .port_info 7 /INPUT 32 "w_val";
    .port_info 8 /INPUT 4 "byte_en";
v0x7fb676674c00_0 .net "byte_en", 3 0, v0x7fb676673fd0_0;  alias, 1 drivers
v0x7fb676674c90_0 .net "clk", 0 0, v0x7fb676679300_0;  alias, 1 drivers
v0x7fb676674da0 .array "data", 500 0, 31 0;
v0x7fb676674e30_0 .net "r1_addr", 29 0, v0x7fb676674080_0;  alias, 1 drivers
v0x7fb676674ec0_0 .var "r1_val", 31 0;
v0x7fb676674f50_0 .net "r2_addr", 29 0, L_0x7fb676679490;  alias, 1 drivers
v0x7fb676674ff0_0 .var "r2_val", 31 0;
v0x7fb6766750a0_0 .net "w_addr", 29 0, v0x7fb6766741b0_0;  alias, 1 drivers
v0x7fb676675150_0 .net "w_enable", 0 0, v0x7fb676674310_0;  alias, 1 drivers
v0x7fb676675280_0 .net "w_val", 31 0, v0x7fb676674260_0;  alias, 1 drivers
S_0x7fb6766753b0 .scope module, "regfile" "regfile" 3 34, 10 3 0, S_0x7fb676652bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "r1_reg_name";
    .port_info 2 /OUTPUT 32 "r1_reg_val";
    .port_info 3 /INPUT 5 "r2_reg_name";
    .port_info 4 /OUTPUT 32 "r2_reg_val";
    .port_info 5 /INPUT 1 "w_enable";
    .port_info 6 /INPUT 5 "w_reg_name";
    .port_info 7 /INPUT 32 "w_reg_val";
v0x7fb6766757b0_0 .net "clk", 0 0, v0x7fb676679300_0;  alias, 1 drivers
v0x7fb676675850_0 .net "r1_reg_name", 4 0, v0x7fb67666f220_0;  alias, 1 drivers
v0x7fb676675910_0 .var "r1_reg_val", 31 0;
v0x7fb6766759e0_0 .net "r2_reg_name", 4 0, v0x7fb67666f380_0;  alias, 1 drivers
v0x7fb676675a90_0 .var "r2_reg_val", 31 0;
v0x7fb676675b60 .array "regs", 31 1, 31 0;
v0x7fb676675ed0_0 .net "w_enable", 0 0, L_0x7fb676573200;  alias, 1 drivers
v0x7fb676675f70_0 .net "w_reg_name", 4 0, v0x7fb676676a00_0;  alias, 1 drivers
v0x7fb676676020_0 .net "w_reg_val", 31 0, v0x7fb6766768a0_0;  alias, 1 drivers
E_0x7fb676675620 .event negedge, v0x7fb67666e5c0_0;
v0x7fb676675b60_0 .array/port v0x7fb676675b60, 0;
v0x7fb676675b60_1 .array/port v0x7fb676675b60, 1;
v0x7fb676675b60_2 .array/port v0x7fb676675b60, 2;
E_0x7fb676675670/0 .event edge, v0x7fb67666f220_0, v0x7fb676675b60_0, v0x7fb676675b60_1, v0x7fb676675b60_2;
v0x7fb676675b60_3 .array/port v0x7fb676675b60, 3;
v0x7fb676675b60_4 .array/port v0x7fb676675b60, 4;
v0x7fb676675b60_5 .array/port v0x7fb676675b60, 5;
v0x7fb676675b60_6 .array/port v0x7fb676675b60, 6;
E_0x7fb676675670/1 .event edge, v0x7fb676675b60_3, v0x7fb676675b60_4, v0x7fb676675b60_5, v0x7fb676675b60_6;
v0x7fb676675b60_7 .array/port v0x7fb676675b60, 7;
v0x7fb676675b60_8 .array/port v0x7fb676675b60, 8;
v0x7fb676675b60_9 .array/port v0x7fb676675b60, 9;
v0x7fb676675b60_10 .array/port v0x7fb676675b60, 10;
E_0x7fb676675670/2 .event edge, v0x7fb676675b60_7, v0x7fb676675b60_8, v0x7fb676675b60_9, v0x7fb676675b60_10;
v0x7fb676675b60_11 .array/port v0x7fb676675b60, 11;
v0x7fb676675b60_12 .array/port v0x7fb676675b60, 12;
v0x7fb676675b60_13 .array/port v0x7fb676675b60, 13;
v0x7fb676675b60_14 .array/port v0x7fb676675b60, 14;
E_0x7fb676675670/3 .event edge, v0x7fb676675b60_11, v0x7fb676675b60_12, v0x7fb676675b60_13, v0x7fb676675b60_14;
v0x7fb676675b60_15 .array/port v0x7fb676675b60, 15;
v0x7fb676675b60_16 .array/port v0x7fb676675b60, 16;
v0x7fb676675b60_17 .array/port v0x7fb676675b60, 17;
v0x7fb676675b60_18 .array/port v0x7fb676675b60, 18;
E_0x7fb676675670/4 .event edge, v0x7fb676675b60_15, v0x7fb676675b60_16, v0x7fb676675b60_17, v0x7fb676675b60_18;
v0x7fb676675b60_19 .array/port v0x7fb676675b60, 19;
v0x7fb676675b60_20 .array/port v0x7fb676675b60, 20;
v0x7fb676675b60_21 .array/port v0x7fb676675b60, 21;
v0x7fb676675b60_22 .array/port v0x7fb676675b60, 22;
E_0x7fb676675670/5 .event edge, v0x7fb676675b60_19, v0x7fb676675b60_20, v0x7fb676675b60_21, v0x7fb676675b60_22;
v0x7fb676675b60_23 .array/port v0x7fb676675b60, 23;
v0x7fb676675b60_24 .array/port v0x7fb676675b60, 24;
v0x7fb676675b60_25 .array/port v0x7fb676675b60, 25;
v0x7fb676675b60_26 .array/port v0x7fb676675b60, 26;
E_0x7fb676675670/6 .event edge, v0x7fb676675b60_23, v0x7fb676675b60_24, v0x7fb676675b60_25, v0x7fb676675b60_26;
v0x7fb676675b60_27 .array/port v0x7fb676675b60, 27;
v0x7fb676675b60_28 .array/port v0x7fb676675b60, 28;
v0x7fb676675b60_29 .array/port v0x7fb676675b60, 29;
v0x7fb676675b60_30 .array/port v0x7fb676675b60, 30;
E_0x7fb676675670/7 .event edge, v0x7fb676675b60_27, v0x7fb676675b60_28, v0x7fb676675b60_29, v0x7fb676675b60_30;
E_0x7fb676675670/8 .event edge, v0x7fb67666f380_0;
E_0x7fb676675670 .event/or E_0x7fb676675670/0, E_0x7fb676675670/1, E_0x7fb676675670/2, E_0x7fb676675670/3, E_0x7fb676675670/4, E_0x7fb676675670/5, E_0x7fb676675670/6, E_0x7fb676675670/7, E_0x7fb676675670/8;
S_0x7fb6766761d0 .scope module, "writeback" "writeback" 3 158, 11 5 0, S_0x7fb676652bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "insn_type";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "ex_val";
    .port_info 4 /INPUT 32 "mem_r_data";
    .port_info 5 /OUTPUT 5 "regfile_w_reg";
    .port_info 6 /OUTPUT 1 "regfile_w_en";
    .port_info 7 /OUTPUT 32 "regfile_w_data";
    .port_info 8 /OUTPUT 5 "wb_bp_reg";
    .port_info 9 /OUTPUT 32 "wb_bp_val";
v0x7fb676676530_0 .net "clk", 0 0, v0x7fb676679300_0;  alias, 1 drivers
v0x7fb6766765d0_0 .net "ex_val", 31 0, v0x7fb676674620_0;  alias, 1 drivers
v0x7fb676676670_0 .net "insn_type", 3 0, v0x7fb676673f40_0;  alias, 1 drivers
v0x7fb676676720_0 .net "mem_r_data", 31 0, v0x7fb676674ec0_0;  alias, 1 drivers
v0x7fb6766767d0_0 .net "rd", 4 0, v0x7fb676674590_0;  alias, 1 drivers
v0x7fb6766768a0_0 .var "regfile_w_data", 31 0;
v0x7fb676676950_0 .net "regfile_w_en", 0 0, L_0x7fb676573200;  alias, 1 drivers
v0x7fb676676a00_0 .var "regfile_w_reg", 4 0;
v0x7fb676676ab0_0 .var "wb_bp_reg", 4 0;
v0x7fb676676be0_0 .var "wb_bp_val", 31 0;
E_0x7fb6766764d0 .event edge, v0x7fb676674590_0, v0x7fb676673f40_0, v0x7fb676674ec0_0, v0x7fb676674620_0;
    .scope S_0x7fb676674970;
T_0 ;
    %vpi_call 9 27 "$display", "Loading ELF..." {0 0 0};
    %vpi_call 9 28 "$readmemh", "/Users/vadimpy/dev/hard/rv32i_cpu/c_test/stuck.hex", v0x7fb676674da0 {0 0 0};
    %vpi_call 9 29 "$display", "ELF was loaded" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fb676674970;
T_1 ;
    %wait E_0x7fb67662bfb0;
    %ix/getv 4, v0x7fb676674e30_0;
    %load/vec4a v0x7fb676674da0, 4;
    %assign/vec4 v0x7fb676674ec0_0, 0;
    %ix/getv 4, v0x7fb676674f50_0;
    %load/vec4a v0x7fb676674da0, 4;
    %assign/vec4 v0x7fb676674ff0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb676674970;
T_2 ;
    %wait E_0x7fb67662bfb0;
    %load/vec4 v0x7fb676674c00_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fb676675280_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7fb6766750a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb676674da0, 0, 4;
T_2.0 ;
    %load/vec4 v0x7fb676674c00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fb676675280_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v0x7fb6766750a0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb676674da0, 4, 5;
T_2.2 ;
    %load/vec4 v0x7fb676674c00_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fb676675280_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v0x7fb6766750a0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb676674da0, 4, 5;
T_2.4 ;
    %load/vec4 v0x7fb676674c00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7fb676675280_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v0x7fb6766750a0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb676674da0, 4, 5;
T_2.6 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb6766753b0;
T_3 ;
    %pushi/vec4 1996, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb676675b60, 0, 4;
    %end;
    .thread T_3;
    .scope S_0x7fb6766753b0;
T_4 ;
    %wait E_0x7fb676675670;
    %load/vec4 v0x7fb676675850_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676675910_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb676675850_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb676675b60, 4;
    %assign/vec4 v0x7fb676675910_0, 0;
T_4.1 ;
    %load/vec4 v0x7fb6766759e0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676675a90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fb6766759e0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v0x7fb676675b60, 4;
    %assign/vec4 v0x7fb676675a90_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fb6766753b0;
T_5 ;
    %wait E_0x7fb676675620;
    %load/vec4 v0x7fb676675ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fb676675f70_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fb676676020_0;
    %load/vec4 v0x7fb676675f70_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fb676675b60, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb676672c50;
T_6 ;
    %pushi/vec4 52, 0, 32;
    %assign/vec4 v0x7fb6766732f0_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7fb676672c50;
T_7 ;
    %wait E_0x7fb67662bfb0;
    %load/vec4 v0x7fb6766730b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 6;
    %load/vec4 v0x7fb676673610_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 6;
    %load/vec4 v0x7fb676673430_0;
    %load/vec4 v0x7fb6766734e0_0;
    %add;
    %assign/vec4 v0x7fb6766732f0_0, 0;
    %load/vec4 v0x7fb6766732f0_0;
    %assign/vec4 v0x7fb676673390_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fb6766732f0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fb6766732f0_0, 0;
    %load/vec4 v0x7fb6766732f0_0;
    %assign/vec4 v0x7fb676673390_0, 0;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb6766325d0;
T_8 ;
    %wait E_0x7fb67662bfb0;
    %load/vec4 v0x7fb67666e700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fb67666f010_0;
    %assign/vec4 v0x7fb67666f0c0_0, 0;
    %load/vec4 v0x7fb67666eca0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7fb67666f2d0_0, 0;
    %load/vec4 v0x7fb67666eca0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7fb67666f430_0, 0;
    %load/vec4 v0x7fb67666eca0_0;
    %parti/s 5, 15, 5;
    %assign/vec4 v0x7fb67666f220_0, 0;
    %load/vec4 v0x7fb67666eca0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x7fb67666f380_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fb6766325d0;
T_9 ;
    %wait E_0x7fb67662bfb0;
    %load/vec4 v0x7fb67666e700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fb67666ef60_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 7;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %jmp T_9.13;
T_9.2 ;
    %vpi_call 4 69 "$display", "%h lui %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f640_0 {0 0 0};
    %load/vec4 v0x7fb67666f640_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb67666e840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %load/vec4 v0x7fb67666f6f0_0;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %jmp T_9.13;
T_9.3 ;
    %load/vec4 v0x7fb67666f640_0;
    %load/vec4 v0x7fb67666f010_0;
    %add;
    %vpi_call 4 80 "$display", "%h auipc %d %h + %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x7fb67666f640_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb67666e840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb67666e460_0, 0, 4;
    %load/vec4 v0x7fb67666f6f0_0;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %jmp T_9.13;
T_9.4 ;
    %vpi_call 4 92 "$display", "%h jal %d, %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666eeb0_0 {0 0 0};
    %load/vec4 v0x7fb67666eeb0_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666f6f0_0;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %jmp T_9.13;
T_9.5 ;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %vpi_call 4 107 "$display", "%h jalr %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %load/vec4 v0x7fb67666f6f0_0;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %jmp T_9.13;
T_9.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %load/vec4 v0x7fb67666e510_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %load/vec4 v0x7fb67666dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %jmp T_9.20;
T_9.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %vpi_call 4 121 "$display", "%h beq", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.20;
T_9.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fb67666e460_0, 0, 4;
    %vpi_call 4 126 "$display", "%h bne", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.20;
T_9.16 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %vpi_call 4 131 "$display", "%h blt", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.20;
T_9.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %vpi_call 4 136 "$display", "%h bge", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.20;
T_9.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %vpi_call 4 141 "$display", "%h bltu", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.20;
T_9.19 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %vpi_call 4 146 "$display", "%h bgeu", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.20;
T_9.20 ;
    %pop/vec4 1;
    %jmp T_9.13;
T_9.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb67666ee00_0, 0, 4;
    %load/vec4 v0x7fb67666f6f0_0;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %load/vec4 v0x7fb67666dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %jmp T_9.26;
T_9.21 ;
    %vpi_call 4 160 "$display", "%h lb %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.26;
T_9.22 ;
    %vpi_call 4 164 "$display", "%h lh %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.26;
T_9.23 ;
    %vpi_call 4 168 "$display", "%h lw %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.26;
T_9.24 ;
    %vpi_call 4 172 "$display", "%h lbu %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.26;
T_9.25 ;
    %vpi_call 4 176 "$display", "%h lhu %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.26;
T_9.26 ;
    %pop/vec4 1;
    %jmp T_9.13;
T_9.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %load/vec4 v0x7fb67666f4e0_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %jmp T_9.30;
T_9.27 ;
    %vpi_call 4 191 "$display", "%h sb %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f380_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.30;
T_9.28 ;
    %vpi_call 4 195 "$display", "%h sh %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f380_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.30;
T_9.29 ;
    %vpi_call 4 199 "$display", "%h sw %d %h(%d)", v0x7fb67666f010_0, v0x7fb67666f380_0, v0x7fb67666eb60_0, v0x7fb67666f220_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.30;
T_9.30 ;
    %pop/vec4 1;
    %jmp T_9.13;
T_9.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb67666e840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %load/vec4 v0x7fb67666f6f0_0;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %load/vec4 v0x7fb67666dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.37, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.38, 6;
    %jmp T_9.39;
T_9.31 ;
    %vpi_call 4 213 "$display", "%h addi %d %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666eb60_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.39;
T_9.32 ;
    %vpi_call 4 219 "$display", "%h slti %d %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666eb60_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.39;
T_9.33 ;
    %vpi_call 4 225 "$display", "%h sltiu %d %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666eb60_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.39;
T_9.34 ;
    %vpi_call 4 231 "$display", "%h xori %d %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666eb60_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.39;
T_9.35 ;
    %vpi_call 4 237 "$display", "%h ori %d %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666eb60_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.39;
T_9.36 ;
    %vpi_call 4 243 "$display", "%h andi %d %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666eb60_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %load/vec4 v0x7fb67666eb60_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %jmp T_9.39;
T_9.37 ;
    %load/vec4 v0x7fb67666ead0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.40, 4;
    %vpi_call 4 250 "$display", "%h slli %d %d %h", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666eb60_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %load/vec4 v0x7fb67666f590_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
T_9.40 ;
    %jmp T_9.39;
T_9.38 ;
    %load/vec4 v0x7fb67666f590_0;
    %assign/vec4 v0x7fb67666ebf0_0, 0;
    %load/vec4 v0x7fb67666ead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_9.42, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_9.43, 6;
    %jmp T_9.44;
T_9.42 ;
    %vpi_call 4 260 "$display", "%h srli", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f590_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.44;
T_9.43 ;
    %vpi_call 4 265 "$display", "%h srai", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f590_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.44;
T_9.44 ;
    %pop/vec4 1;
    %jmp T_9.39;
T_9.39 ;
    %pop/vec4 1;
    %jmp T_9.13;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb67666e840_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb67666ee00_0, 0;
    %load/vec4 v0x7fb67666f6f0_0;
    %assign/vec4 v0x7fb67666f170_0, 0;
    %load/vec4 v0x7fb67666dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.46, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.47, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.49, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.50, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.52, 6;
    %jmp T_9.53;
T_9.45 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %load/vec4 v0x7fb67666ead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_9.54, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_9.55, 6;
    %jmp T_9.56;
T_9.54 ;
    %vpi_call 4 285 "$display", "%h add %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %jmp T_9.56;
T_9.55 ;
    %vpi_call 4 289 "$display", "%h sub %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %jmp T_9.56;
T_9.56 ;
    %pop/vec4 1;
    %jmp T_9.53;
T_9.46 ;
    %load/vec4 v0x7fb67666ead0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.57, 4;
    %vpi_call 4 296 "$display", "%h sll %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
T_9.57 ;
    %jmp T_9.53;
T_9.47 ;
    %load/vec4 v0x7fb67666ead0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.59, 4;
    %vpi_call 4 303 "$display", "%h slt %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
T_9.59 ;
    %jmp T_9.53;
T_9.48 ;
    %load/vec4 v0x7fb67666ead0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.61, 4;
    %vpi_call 4 310 "$display", "%h sltu %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
T_9.61 ;
    %jmp T_9.53;
T_9.49 ;
    %load/vec4 v0x7fb67666ead0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.63, 4;
    %vpi_call 4 317 "$display", "%h xor %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
T_9.63 ;
    %jmp T_9.53;
T_9.50 ;
    %load/vec4 v0x7fb67666ead0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_9.65, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_9.66, 6;
    %jmp T_9.67;
T_9.65 ;
    %vpi_call 4 325 "$display", "%h srl %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.67;
T_9.66 ;
    %vpi_call 4 330 "$display", "%h sra %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
    %jmp T_9.67;
T_9.67 ;
    %pop/vec4 1;
    %jmp T_9.53;
T_9.51 ;
    %load/vec4 v0x7fb67666ead0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.68, 4;
    %vpi_call 4 338 "$display", "%h or %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
T_9.68 ;
    %jmp T_9.53;
T_9.52 ;
    %load/vec4 v0x7fb67666ead0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.70, 4;
    %vpi_call 4 345 "$display", "%h and %d %d %d", v0x7fb67666f010_0, v0x7fb67666f6f0_0, v0x7fb67666f220_0, v0x7fb67666f380_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fb67666e460_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb67666ed50_0, 0;
T_9.70 ;
    %jmp T_9.53;
T_9.53 ;
    %pop/vec4 1;
    %jmp T_9.13;
T_9.11 ;
    %load/vec4 v0x7fb67666dd60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.72, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.73, 6;
    %jmp T_9.74;
T_9.72 ;
    %vpi_call 4 358 "$display", "%h fence", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.74;
T_9.73 ;
    %vpi_call 4 361 "$display", "%h fence.i", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.74;
T_9.74 ;
    %pop/vec4 1;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x7fb67666e660_0;
    %pad/u 14;
    %dup/vec4;
    %pushi/vec4 0, 0, 14;
    %cmp/u;
    %jmp/1 T_9.75, 6;
    %dup/vec4;
    %pushi/vec4 8192, 0, 14;
    %cmp/u;
    %jmp/1 T_9.76, 6;
    %load/vec4 v0x7fb67666dd60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.79, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.80, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.81, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.82, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.83, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.84, 6;
    %jmp T_9.85;
T_9.79 ;
    %vpi_call 4 379 "$display", "%h csrrw", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.85;
T_9.80 ;
    %vpi_call 4 382 "$display", "%h csrrs", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.85;
T_9.81 ;
    %vpi_call 4 385 "$display", "%h csrrc", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.85;
T_9.82 ;
    %vpi_call 4 388 "$display", "%h csrrwi", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.85;
T_9.83 ;
    %vpi_call 4 391 "$display", "%h csrrsi", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.85;
T_9.84 ;
    %vpi_call 4 394 "$display", "%h csrrci", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.85;
T_9.85 ;
    %pop/vec4 1;
    %jmp T_9.78;
T_9.75 ;
    %vpi_call 4 371 "$display", "%h ecall", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.78;
T_9.76 ;
    %vpi_call 4 374 "$display", "%h ebreak", v0x7fb67666f010_0 {0 0 0};
    %jmp T_9.78;
T_9.78 ;
    %pop/vec4 1;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fb67666fda0;
T_10 ;
    %wait E_0x7fb67666ff70;
    %load/vec4 v0x7fb67666ffc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %jmp T_10.11;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.1 ;
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %add;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.2 ;
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %sub;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.3 ;
    %load/vec4 v0x7fb676670090_0;
    %ix/getv 4, v0x7fb676670130_0;
    %shiftl 4;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.4 ;
    %load/vec4 v0x7fb676670090_0;
    %ix/getv 4, v0x7fb676670130_0;
    %shiftr 4;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.5 ;
    %load/vec4 v0x7fb676670090_0;
    %ix/getv 4, v0x7fb676670130_0;
    %shiftr/s 4;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.6 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.7 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.8 ;
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %or;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.9 ;
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %xor;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x7fb676670090_0;
    %load/vec4 v0x7fb676670130_0;
    %and;
    %assign/vec4 v0x7fb6766702a0_0, 0;
    %jmp T_10.11;
T_10.11 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fb67666f8a0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb676672960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fb676671dc0_0, 0, 2;
    %end;
    .thread T_11;
    .scope S_0x7fb67666f8a0;
T_12 ;
    %wait E_0x7fb67662bfb0;
    %load/vec4 v0x7fb6766718b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fb676671ca0_0;
    %assign/vec4 v0x7fb676671d30_0, 0;
    %load/vec4 v0x7fb676671a10_0;
    %assign/vec4 v0x7fb676670fb0_0, 0;
    %load/vec4 v0x7fb676671ca0_0;
    %pushi/vec4 1, 0, 4;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7fb676671ca0_0;
    %pushi/vec4 4, 0, 4;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %load/vec4 v0x7fb676672080_0;
    %load/vec4 v0x7fb676671f20_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676671f20_0, 0;
T_12.2 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fb676671dc0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x7fb676671dc0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb67666f8a0;
T_13 ;
    %wait E_0x7fb67662bfb0;
    %load/vec4 v0x7fb676672960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
T_13.0 ;
    %load/vec4 v0x7fb676672960_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fb6766711f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fb6766718b0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fb676671ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb676671dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb676671a10_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %jmp T_13.14;
T_13.10 ;
    %load/vec4 v0x7fb6766728b0_0;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 6;
    %jmp/0 T_13.15, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.16, 8;
T_13.15 ; End of true expr.
    %load/vec4 v0x7fb6766728b0_0;
    %jmp/0 T_13.16, 8;
 ; End of false expr.
    %blend;
T_13.16;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %assign/vec4 v0x7fb676671760_0, 0;
    %jmp T_13.14;
T_13.11 ;
    %load/vec4 v0x7fb676671960_0;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 6;
    %jmp/0 T_13.17, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.18, 8;
T_13.17 ; End of true expr.
    %load/vec4 v0x7fb676671960_0;
    %jmp/0 T_13.18, 8;
 ; End of false expr.
    %blend;
T_13.18;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %assign/vec4 v0x7fb676671760_0, 0;
    %jmp T_13.14;
T_13.12 ;
    %load/vec4 v0x7fb6766716a0_0;
    %assign/vec4 v0x7fb676671760_0, 0;
    %load/vec4 v0x7fb676671600_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.19, 8;
    %load/vec4 v0x7fb6766716a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 9, 6;
    %jmp/0 T_13.21, 9;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.22, 9;
T_13.21 ; End of true expr.
    %load/vec4 v0x7fb676671160_0;
    %jmp/0 T_13.22, 9;
 ; End of false expr.
    %blend;
T_13.22;
    %jmp/1 T_13.20, 8;
T_13.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.20, 8;
 ; End of false expr.
    %blend;
T_13.20;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb676671600_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.23, 8;
    %load/vec4 v0x7fb676671160_0;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %jmp T_13.14;
T_13.13 ;
    %load/vec4 v0x7fb6766728b0_0;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 6;
    %jmp/0 T_13.25, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.26, 8;
T_13.25 ; End of true expr.
    %load/vec4 v0x7fb676672080_0;
    %jmp/0 T_13.26, 8;
 ; End of false expr.
    %blend;
T_13.26;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %assign/vec4 v0x7fb676671760_0, 0;
    %jmp T_13.14;
T_13.14 ;
    %pop/vec4 1;
    %jmp T_13.9;
T_13.5 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fb676671dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb6766728b0_0;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb676671760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676671800_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb676671dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb6766728b0_0;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb676671760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb676672540_0;
    %assign/vec4 v0x7fb676672750_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb676671dc0_0, 0;
    %load/vec4 v0x7fb676671a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %jmp T_13.32;
T_13.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb676671760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb676671570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.33, 8;
    %load/vec4 v0x7fb676671960_0;
    %assign/vec4 v0x7fb676672140_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %assign/vec4 v0x7fb676671fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %load/vec4 v0x7fb676671960_0;
    %add;
    %assign/vec4 v0x7fb676671f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
    %jmp T_13.34;
T_13.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
T_13.34 ;
    %jmp T_13.32;
T_13.28 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb676671760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb676671570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.35, 8;
    %load/vec4 v0x7fb676671960_0;
    %assign/vec4 v0x7fb676672140_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %assign/vec4 v0x7fb676671fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %load/vec4 v0x7fb676671960_0;
    %add;
    %assign/vec4 v0x7fb676671f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
    %jmp T_13.36;
T_13.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
T_13.36 ;
    %jmp T_13.32;
T_13.29 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb676671760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb676671600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %load/vec4 v0x7fb676671960_0;
    %assign/vec4 v0x7fb676672140_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %assign/vec4 v0x7fb676671fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %load/vec4 v0x7fb676671960_0;
    %add;
    %assign/vec4 v0x7fb676671f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
    %jmp T_13.38;
T_13.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
T_13.38 ;
    %jmp T_13.32;
T_13.30 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb676671760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb676671600_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %load/vec4 v0x7fb676671960_0;
    %assign/vec4 v0x7fb676672140_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %assign/vec4 v0x7fb676671fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %load/vec4 v0x7fb676671960_0;
    %add;
    %assign/vec4 v0x7fb676671f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
    %jmp T_13.40;
T_13.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
T_13.40 ;
    %jmp T_13.32;
T_13.31 ;
    %load/vec4 v0x7fb676671960_0;
    %assign/vec4 v0x7fb676672140_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %assign/vec4 v0x7fb676671fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %assign/vec4 v0x7fb676671760_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 6;
    %jmp/0 T_13.41, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.42, 8;
T_13.41 ; End of true expr.
    %load/vec4 v0x7fb676672080_0;
    %addi 4, 0, 32;
    %jmp/0 T_13.42, 8;
 ; End of false expr.
    %blend;
T_13.42;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %load/vec4 v0x7fb676671960_0;
    %add;
    %assign/vec4 v0x7fb676671f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
    %jmp T_13.32;
T_13.32 ;
    %pop/vec4 1;
    %jmp T_13.9;
T_13.8 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fb676671dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb6766721e0_0, 0;
    %load/vec4 v0x7fb6766710d0_0;
    %assign/vec4 v0x7fb676671fd0_0, 0;
    %load/vec4 v0x7fb676671960_0;
    %assign/vec4 v0x7fb676672140_0, 0;
    %load/vec4 v0x7fb676672080_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7fb676671e70_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %assign/vec4 v0x7fb676671760_0, 0;
    %load/vec4 v0x7fb6766716a0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 6;
    %jmp/0 T_13.43, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_13.44, 8;
T_13.43 ; End of true expr.
    %load/vec4 v0x7fb676672080_0;
    %addi 4, 0, 32;
    %jmp/0 T_13.44, 8;
 ; End of false expr.
    %blend;
T_13.44;
    %assign/vec4 v0x7fb676671800_0, 0;
    %load/vec4 v0x7fb6766728b0_0;
    %assign/vec4 v0x7fb676671f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676672960_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb6766716a0_0;
    %assign/vec4 v0x7fb676672280_0, 0;
T_13.2 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fb676673740;
T_14 ;
    %wait E_0x7fb67662bfb0;
    %load/vec4 v0x7fb676673d10_0;
    %assign/vec4 v0x7fb676674620_0, 0;
    %load/vec4 v0x7fb676674500_0;
    %assign/vec4 v0x7fb676674590_0, 0;
    %load/vec4 v0x7fb676673e90_0;
    %assign/vec4 v0x7fb676673f40_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fb676673740;
T_15 ;
    %wait E_0x7fb67662bfb0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fb676673ae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb676673bb0_0, 0;
    %load/vec4 v0x7fb676673e90_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676674470_0, 0;
    %load/vec4 v0x7fb676673d10_0;
    %assign/vec4 v0x7fb676674620_0, 0;
    %load/vec4 v0x7fb676674500_0;
    %assign/vec4 v0x7fb676674590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676674310_0, 0;
    %jmp T_15.3;
T_15.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676674470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676674310_0, 0;
    %load/vec4 v0x7fb676673d10_0;
    %parti/s 30, 2, 3;
    %assign/vec4 v0x7fb676674080_0, 0;
    %jmp T_15.3;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb676674470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb676674310_0, 0;
    %load/vec4 v0x7fb676673d10_0;
    %parti/s 30, 2, 3;
    %assign/vec4 v0x7fb6766741b0_0, 0;
    %load/vec4 v0x7fb676673dc0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.4 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fb676673fd0_0, 0;
    %load/vec4 v0x7fb6766743b0_0;
    %assign/vec4 v0x7fb676674260_0, 0;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x7fb676673d10_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %vpi_call 8 60 "$display", "bad ma" {0 0 0};
    %jmp T_15.11;
T_15.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fb676673fd0_0, 0;
    %load/vec4 v0x7fb6766743b0_0;
    %assign/vec4 v0x7fb676674260_0, 0;
    %jmp T_15.11;
T_15.9 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7fb676673fd0_0, 0;
    %load/vec4 v0x7fb6766743b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb676674260_0, 0;
    %jmp T_15.11;
T_15.11 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x7fb676673d10_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %vpi_call 8 81 "$display", "bad ma" {0 0 0};
    %jmp T_15.17;
T_15.12 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fb676673fd0_0, 0;
    %load/vec4 v0x7fb6766743b0_0;
    %assign/vec4 v0x7fb676674260_0, 0;
    %jmp T_15.17;
T_15.13 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fb676673fd0_0, 0;
    %load/vec4 v0x7fb6766743b0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb676674260_0, 0;
    %jmp T_15.17;
T_15.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fb676673fd0_0, 0;
    %load/vec4 v0x7fb6766743b0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb676674260_0, 0;
    %jmp T_15.17;
T_15.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fb676673fd0_0, 0;
    %load/vec4 v0x7fb6766743b0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x7fb676674260_0, 0;
    %jmp T_15.17;
T_15.17 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fb6766761d0;
T_16 ;
    %wait E_0x7fb6766764d0;
    %load/vec4 v0x7fb6766767d0_0;
    %assign/vec4 v0x7fb676676ab0_0, 0;
    %load/vec4 v0x7fb6766767d0_0;
    %assign/vec4 v0x7fb676676a00_0, 0;
    %load/vec4 v0x7fb676676670_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %load/vec4 v0x7fb6766765d0_0;
    %assign/vec4 v0x7fb6766768a0_0, 0;
    %load/vec4 v0x7fb6766765d0_0;
    %assign/vec4 v0x7fb676676be0_0, 0;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0x7fb676676720_0;
    %assign/vec4 v0x7fb6766768a0_0, 0;
    %load/vec4 v0x7fb676676720_0;
    %assign/vec4 v0x7fb676676be0_0, 0;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fb6766501e0;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb676679300_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x7fb6766501e0;
T_18 ;
    %delay 5, 0;
    %load/vec4 v0x7fb676679300_0;
    %inv;
    %assign/vec4 v0x7fb676679300_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fb6766501e0;
T_19 ;
    %vpi_call 2 13 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb6766501e0 {0 0 0};
    %delay 600, 0;
    %vpi_call 2 16 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "modules/top/run.v";
    "modules/top/top.v";
    "modules/decoder/decoder.v";
    "modules/exec/exec.v";
    "modules/exec/alu.v";
    "modules/fetch/fetch.v";
    "modules/mem/mem.v";
    "modules/ram/ram.v";
    "modules/regfile/regfile.v";
    "modules/writeback/writeback.v";
