\doxysection{APB2 Peripheral Clock Enable Disable}
\label{group___r_c_c___a_p_b2___clock___enable___disable}\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}


Enable or disable the High Speed APB (APB2) peripheral clock.  


Collaboration diagram for APB2 Peripheral Clock Enable Disable\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=346pt]{group___r_c_c___a_p_b2___clock___enable___disable}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}()
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}))
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}()~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the High Speed APB (APB2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_ga80a9e4852bac07d3d9cc6390a361302a}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_ADC1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}))}



Definition at line 636 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gaa28c08d39ba2ec206a131f0861d7c1a1}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE@{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_ADC1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_ADC1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 597 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf2ccb5c6b63a60deb6463cbc629c10fe}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_SPI1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}))}



Definition at line 637 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_ga856c7460aa481976644736c703c6702d}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE@{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_SPI1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SPI1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 604 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gaf04a5f1f0d6d8577706022a866f4528e}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}))}



Definition at line 638 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gafc3ffcbb86e4913ae336ba094ca199e1}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE@{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_SYSCFGEN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 611 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_ga2ea675ace35a7a536c9f4cec522f28bc}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM11\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}))}



Definition at line 640 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gab13c6974274c609546b93847b8bf42ae}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM11\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM11EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM11EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 625 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gaa9eacfb8ee244074ec63dae0b9f621c2}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}))}



Definition at line 633 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gad693d7300ed7134b60bb1a645e762358}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 576 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_ga6c858a3c7df429051fe4459a8a22da43}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM9\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}))}



Definition at line 639 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_ga4af6c3c30271fa16eb113e5c0a89d953}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE@{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_TIM9\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM9EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_TIM9EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 618 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gae0050944298552e9f02f56ec8634f5a6}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_USART1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}))}



Definition at line 634 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_ga932afe7cea6c567ad63e0f83308b9d3e}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_USART1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART1EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 583 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_gac4b142412ef1e3dab8dcf5d5f7ca4d92}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART6\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE@{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_USART6\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\textbf{ RCC}-\/$>$APB2\+ENR \&= $\sim$(\textbf{ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}))}



Definition at line 635 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\label{group___r_c_c___a_p_b2___clock___enable___disable_ga840be8a915492c85d968faec688c73ea}} 
\index{APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}!\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE@{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}!APB2 Peripheral Clock Enable Disable@{APB2 Peripheral Clock Enable Disable}}
\doxysubsubsection{\_\_HAL\_RCC\_USART6\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                        \textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{                                        \_\_IO uint32\_t tmpreg = 0x00U; \(\backslash\)}
\DoxyCodeLine{                                        SET\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}
\DoxyCodeLine{                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */} \(\backslash\)}
\DoxyCodeLine{                                        tmpreg = READ\_BIT(RCC-\/>APB2ENR, RCC\_APB2ENR\_USART6EN);\(\backslash\)}
\DoxyCodeLine{                                        UNUSED(tmpreg); \(\backslash\)}
\DoxyCodeLine{                                          \} \textcolor{keywordflow}{while}(0)}

\end{DoxyCode}


Definition at line 590 of file stm32f4xx\+\_\+hal\+\_\+rcc.\+h.

