/*AC通用寄存器，存储第一个操作数*/
module ac(din, clk, rst,acload, dout);
input clk,rst,acload;
input [7:0] din;
output reg[7:0] dout;
always@(posedge clk or negedge rst)
begin
	if(rst==0)
		dout<=0;
	else if(acload)
		dout<=din;
end;
endmodule
