# Synchronous_FIFO
This repository features the design and verification of a synchronous FIFO using SystemVerilog.
