// Seed: 2792216530
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input uwire id_3,
    input tri id_4,
    output wor id_5,
    input wand id_6,
    output supply0 id_7,
    input supply0 module_0,
    input tri1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input uwire id_12
);
  wire id_14;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    output tri id_5
);
  wire id_7;
  wire id_8;
  specify
    (id_9 => id_10) = 1;
  endspecify module_0(
      id_1, id_0, id_4, id_1, id_4, id_5, id_1, id_5, id_1, id_1, id_1, id_5, id_2
  );
endmodule
