Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec  5 09:22:23 2024
| Host         : VD023024 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_VGA_control_sets_placed.rpt
| Design       : Top_VGA
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              79 |           29 |
| No           | No                    | Yes                    |              71 |           25 |
| No           | Yes                   | No                     |              12 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              22 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-------------------------------------------+------------------------+------------------+----------------+--------------+
|                Clock Signal               |               Enable Signal               |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-------------------------------------------+------------------------+------------------+----------------+--------------+
|  PLL/clk1_o                               | CELDAPACMAN/Contfils/counter_reg_reg[4]_0 | rst_IBUF               |                1 |              1 |         1.00 |
|  PLL/clk1_o                               | CELDAPACMAN/Contfils/counter_reg_reg[4]_1 | rst_IBUF               |                1 |              1 |         1.00 |
|  RTCPSJ/pixel2_out                        |                                           |                        |                1 |              1 |         1.00 |
|  SYNCVGA/Contfils/counter_reg_reg[9]_0[0] |                                           |                        |                1 |              2 |         2.00 |
|  PINTAc/E[0]                              |                                           |                        |                1 |              4 |         4.00 |
|  PLL/clk1_o                               | CELDAPACMAN/S_EnCols__0                   | rst_IBUF               |                2 |              5 |         2.50 |
|  PLL/clk1_o                               | CELDAPACMAN/S_Enfils__0                   | rst_IBUF               |                2 |              5 |         2.50 |
|  PINTAc/PSJ_reg[2]_0[0]                   |                                           |                        |                3 |              7 |         2.33 |
|  PLL/clk1_o                               | SYNCVGA/ContCols/E[0]                     | rst_IBUF               |                3 |             10 |         3.33 |
|  PLL/clk1_o                               |                                           | SYNCVGA/ContCols/SR[0] |                4 |             12 |         3.00 |
|  CeldaGHOST/Cont100ms/CLK                 |                                           | rst_IBUF               |                5 |             12 |         2.40 |
|  PLL/clk1_o                               |                                           | rst_IBUF               |               20 |             59 |         2.95 |
|  PLL/clk1_o                               |                                           |                        |               23 |             65 |         2.83 |
+-------------------------------------------+-------------------------------------------+------------------------+------------------+----------------+--------------+


