// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : litex_m2sdr_m2_pcie_x1.v
// Device     : xc7a200tsbg484-3
// LiteX sha1 : d89f19e55
// Date       : 2025-10-15 19:04:45
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module litex_m2sdr_m2_pcie_x1 (
    output reg     [3:0] ad9361_rfic_ctrl,
    output reg           ad9361_rfic_en_agc,
    output reg           ad9361_rfic_enable,
    output reg           ad9361_rfic_rst_n,
    input  wire          ad9361_rfic_rx_clk_n,
    input  wire          ad9361_rfic_rx_clk_p,
    input  wire    [5:0] ad9361_rfic_rx_data_n,
    input  wire    [5:0] ad9361_rfic_rx_data_p,
    input  wire          ad9361_rfic_rx_frame_n,
    input  wire          ad9361_rfic_rx_frame_p,
    input  wire    [7:0] ad9361_rfic_stat,
    output wire          ad9361_rfic_tx_clk_n,
    output wire          ad9361_rfic_tx_clk_p,
    output wire    [5:0] ad9361_rfic_tx_data_n,
    output wire    [5:0] ad9361_rfic_tx_data_p,
    output wire          ad9361_rfic_tx_frame_n,
    output wire          ad9361_rfic_tx_frame_p,
    output reg           ad9361_rfic_txnrx,
    output reg           ad9361_spi_clk,
    output wire          ad9361_spi_cs_n,
    input  wire          ad9361_spi_miso,
    output reg           ad9361_spi_mosi,
    (* dont_touch = "true" *)
    input  wire          clk100,
    output wire          flash_cs_n,
    input  wire          flash_hold,
    input  wire          flash_miso,
    output wire          flash_mosi,
    input  wire          flash_wp,
    input  wire          pcie_x1_m2_clk_n,
    (* dont_touch = "true" *)
    input  wire          pcie_x1_m2_clk_p,
    input  wire          pcie_x1_m2_rst_n,
    input  wire          pcie_x1_m2_rx_n,
    input  wire          pcie_x1_m2_rx_p,
    output wire          pcie_x1_m2_tx_n,
    output wire          pcie_x1_m2_tx_p,
    (* dont_touch = "true" *)
    input  wire          si5351_clk0,
    (* dont_touch = "true" *)
    input  wire          si5351_clk1,
    inout  wire          si5351_i2c_scl,
    inout  wire          si5351_i2c_sda,
    output reg           si5351_pwm,
    output wire          si5351_ssen_clkin,
    output reg           user_led
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
BaseSoC
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (CPUNone)
└─── identifier (Identifier)
└─── crg (CRG)
│    └─── pll (S7PLL)
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [PLLE2_ADV]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    └─── idelayctrl (S7IDELAYCTRL)
│    │    └─── [IDELAYCTRL]
└─── qpll (SharedQPLL)
│    └─── qpll (QPLL)
│    │    └─── [GTPE2_COMMON]
└─── capability (Capability)
└─── si5351 (SI5351)
│    └─── i2c (LiteI2C)
│    │    └─── phy (LiteI2CPHYCore)
│    │    │    └─── resyncreg_0* (ResyncReg)
│    │    │    └─── clkgen (LiteI2CClkGen)
│    │    │    └─── fsm (FSM)
│    │    └─── crossbar (LiteI2CCrossbar)
│    │    │    └─── rr (RoundRobin)
│    │    │    └─── tx_mux (Multiplexer)
│    │    │    └─── rx_demux (Demultiplexer)
│    │    └─── master (LiteI2CMaster)
│    │    │    └─── tx_fifo (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── rx_fifo (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    └─── sequencer (LiteI2CSequencer)
│    │    └─── fsm (FSM)
│    └─── pwm (PWM)
│    └─── [BUFGMUX]
└─── time_gen (TimeGenerator)
│    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    └─── pulsesynchronizer_1* (PulseSynchronizer)
│    └─── pulsesynchronizer_2* (PulseSynchronizer)
└─── time_sync (BusSynchronizer)
│    └─── _ping (PulseSynchronizer)
│    └─── _pong (PulseSynchronizer)
│    └─── _timeout (WaitTimer)
└─── pps_gen (PPSGenerator)
│    └─── fsm (FSM)
│    └─── timer (WaitTimer)
└─── jtagbone_phy (JTAGPHY)
│    └─── jtag (XilinxJTAG)
│    │    └─── [BSCANE2]
│    └─── tx_cdc (ClockDomainCrossing)
│    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    └─── graycounter_1* (GrayCounter)
│    └─── rx_cdc (ClockDomainCrossing)
│    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    └─── graycounter_1* (GrayCounter)
│    └─── fsm_0* (FSM)
└─── jtagbone (UARTBone)
│    └─── phy (JTAGPHY)
│    │    └─── jtag (XilinxJTAG)
│    │    │    └─── [BSCANE2]
│    │    └─── tx_cdc (ClockDomainCrossing)
│    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    └─── rx_cdc (ClockDomainCrossing)
│    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    └─── fsm_0* (FSM)
│    └─── fsm (FSM)
│    └─── timer (WaitTimer)
└─── leds (LedChaser)
│    └─── waittimer_0* (WaitTimer)
└─── icap (ICAP)
│    └─── fsm_0* (FSM)
│    └─── fsm (FSM)
│    └─── [ICAPE2]
└─── xadc (XADC)
│    └─── [XADC]
└─── dna (DNA)
│    └─── [DNA_PORT]
└─── flash_cs_n (GPIOOut)
└─── flash (S7SPIFlash)
│    └─── spi (SPIMaster)
│    │    └─── fsm (FSM)
│    └─── [STARTUPE2]
└─── pcie_phy (S7PCIEPHY)
│    └─── tx_datapath (PHYTXDatapath)
│    │    └─── pipevalid_0* (PipeValid)
│    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    └─── strideconverter_0* (StrideConverter)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    └─── pipeready_0* (PipeReady)
│    └─── rx_datapath (PHYRXDatapath)
│    │    └─── pipeready_0* (PipeReady)
│    │    └─── strideconverter_0* (StrideConverter)
│    │    │    └─── converter_0* (Converter)
│    │    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    └─── pipevalid_0* (PipeValid)
│    └─── msi_cdc (ClockDomainCrossing)
│    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    └─── graycounter_1* (GrayCounter)
│    └─── mmcm (S7MMCM)
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [MMCME2_ADV]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [FDCE]
│    └─── [pcie_s7]
│    └─── [BUFG]
│    └─── [BUFGCTRL]
│    └─── [IBUFDS_GTE2]
└─── pcie_endpoint (LitePCIeEndpoint)
│    └─── phy (S7PCIEPHY)
│    │    └─── tx_datapath (PHYTXDatapath)
│    │    │    └─── pipevalid_0* (PipeValid)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    │    └─── pipeready_0* (PipeReady)
│    │    └─── rx_datapath (PHYRXDatapath)
│    │    │    └─── pipeready_0* (PipeReady)
│    │    │    └─── strideconverter_0* (StrideConverter)
│    │    │    │    └─── converter_0* (Converter)
│    │    │    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    │    └─── clockdomaincrossing_0* (ClockDomainCrossing)
│    │    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    │    └─── pipevalid_0* (PipeValid)
│    │    └─── msi_cdc (ClockDomainCrossing)
│    │    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    │    └─── graycounter_1* (GrayCounter)
│    │    └─── mmcm (S7MMCM)
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [FDCE]
│    │    │    └─── [MMCME2_ADV]
│    │    │    └─── [BUFG]
│    │    │    └─── [BUFG]
│    │    │    └─── [BUFG]
│    │    │    └─── [BUFG]
│    │    │    └─── [FDCE]
│    │    └─── [pcie_s7]
│    │    └─── [BUFG]
│    │    └─── [BUFGCTRL]
│    │    └─── [IBUFDS_GTE2]
│    └─── depacketizer (LitePCIeTLPDepacketizer)
│    │    └─── header_extracter (LitePCIeTLPHeaderExtracter64b)
│    │    │    └─── fsm (FSM)
│    │    └─── dispatcher (Dispatcher)
│    │    │    └─── status_0* (Status)
│    └─── packetizer (LitePCIeTLPPacketizer)
│    │    └─── arbitrer (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    │    └─── status_0* (Status)
│    │    │    └─── status_1* (Status)
│    │    └─── buffer_0* (Buffer)
│    │    │    └─── pipe_valid (PipeValid)
│    │    │    └─── pipeline (Pipeline)
│    │    └─── litepcietlpheaderinserter64b_0* (LitePCIeTLPHeaderInserter64b)
│    │    │    └─── litepcietlpheaderinserter64b3dws_0* (LitePCIeTLPHeaderInserter64b3DWs)
│    │    │    │    └─── fsm (FSM)
│    │    │    └─── litepcietlpheaderinserter64b4dws_0* (LitePCIeTLPHeaderInserter64b4DWs)
│    │    │    │    └─── fsm (FSM)
│    └─── crossbar (LitePCIeCrossbar)
│    │    └─── dispatcher_0* (Dispatcher)
│    │    │    └─── status_0* (Status)
│    │    └─── arbiter_0* (Arbiter)
│    │    └─── controller (LitePCIeTLPController)
│    │    │    └─── tag_queue (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── req_queue (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── req_fsm (FSM)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── syncfifo_1* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── syncfifo_2* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── syncfifo_3* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── syncfifo_4* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── syncfifo_5* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── syncfifo_6* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── syncfifo_7* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── cmp_fsm (FSM)
│    │    └─── arbiter_1* (Arbiter)
│    │    └─── dispatcher_1* (Dispatcher)
│    │    │    └─── status_0* (Status)
│    │    └─── arbiter_2* (Arbiter)
│    │    └─── dispatcher_2* (Dispatcher)
│    │    │    └─── status_0* (Status)
│    │    └─── arbiter_3* (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    │    └─── status_0* (Status)
│    │    │    └─── status_1* (Status)
└─── pcie_mmap (LitePCIeWishboneMaster)
│    └─── fsm (FSM)
└─── pcie_msi (LitePCIeMSI)
└─── pcie_dma0 (LitePCIeDMA)
│    └─── writer (LitePCIeDMAWriter)
│    │    └─── table (LitePCIeDMAScatterGather)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── splitter (LitePCIeDMADescriptorSplitter)
│    │    │    └─── fsm (FSM)
│    │    └─── data_conv (Converter)
│    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    └─── data_fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    └─── reader (LitePCIeDMAReader)
│    │    └─── table (LitePCIeDMAScatterGather)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── splitter (LitePCIeDMADescriptorSplitter)
│    │    │    └─── fsm (FSM)
│    │    └─── data_conv (Converter)
│    │    │    └─── _identityconverter_0* (_IdentityConverter)
│    │    └─── data_fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    └─── loopback (LitePCIeDMALoopback)
│    └─── synchronizer (LitePCIeDMASynchronizer)
│    └─── buffering (LitePCIeDMABuffering)
│    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    └─── syncfifo_1* (SyncFIFO)
│    │    │    └─── fifo (SyncFIFOBuffered)
│    │    │    │    └─── fifo (SyncFIFO)
└─── ad9361 (AD9361RFIC)
│    └─── spi (AD9361SPIMaster)
│    │    └─── fsm (FSM)
│    └─── phy (AD9361PHY)
│    │    └─── [IBUFDS]
│    │    └─── [BUFG]
│    │    └─── [IBUFDS]
│    │    └─── [IDDR]
│    │    └─── [IBUFDS]
│    │    └─── [IDDR]
│    │    └─── [IBUFDS]
│    │    └─── [IDDR]
│    │    └─── [IBUFDS]
│    │    └─── [IDDR]
│    │    └─── [IBUFDS]
│    │    └─── [IDDR]
│    │    └─── [IBUFDS]
│    │    └─── [IDDR]
│    │    └─── [IBUFDS]
│    │    └─── [IDDR]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    │    └─── [ODDR]
│    │    └─── [OBUFDS]
│    └─── gpio_tx_unpacker (GPIOTXUnpacker)
│    └─── gpio_rx_packer (GPIORXPacker)
│    └─── tx_cdc (ClockDomainCrossing)
│    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    └─── graycounter_1* (GrayCounter)
│    └─── rx_cdc (ClockDomainCrossing)
│    │    └─── asyncfifo_0* (AsyncFIFO)
│    │    │    └─── fifo (AsyncFIFO)
│    │    │    │    └─── graycounter_0* (GrayCounter)
│    │    │    │    └─── graycounter_1* (GrayCounter)
│    └─── tx_buffer (Buffer)
│    │    └─── pipe_valid (PipeValid)
│    │    └─── pipeline (Pipeline)
│    └─── rx_buffer (Buffer)
│    │    └─── pipe_valid (PipeValid)
│    │    └─── pipeline (Pipeline)
│    └─── tx_bitmode (AD9361TXBitMode)
│    │    └─── conv (Converter)
│    │    │    └─── _downconverter_0* (_DownConverter)
│    └─── rx_bitmode (AD9361RXBitMode)
│    │    └─── conv (Converter)
│    │    │    └─── _upconverter_0* (_UpConverter)
│    └─── tx_pipeline (Pipeline)
│    └─── scheduler_tx (Scheduler)
│    │    └─── data_fifo (SyncFIFO)
│    │    │    └─── fifo (SyncFIFO)
│    │    └─── fsm (FSM)
│    │    └─── fsm (FSM)
│    └─── rx_pipeline (Pipeline)
│    └─── ad9361prbsgenerator_0* (AD9361PRBSGenerator)
│    └─── ad9361prbschecker_0* (AD9361PRBSChecker)
│    │    └─── ad9361prbsgenerator_0* (AD9361PRBSGenerator)
│    │    └─── sync_timer (WaitTimer)
│    └─── ad9361prbschecker_1* (AD9361PRBSChecker)
│    │    └─── ad9361prbsgenerator_0* (AD9361PRBSGenerator)
│    │    └─── sync_timer (WaitTimer)
│    └─── agc_count_rx1_low (AGCSaturationCount)
│    └─── agc_count_rx1_high (AGCSaturationCount)
│    └─── agc_count_rx2_low (AGCSaturationCount)
│    └─── agc_count_rx2_high (AGCSaturationCount)
└─── header (TXRXHeader)
│    └─── tx (TXHeaderExtracter)
│    │    └─── fsm (FSM)
│    └─── rx (RXHeaderInserter)
│    │    └─── fsm (FSM)
└─── crossbar (Crossbar)
│    └─── mux (Multiplexer)
│    └─── demux (Demultiplexer)
└─── clk_measurement (MultiClkMeasurement)
│    └─── clk0 (ClkMeasurement)
│    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    └─── clk1 (ClkMeasurement)
│    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    └─── clk2 (ClkMeasurement)
│    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    └─── clk3 (ClkMeasurement)
│    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
│    └─── clk4 (ClkMeasurement)
│    │    └─── pulsesynchronizer_0* (PulseSynchronizer)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
│    │    └─── csrstatus_6* (CSRStatus)
│    │    └─── csrstorage_9* (CSRStorage)
│    │    └─── csrstatus_7* (CSRStatus)
│    │    └─── csrstorage_10* (CSRStorage)
│    │    └─── csrstatus_8* (CSRStatus)
│    │    └─── csrstorage_11* (CSRStorage)
│    │    └─── csrstatus_9* (CSRStatus)
│    │    └─── csrstorage_12* (CSRStorage)
│    │    └─── csrstatus_10* (CSRStatus)
│    │    └─── csrstorage_13* (CSRStorage)
│    │    └─── csrstatus_11* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_6* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    └─── csrbank_7* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_8* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    └─── csrbank_9* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_3* (CSRStorage)
│    └─── sram_0* (SRAM)
│    └─── csrbank_10* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    └─── csrbank_11* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_9* (CSRStorage)
│    │    └─── csrstorage_10* (CSRStorage)
│    │    └─── csrstorage_11* (CSRStorage)
│    │    └─── csrstorage_12* (CSRStorage)
│    │    └─── csrstorage_13* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstorage_14* (CSRStorage)
│    │    └─── csrstatus_5* (CSRStatus)
│    └─── csrbank_12* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
│    └─── csrbank_13* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_14* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
│    └─── csrbank_15* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_16* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    └─── csrbank_17* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [IDDR]
└─── [ODDR]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [IOBUF]
└─── [IOBUF]
└─── [FDPE]
└─── [FDPE]
└─── [ODDR]
└─── [ODDR]
└─── [ODDR]
└─── [IDDR]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

reg     [1:0] ad9361spimaster_next_state = 2'd0;
reg     [1:0] ad9361spimaster_state = 2'd0;
wire          basesoc;
wire          basesoc_ad9361_ad9361phy;
wire          basesoc_ad9361_ad9361phy_loopback0;
wire          basesoc_ad9361_ad9361phy_loopback1;
wire          basesoc_ad9361_ad9361phy_mode0;
wire          basesoc_ad9361_ad9361phy_mode1;
reg           basesoc_ad9361_ad9361phy_re = 1'd0;
wire          basesoc_ad9361_ad9361phy_rx_clk_ibufds;
wire    [5:0] basesoc_ad9361_ad9361phy_rx_data_half_i;
wire    [5:0] basesoc_ad9361_ad9361phy_rx_data_half_q;
reg    [11:0] basesoc_ad9361_ad9361phy_rx_data_ia = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_rx_data_ib = 12'd0;
wire    [5:0] basesoc_ad9361_ad9361phy_rx_data_ibufds;
reg    [11:0] basesoc_ad9361_ad9361phy_rx_data_qa = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_rx_data_qb = 12'd0;
reg     [3:0] basesoc_ad9361_ad9361phy_rx_data_valid = 4'd0;
wire          basesoc_ad9361_ad9361phy_rx_frame;
reg           basesoc_ad9361_ad9361phy_rx_frame_d = 1'd0;
reg           basesoc_ad9361_ad9361phy_rx_frame_first = 1'd0;
wire          basesoc_ad9361_ad9361phy_rx_frame_ibufds;
wire          basesoc_ad9361_ad9361phy_rx_frame_rising;
reg           basesoc_ad9361_ad9361phy_rx_frame_rising_d = 1'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_sink_payload_ia = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_sink_payload_ib = 12'd0;
wire   [11:0] basesoc_ad9361_ad9361phy_sink_payload_qa;
wire   [11:0] basesoc_ad9361_ad9361phy_sink_payload_qb;
wire          basesoc_ad9361_ad9361phy_sink_ready;
reg           basesoc_ad9361_ad9361phy_sink_valid = 1'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_source_payload_ia = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_source_payload_ib = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_source_payload_qa = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_source_payload_qb = 12'd0;
wire          basesoc_ad9361_ad9361phy_source_ready;
reg           basesoc_ad9361_ad9361phy_source_valid = 1'd0;
reg     [1:0] basesoc_ad9361_ad9361phy_storage = 2'd0;
wire          basesoc_ad9361_ad9361phy_tx_ce;
wire          basesoc_ad9361_ad9361phy_tx_clk_obufds;
reg     [1:0] basesoc_ad9361_ad9361phy_tx_cnt = 2'd0;
reg     [5:0] basesoc_ad9361_ad9361phy_tx_data_half_i = 6'd0;
reg     [5:0] basesoc_ad9361_ad9361phy_tx_data_half_q = 6'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_tx_data_ia = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_tx_data_ib = 12'd0;
wire    [5:0] basesoc_ad9361_ad9361phy_tx_data_obufds;
reg    [11:0] basesoc_ad9361_ad9361phy_tx_data_qa = 12'd0;
reg    [11:0] basesoc_ad9361_ad9361phy_tx_data_qb = 12'd0;
reg           basesoc_ad9361_ad9361phy_tx_data_valid = 1'd0;
reg           basesoc_ad9361_ad9361phy_tx_frame = 1'd0;
wire          basesoc_ad9361_ad9361phy_tx_frame_obufds;
reg           basesoc_ad9361_ad9361spimaster = 1'd0;
reg           basesoc_ad9361_ad9361spimaster_chip_select = 1'd0;
wire          basesoc_ad9361_ad9361spimaster_clk_clr;
reg     [2:0] basesoc_ad9361_ad9361spimaster_clk_count = 3'd0;
wire          basesoc_ad9361_ad9361spimaster_clk_set;
reg     [7:0] basesoc_ad9361_ad9361spimaster_cnt = 8'd0;
reg     [7:0] basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value = 8'd0;
reg           basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value_ce = 1'd0;
reg           basesoc_ad9361_ad9361spimaster_control_re = 1'd0;
reg    [15:0] basesoc_ad9361_ad9361spimaster_control_storage = 16'd0;
reg           basesoc_ad9361_ad9361spimaster_done = 1'd0;
wire    [7:0] basesoc_ad9361_ad9361spimaster_length;
reg           basesoc_ad9361_ad9361spimaster_miso = 1'd0;
reg           basesoc_ad9361_ad9361spimaster_miso_re = 1'd0;
reg    [23:0] basesoc_ad9361_ad9361spimaster_miso_shift_reg = 24'd0;
wire   [23:0] basesoc_ad9361_ad9361spimaster_miso_status;
wire          basesoc_ad9361_ad9361spimaster_miso_we;
wire          basesoc_ad9361_ad9361spimaster_mosi;
reg           basesoc_ad9361_ad9361spimaster_mosi_re = 1'd0;
reg    [23:0] basesoc_ad9361_ad9361spimaster_mosi_shift_reg = 24'd0;
reg    [23:0] basesoc_ad9361_ad9361spimaster_mosi_storage = 24'd0;
reg           basesoc_ad9361_ad9361spimaster_shift = 1'd0;
reg           basesoc_ad9361_ad9361spimaster_start = 1'd0;
reg           basesoc_ad9361_ad9361spimaster_status_re = 1'd0;
wire          basesoc_ad9361_ad9361spimaster_status_status;
wire          basesoc_ad9361_ad9361spimaster_status_we;
reg           basesoc_ad9361_bitmode_re = 1'd0;
reg           basesoc_ad9361_bitmode_storage = 1'd0;
reg           basesoc_ad9361_config_re = 1'd0;
reg     [5:0] basesoc_ad9361_config_storage = 6'd0;
wire    [3:0] basesoc_ad9361_csrfield_ctrl;
wire          basesoc_ad9361_csrfield_en_agc;
wire          basesoc_ad9361_csrfield_enable;
wire          basesoc_ad9361_csrfield_mode;
wire          basesoc_ad9361_csrfield_rst_n;
reg     [7:0] basesoc_ad9361_csrfield_stat = 8'd0;
wire          basesoc_ad9361_csrfield_txnrx;
reg           basesoc_ad9361_ctrl_re = 1'd0;
reg     [3:0] basesoc_ad9361_ctrl_storage = 4'd0;
reg           basesoc_ad9361_gpio_rx_packer_enable0 = 1'd0;
wire          basesoc_ad9361_gpio_rx_packer_enable1;
reg     [3:0] basesoc_ad9361_gpio_rx_packer_i1 = 4'd0;
reg     [3:0] basesoc_ad9361_gpio_rx_packer_i2 = 4'd0;
reg           basesoc_ad9361_gpio_rx_packer_sink_first = 1'd0;
reg           basesoc_ad9361_gpio_rx_packer_sink_last = 1'd0;
reg    [63:0] basesoc_ad9361_gpio_rx_packer_sink_payload_data = 64'd0;
wire          basesoc_ad9361_gpio_rx_packer_sink_ready;
wire          basesoc_ad9361_gpio_rx_packer_sink_valid;
wire          basesoc_ad9361_gpio_rx_packer_source_first;
wire          basesoc_ad9361_gpio_rx_packer_source_last;
reg    [63:0] basesoc_ad9361_gpio_rx_packer_source_payload_data = 64'd0;
wire          basesoc_ad9361_gpio_rx_packer_source_ready;
wire          basesoc_ad9361_gpio_rx_packer_source_valid;
reg           basesoc_ad9361_gpio_tx_unpacker_enable0 = 1'd0;
wire          basesoc_ad9361_gpio_tx_unpacker_enable1;
reg     [3:0] basesoc_ad9361_gpio_tx_unpacker_o1 = 4'd0;
reg     [3:0] basesoc_ad9361_gpio_tx_unpacker_o2 = 4'd0;
reg     [3:0] basesoc_ad9361_gpio_tx_unpacker_oe1 = 4'd0;
reg     [3:0] basesoc_ad9361_gpio_tx_unpacker_oe2 = 4'd0;
reg           basesoc_ad9361_gpio_tx_unpacker_sink_first = 1'd0;
reg           basesoc_ad9361_gpio_tx_unpacker_sink_last = 1'd0;
reg    [63:0] basesoc_ad9361_gpio_tx_unpacker_sink_payload_data = 64'd0;
reg           basesoc_ad9361_gpio_tx_unpacker_sink_ready = 1'd0;
reg           basesoc_ad9361_gpio_tx_unpacker_sink_valid = 1'd0;
wire          basesoc_ad9361_gpio_tx_unpacker_source_first;
wire          basesoc_ad9361_gpio_tx_unpacker_source_last;
wire   [63:0] basesoc_ad9361_gpio_tx_unpacker_source_payload_data;
wire          basesoc_ad9361_gpio_tx_unpacker_source_ready;
wire          basesoc_ad9361_gpio_tx_unpacker_source_valid;
reg    [63:0] basesoc_ad9361_rfic_time = 64'd0;
reg           basesoc_ad9361_rx_bitmode_converter_demux = 1'd0;
wire          basesoc_ad9361_rx_bitmode_converter_load_part;
reg           basesoc_ad9361_rx_bitmode_converter_sink_first = 1'd0;
reg           basesoc_ad9361_rx_bitmode_converter_sink_last = 1'd0;
reg    [31:0] basesoc_ad9361_rx_bitmode_converter_sink_payload_data = 32'd0;
wire          basesoc_ad9361_rx_bitmode_converter_sink_ready;
reg           basesoc_ad9361_rx_bitmode_converter_sink_valid = 1'd0;
reg           basesoc_ad9361_rx_bitmode_converter_source_first = 1'd0;
reg           basesoc_ad9361_rx_bitmode_converter_source_last = 1'd0;
reg    [63:0] basesoc_ad9361_rx_bitmode_converter_source_payload_data = 64'd0;
reg     [1:0] basesoc_ad9361_rx_bitmode_converter_source_payload_valid_token_count = 2'd0;
wire          basesoc_ad9361_rx_bitmode_converter_source_ready;
wire          basesoc_ad9361_rx_bitmode_converter_source_valid;
reg           basesoc_ad9361_rx_bitmode_converter_strobe_all = 1'd0;
wire          basesoc_ad9361_rx_bitmode_mode;
wire          basesoc_ad9361_rx_bitmode_sink_first;
wire          basesoc_ad9361_rx_bitmode_sink_last;
wire   [63:0] basesoc_ad9361_rx_bitmode_sink_payload_data;
reg           basesoc_ad9361_rx_bitmode_sink_ready = 1'd0;
wire          basesoc_ad9361_rx_bitmode_sink_valid;
reg           basesoc_ad9361_rx_bitmode_source_first = 1'd0;
reg           basesoc_ad9361_rx_bitmode_source_last = 1'd0;
reg    [63:0] basesoc_ad9361_rx_bitmode_source_payload_data = 64'd0;
wire          basesoc_ad9361_rx_bitmode_source_ready;
wire          basesoc_ad9361_rx_bitmode_source_source_first;
wire          basesoc_ad9361_rx_bitmode_source_source_last;
wire   [63:0] basesoc_ad9361_rx_bitmode_source_source_payload_data;
reg           basesoc_ad9361_rx_bitmode_source_source_ready = 1'd0;
wire          basesoc_ad9361_rx_bitmode_source_source_valid;
reg           basesoc_ad9361_rx_bitmode_source_valid = 1'd0;
wire          basesoc_ad9361_rx_buffer_pipe_valid_sink_first;
wire          basesoc_ad9361_rx_buffer_pipe_valid_sink_last;
wire   [63:0] basesoc_ad9361_rx_buffer_pipe_valid_sink_payload_data;
wire          basesoc_ad9361_rx_buffer_pipe_valid_sink_ready;
wire          basesoc_ad9361_rx_buffer_pipe_valid_sink_valid;
reg           basesoc_ad9361_rx_buffer_pipe_valid_source_first = 1'd0;
reg           basesoc_ad9361_rx_buffer_pipe_valid_source_last = 1'd0;
reg    [63:0] basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data = 64'd0;
wire          basesoc_ad9361_rx_buffer_pipe_valid_source_ready;
reg           basesoc_ad9361_rx_buffer_pipe_valid_source_valid = 1'd0;
wire          basesoc_ad9361_rx_buffer_sink_sink_first;
wire          basesoc_ad9361_rx_buffer_sink_sink_last;
wire   [63:0] basesoc_ad9361_rx_buffer_sink_sink_payload_data;
wire          basesoc_ad9361_rx_buffer_sink_sink_ready;
wire          basesoc_ad9361_rx_buffer_sink_sink_valid;
wire          basesoc_ad9361_rx_buffer_source_source_first;
wire          basesoc_ad9361_rx_buffer_source_source_last;
wire   [63:0] basesoc_ad9361_rx_buffer_source_source_payload_data;
wire          basesoc_ad9361_rx_buffer_source_source_ready;
wire          basesoc_ad9361_rx_buffer_source_source_valid;
wire          basesoc_ad9361_rx_cdc_cd_rst;
wire   [65:0] basesoc_ad9361_rx_cdc_cdc_asyncfifo_din;
wire   [65:0] basesoc_ad9361_rx_cdc_cdc_asyncfifo_dout;
wire          basesoc_ad9361_rx_cdc_cdc_asyncfifo_re;
wire          basesoc_ad9361_rx_cdc_cdc_asyncfifo_readable;
wire          basesoc_ad9361_rx_cdc_cdc_asyncfifo_we;
wire          basesoc_ad9361_rx_cdc_cdc_asyncfifo_writable;
wire    [2:0] basesoc_ad9361_rx_cdc_cdc_consume_wdomain;
wire          basesoc_ad9361_rx_cdc_cdc_fifo_in_first;
wire          basesoc_ad9361_rx_cdc_cdc_fifo_in_last;
wire   [63:0] basesoc_ad9361_rx_cdc_cdc_fifo_in_payload_data;
wire          basesoc_ad9361_rx_cdc_cdc_fifo_out_first;
wire          basesoc_ad9361_rx_cdc_cdc_fifo_out_last;
wire   [63:0] basesoc_ad9361_rx_cdc_cdc_fifo_out_payload_data;
wire          basesoc_ad9361_rx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter0_q = 3'd0;
reg     [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary = 3'd0;
wire    [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next;
reg     [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          basesoc_ad9361_rx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter1_q = 3'd0;
reg     [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary = 3'd0;
wire    [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next;
reg     [2:0] basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] basesoc_ad9361_rx_cdc_cdc_produce_rdomain;
wire    [1:0] basesoc_ad9361_rx_cdc_cdc_rdport_adr;
wire   [65:0] basesoc_ad9361_rx_cdc_cdc_rdport_dat_r;
wire          basesoc_ad9361_rx_cdc_cdc_sink_first;
wire          basesoc_ad9361_rx_cdc_cdc_sink_last;
wire   [63:0] basesoc_ad9361_rx_cdc_cdc_sink_payload_data;
wire          basesoc_ad9361_rx_cdc_cdc_sink_ready;
wire          basesoc_ad9361_rx_cdc_cdc_sink_valid;
wire          basesoc_ad9361_rx_cdc_cdc_source_first;
wire          basesoc_ad9361_rx_cdc_cdc_source_last;
wire   [63:0] basesoc_ad9361_rx_cdc_cdc_source_payload_data;
wire          basesoc_ad9361_rx_cdc_cdc_source_ready;
wire          basesoc_ad9361_rx_cdc_cdc_source_valid;
wire    [1:0] basesoc_ad9361_rx_cdc_cdc_wrport_adr;
wire   [65:0] basesoc_ad9361_rx_cdc_cdc_wrport_dat_r;
wire   [65:0] basesoc_ad9361_rx_cdc_cdc_wrport_dat_w;
wire          basesoc_ad9361_rx_cdc_cdc_wrport_we;
wire          basesoc_ad9361_rx_cdc_sink_sink_first;
wire          basesoc_ad9361_rx_cdc_sink_sink_last;
wire   [63:0] basesoc_ad9361_rx_cdc_sink_sink_payload_data;
wire          basesoc_ad9361_rx_cdc_sink_sink_ready;
wire          basesoc_ad9361_rx_cdc_sink_sink_valid;
wire          basesoc_ad9361_rx_cdc_source_source_first;
wire          basesoc_ad9361_rx_cdc_source_source_last;
wire   [63:0] basesoc_ad9361_rx_cdc_source_source_payload_data;
wire          basesoc_ad9361_rx_cdc_source_source_ready;
wire          basesoc_ad9361_rx_cdc_source_source_valid;
wire          basesoc_ad9361_scheduler_tx_almost_empty0;
wire          basesoc_ad9361_scheduler_tx_almost_empty1;
wire          basesoc_ad9361_scheduler_tx_almost_full0;
wire          basesoc_ad9361_scheduler_tx_almost_full1;
reg           basesoc_ad9361_scheduler_tx_current_ts_re = 1'd0;
wire   [63:0] basesoc_ad9361_scheduler_tx_current_ts_status;
wire          basesoc_ad9361_scheduler_tx_current_ts_we;
reg    [12:0] basesoc_ad9361_scheduler_tx_data_fifo_consume = 13'd0;
wire          basesoc_ad9361_scheduler_tx_data_fifo_do_read;
wire          basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_first;
wire          basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_last;
wire   [63:0] basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_payload_data;
wire   [63:0] basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_payload_timestamp;
wire          basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_first;
wire          basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_last;
wire   [63:0] basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_payload_data;
wire   [63:0] basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_payload_timestamp;
reg    [12:0] basesoc_ad9361_scheduler_tx_data_fifo_level = 13'd0;
reg    [12:0] basesoc_ad9361_scheduler_tx_data_fifo_produce = 13'd0;
wire   [12:0] basesoc_ad9361_scheduler_tx_data_fifo_rdport_adr;
wire  [129:0] basesoc_ad9361_scheduler_tx_data_fifo_rdport_dat_r;
reg           basesoc_ad9361_scheduler_tx_data_fifo_replace = 1'd0;
reg           basesoc_ad9361_scheduler_tx_data_fifo_sink_first = 1'd0;
reg           basesoc_ad9361_scheduler_tx_data_fifo_sink_last = 1'd0;
reg    [63:0] basesoc_ad9361_scheduler_tx_data_fifo_sink_payload_data = 64'd0;
reg    [63:0] basesoc_ad9361_scheduler_tx_data_fifo_sink_payload_timestamp = 64'd0;
reg           basesoc_ad9361_scheduler_tx_data_fifo_sink_ready = 1'd0;
reg           basesoc_ad9361_scheduler_tx_data_fifo_sink_valid = 1'd0;
wire          basesoc_ad9361_scheduler_tx_data_fifo_source_first;
wire          basesoc_ad9361_scheduler_tx_data_fifo_source_last;
wire   [63:0] basesoc_ad9361_scheduler_tx_data_fifo_source_payload_data;
wire   [63:0] basesoc_ad9361_scheduler_tx_data_fifo_source_payload_timestamp;
reg           basesoc_ad9361_scheduler_tx_data_fifo_source_ready = 1'd0;
wire          basesoc_ad9361_scheduler_tx_data_fifo_source_valid;
wire  [129:0] basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_din;
wire  [129:0] basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_dout;
wire          basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_re;
wire          basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_readable;
wire          basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_we;
wire          basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_writable;
reg    [12:0] basesoc_ad9361_scheduler_tx_data_fifo_wrport_adr = 13'd0;
wire  [129:0] basesoc_ad9361_scheduler_tx_data_fifo_wrport_dat_r;
wire  [129:0] basesoc_ad9361_scheduler_tx_data_fifo_wrport_dat_w;
wire          basesoc_ad9361_scheduler_tx_data_fifo_wrport_we;
wire          basesoc_ad9361_scheduler_tx_empty0;
wire          basesoc_ad9361_scheduler_tx_empty1;
reg           basesoc_ad9361_scheduler_tx_fifo_level_re = 1'd0;
wire   [15:0] basesoc_ad9361_scheduler_tx_fifo_level_status;
wire          basesoc_ad9361_scheduler_tx_fifo_level_we;
reg           basesoc_ad9361_scheduler_tx_flags_re = 1'd0;
reg     [3:0] basesoc_ad9361_scheduler_tx_flags_status = 4'd0;
wire          basesoc_ad9361_scheduler_tx_flags_we;
wire          basesoc_ad9361_scheduler_tx_full0;
wire          basesoc_ad9361_scheduler_tx_full1;
wire   [15:0] basesoc_ad9361_scheduler_tx_level;
reg           basesoc_ad9361_scheduler_tx_manual_now_re = 1'd0;
wire   [63:0] basesoc_ad9361_scheduler_tx_manual_now_sig;
reg    [63:0] basesoc_ad9361_scheduler_tx_manual_now_storage = 64'd0;
reg    [63:0] basesoc_ad9361_scheduler_tx_now = 64'd0;
reg           basesoc_ad9361_scheduler_tx_now_re = 1'd0;
wire   [63:0] basesoc_ad9361_scheduler_tx_now_status;
wire          basesoc_ad9361_scheduler_tx_now_we;
wire          basesoc_ad9361_scheduler_tx_reset;
reg           basesoc_ad9361_scheduler_tx_reset_re = 1'd0;
reg           basesoc_ad9361_scheduler_tx_reset_storage = 1'd0;
reg           basesoc_ad9361_scheduler_tx_set_ts_re = 1'd0;
reg           basesoc_ad9361_scheduler_tx_set_ts_storage = 1'd0;
wire          basesoc_ad9361_scheduler_tx_sink_sink_first;
wire          basesoc_ad9361_scheduler_tx_sink_sink_last;
wire   [63:0] basesoc_ad9361_scheduler_tx_sink_sink_payload_data;
wire   [63:0] basesoc_ad9361_scheduler_tx_sink_sink_payload_timestamp;
reg           basesoc_ad9361_scheduler_tx_sink_sink_ready = 1'd0;
wire          basesoc_ad9361_scheduler_tx_sink_sink_valid;
reg           basesoc_ad9361_scheduler_tx_source_source_first = 1'd0;
reg           basesoc_ad9361_scheduler_tx_source_source_last = 1'd0;
reg    [63:0] basesoc_ad9361_scheduler_tx_source_source_payload_data = 64'd0;
reg           basesoc_ad9361_scheduler_tx_source_source_ready = 1'd0;
reg           basesoc_ad9361_scheduler_tx_source_source_valid = 1'd0;
wire          basesoc_ad9361_scheduler_tx_use_manual;
wire          basesoc_ad9361_sink_sink_first;
wire          basesoc_ad9361_sink_sink_last;
wire   [63:0] basesoc_ad9361_sink_sink_payload_data;
wire   [63:0] basesoc_ad9361_sink_sink_payload_timestamp;
wire          basesoc_ad9361_sink_sink_ready;
wire          basesoc_ad9361_sink_sink_valid;
wire          basesoc_ad9361_source_source_first;
wire          basesoc_ad9361_source_source_last;
wire   [63:0] basesoc_ad9361_source_source_payload_data;
wire          basesoc_ad9361_source_source_ready;
wire          basesoc_ad9361_source_source_valid;
reg           basesoc_ad9361_stat_re = 1'd0;
wire    [7:0] basesoc_ad9361_stat_status;
wire          basesoc_ad9361_stat_we;
wire          basesoc_ad9361_tx_bitmode_converter_first;
wire          basesoc_ad9361_tx_bitmode_converter_last;
reg           basesoc_ad9361_tx_bitmode_converter_mux = 1'd0;
reg           basesoc_ad9361_tx_bitmode_converter_sink_first = 1'd0;
reg           basesoc_ad9361_tx_bitmode_converter_sink_last = 1'd0;
reg    [63:0] basesoc_ad9361_tx_bitmode_converter_sink_payload_data = 64'd0;
wire          basesoc_ad9361_tx_bitmode_converter_sink_ready;
reg           basesoc_ad9361_tx_bitmode_converter_sink_valid = 1'd0;
wire          basesoc_ad9361_tx_bitmode_converter_source_first;
wire          basesoc_ad9361_tx_bitmode_converter_source_last;
reg    [31:0] basesoc_ad9361_tx_bitmode_converter_source_payload_data = 32'd0;
wire          basesoc_ad9361_tx_bitmode_converter_source_payload_valid_token_count;
wire          basesoc_ad9361_tx_bitmode_converter_source_ready;
wire          basesoc_ad9361_tx_bitmode_converter_source_valid;
wire          basesoc_ad9361_tx_bitmode_mode;
wire          basesoc_ad9361_tx_bitmode_sink_first;
wire          basesoc_ad9361_tx_bitmode_sink_last;
wire   [63:0] basesoc_ad9361_tx_bitmode_sink_payload_data;
wire   [63:0] basesoc_ad9361_tx_bitmode_sink_payload_timestamp;
reg           basesoc_ad9361_tx_bitmode_sink_ready = 1'd0;
wire          basesoc_ad9361_tx_bitmode_sink_valid;
reg           basesoc_ad9361_tx_bitmode_source_first = 1'd0;
reg           basesoc_ad9361_tx_bitmode_source_last = 1'd0;
reg    [63:0] basesoc_ad9361_tx_bitmode_source_payload_data = 64'd0;
reg    [63:0] basesoc_ad9361_tx_bitmode_source_payload_timestamp = 64'd0;
wire          basesoc_ad9361_tx_bitmode_source_ready;
wire          basesoc_ad9361_tx_bitmode_source_source_first;
wire          basesoc_ad9361_tx_bitmode_source_source_last;
wire   [31:0] basesoc_ad9361_tx_bitmode_source_source_payload_data;
reg           basesoc_ad9361_tx_bitmode_source_source_ready = 1'd0;
wire          basesoc_ad9361_tx_bitmode_source_source_valid;
reg           basesoc_ad9361_tx_bitmode_source_valid = 1'd0;
wire          basesoc_ad9361_tx_buffer_pipe_valid_sink_first;
wire          basesoc_ad9361_tx_buffer_pipe_valid_sink_last;
wire   [63:0] basesoc_ad9361_tx_buffer_pipe_valid_sink_payload_data;
wire   [63:0] basesoc_ad9361_tx_buffer_pipe_valid_sink_payload_timestamp;
wire          basesoc_ad9361_tx_buffer_pipe_valid_sink_ready;
wire          basesoc_ad9361_tx_buffer_pipe_valid_sink_valid;
reg           basesoc_ad9361_tx_buffer_pipe_valid_source_first = 1'd0;
reg           basesoc_ad9361_tx_buffer_pipe_valid_source_last = 1'd0;
reg    [63:0] basesoc_ad9361_tx_buffer_pipe_valid_source_payload_data = 64'd0;
reg    [63:0] basesoc_ad9361_tx_buffer_pipe_valid_source_payload_timestamp = 64'd0;
wire          basesoc_ad9361_tx_buffer_pipe_valid_source_ready;
reg           basesoc_ad9361_tx_buffer_pipe_valid_source_valid = 1'd0;
wire          basesoc_ad9361_tx_buffer_sink_sink_first;
wire          basesoc_ad9361_tx_buffer_sink_sink_last;
wire   [63:0] basesoc_ad9361_tx_buffer_sink_sink_payload_data;
wire   [63:0] basesoc_ad9361_tx_buffer_sink_sink_payload_timestamp;
wire          basesoc_ad9361_tx_buffer_sink_sink_ready;
wire          basesoc_ad9361_tx_buffer_sink_sink_valid;
wire          basesoc_ad9361_tx_buffer_source_source_first;
wire          basesoc_ad9361_tx_buffer_source_source_last;
wire   [63:0] basesoc_ad9361_tx_buffer_source_source_payload_data;
wire   [63:0] basesoc_ad9361_tx_buffer_source_source_payload_timestamp;
wire          basesoc_ad9361_tx_buffer_source_source_ready;
wire          basesoc_ad9361_tx_buffer_source_source_valid;
wire          basesoc_ad9361_tx_cdc_cd_rst;
wire  [129:0] basesoc_ad9361_tx_cdc_cdc_asyncfifo_din;
wire  [129:0] basesoc_ad9361_tx_cdc_cdc_asyncfifo_dout;
wire          basesoc_ad9361_tx_cdc_cdc_asyncfifo_re;
wire          basesoc_ad9361_tx_cdc_cdc_asyncfifo_readable;
wire          basesoc_ad9361_tx_cdc_cdc_asyncfifo_we;
wire          basesoc_ad9361_tx_cdc_cdc_asyncfifo_writable;
wire    [2:0] basesoc_ad9361_tx_cdc_cdc_consume_wdomain;
wire          basesoc_ad9361_tx_cdc_cdc_fifo_in_first;
wire          basesoc_ad9361_tx_cdc_cdc_fifo_in_last;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_fifo_in_payload_data;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_fifo_in_payload_timestamp;
wire          basesoc_ad9361_tx_cdc_cdc_fifo_out_first;
wire          basesoc_ad9361_tx_cdc_cdc_fifo_out_last;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_fifo_out_payload_data;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_fifo_out_payload_timestamp;
wire          basesoc_ad9361_tx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter0_q = 3'd0;
reg     [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter0_q_binary = 3'd0;
wire    [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next;
reg     [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          basesoc_ad9361_tx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter1_q = 3'd0;
reg     [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter1_q_binary = 3'd0;
wire    [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next;
reg     [2:0] basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] basesoc_ad9361_tx_cdc_cdc_produce_rdomain;
wire    [1:0] basesoc_ad9361_tx_cdc_cdc_rdport_adr;
wire  [129:0] basesoc_ad9361_tx_cdc_cdc_rdport_dat_r;
wire          basesoc_ad9361_tx_cdc_cdc_sink_first;
wire          basesoc_ad9361_tx_cdc_cdc_sink_last;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_sink_payload_data;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_sink_payload_timestamp;
wire          basesoc_ad9361_tx_cdc_cdc_sink_ready;
wire          basesoc_ad9361_tx_cdc_cdc_sink_valid;
wire          basesoc_ad9361_tx_cdc_cdc_source_first;
wire          basesoc_ad9361_tx_cdc_cdc_source_last;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_source_payload_data;
wire   [63:0] basesoc_ad9361_tx_cdc_cdc_source_payload_timestamp;
wire          basesoc_ad9361_tx_cdc_cdc_source_ready;
wire          basesoc_ad9361_tx_cdc_cdc_source_valid;
wire    [1:0] basesoc_ad9361_tx_cdc_cdc_wrport_adr;
wire  [129:0] basesoc_ad9361_tx_cdc_cdc_wrport_dat_r;
wire  [129:0] basesoc_ad9361_tx_cdc_cdc_wrport_dat_w;
wire          basesoc_ad9361_tx_cdc_cdc_wrport_we;
wire          basesoc_ad9361_tx_cdc_sink_sink_first;
wire          basesoc_ad9361_tx_cdc_sink_sink_last;
wire   [63:0] basesoc_ad9361_tx_cdc_sink_sink_payload_data;
wire   [63:0] basesoc_ad9361_tx_cdc_sink_sink_payload_timestamp;
wire          basesoc_ad9361_tx_cdc_sink_sink_ready;
wire          basesoc_ad9361_tx_cdc_sink_sink_valid;
reg           basesoc_ad9361_tx_cdc_source_source_first = 1'd0;
reg           basesoc_ad9361_tx_cdc_source_source_last = 1'd0;
reg    [63:0] basesoc_ad9361_tx_cdc_source_source_payload_data = 64'd0;
reg    [63:0] basesoc_ad9361_tx_cdc_source_source_payload_timestamp = 64'd0;
reg           basesoc_ad9361_tx_cdc_source_source_ready = 1'd0;
reg           basesoc_ad9361_tx_cdc_source_source_valid = 1'd0;
wire          basesoc_ad9361rfic_ad9361prbschecker0_ce0;
wire          basesoc_ad9361rfic_ad9361prbschecker0_ce1;
reg    [10:0] basesoc_ad9361rfic_ad9361prbschecker0_count = 11'd1024;
reg    [15:0] basesoc_ad9361rfic_ad9361prbschecker0_data = 16'd2644;
wire          basesoc_ad9361rfic_ad9361prbschecker0_done;
reg           basesoc_ad9361rfic_ad9361prbschecker0_error = 1'd0;
wire   [11:0] basesoc_ad9361rfic_ad9361prbschecker0_i;
wire   [15:0] basesoc_ad9361rfic_ad9361prbschecker0_o;
wire          basesoc_ad9361rfic_ad9361prbschecker0_reset;
wire          basesoc_ad9361rfic_ad9361prbschecker0_synced;
wire          basesoc_ad9361rfic_ad9361prbschecker0_wait;
wire          basesoc_ad9361rfic_ad9361prbschecker1_ce0;
wire          basesoc_ad9361rfic_ad9361prbschecker1_ce1;
reg    [10:0] basesoc_ad9361rfic_ad9361prbschecker1_count = 11'd1024;
reg    [15:0] basesoc_ad9361rfic_ad9361prbschecker1_data = 16'd2644;
wire          basesoc_ad9361rfic_ad9361prbschecker1_done;
reg           basesoc_ad9361rfic_ad9361prbschecker1_error = 1'd0;
wire   [11:0] basesoc_ad9361rfic_ad9361prbschecker1_i;
wire   [15:0] basesoc_ad9361rfic_ad9361prbschecker1_o;
wire          basesoc_ad9361rfic_ad9361prbschecker1_reset;
wire          basesoc_ad9361rfic_ad9361prbschecker1_synced;
wire          basesoc_ad9361rfic_ad9361prbschecker1_wait;
reg           basesoc_ad9361rfic_agc_count_rx1_high_clear = 1'd0;
reg           basesoc_ad9361rfic_agc_count_rx1_high_control_re = 1'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx1_high_control_storage = 32'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx1_high_count = 32'd0;
wire          basesoc_ad9361rfic_agc_count_rx1_high_enable;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs0 = 15'd0;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs1 = 15'd0;
reg           basesoc_ad9361rfic_agc_count_rx1_high_status_re = 1'd0;
wire   [31:0] basesoc_ad9361rfic_agc_count_rx1_high_status_status;
wire          basesoc_ad9361rfic_agc_count_rx1_high_status_we;
wire   [15:0] basesoc_ad9361rfic_agc_count_rx1_high_threshold;
reg           basesoc_ad9361rfic_agc_count_rx1_low_clear = 1'd0;
reg           basesoc_ad9361rfic_agc_count_rx1_low_control_re = 1'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx1_low_control_storage = 32'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx1_low_count = 32'd0;
wire          basesoc_ad9361rfic_agc_count_rx1_low_enable;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs0 = 15'd0;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs1 = 15'd0;
reg           basesoc_ad9361rfic_agc_count_rx1_low_status_re = 1'd0;
wire   [31:0] basesoc_ad9361rfic_agc_count_rx1_low_status_status;
wire          basesoc_ad9361rfic_agc_count_rx1_low_status_we;
wire   [15:0] basesoc_ad9361rfic_agc_count_rx1_low_threshold;
reg           basesoc_ad9361rfic_agc_count_rx2_high_clear = 1'd0;
reg           basesoc_ad9361rfic_agc_count_rx2_high_control_re = 1'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx2_high_control_storage = 32'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx2_high_count = 32'd0;
wire          basesoc_ad9361rfic_agc_count_rx2_high_enable;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs0 = 15'd0;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs1 = 15'd0;
reg           basesoc_ad9361rfic_agc_count_rx2_high_status_re = 1'd0;
wire   [31:0] basesoc_ad9361rfic_agc_count_rx2_high_status_status;
wire          basesoc_ad9361rfic_agc_count_rx2_high_status_we;
wire   [15:0] basesoc_ad9361rfic_agc_count_rx2_high_threshold;
reg           basesoc_ad9361rfic_agc_count_rx2_low_clear = 1'd0;
reg           basesoc_ad9361rfic_agc_count_rx2_low_control_re = 1'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx2_low_control_storage = 32'd0;
reg    [31:0] basesoc_ad9361rfic_agc_count_rx2_low_count = 32'd0;
wire          basesoc_ad9361rfic_agc_count_rx2_low_enable;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs0 = 15'd0;
reg    [14:0] basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs1 = 15'd0;
reg           basesoc_ad9361rfic_agc_count_rx2_low_status_re = 1'd0;
wire   [31:0] basesoc_ad9361rfic_agc_count_rx2_low_status_status;
wire          basesoc_ad9361rfic_agc_count_rx2_low_status_we;
wire   [15:0] basesoc_ad9361rfic_agc_count_rx2_low_threshold;
wire          basesoc_ad9361rfic_ce;
wire          basesoc_ad9361rfic_csrfield_enable;
reg           basesoc_ad9361rfic_csrfield_synced = 1'd0;
reg    [15:0] basesoc_ad9361rfic_data = 16'd2644;
wire   [15:0] basesoc_ad9361rfic_o;
reg           basesoc_ad9361rfic_prbs_rx_re = 1'd0;
wire          basesoc_ad9361rfic_prbs_rx_status;
wire          basesoc_ad9361rfic_prbs_rx_we;
reg           basesoc_ad9361rfic_prbs_tx_re = 1'd0;
reg           basesoc_ad9361rfic_prbs_tx_storage = 1'd0;
wire          basesoc_ad9361rfic_reset;
wire          basesoc_adapted_interface_ack;
wire   [29:0] basesoc_adapted_interface_adr;
wire    [1:0] basesoc_adapted_interface_bte;
wire    [2:0] basesoc_adapted_interface_cti;
wire          basesoc_adapted_interface_cyc;
wire   [31:0] basesoc_adapted_interface_dat_r;
wire   [31:0] basesoc_adapted_interface_dat_w;
wire          basesoc_adapted_interface_err;
wire    [3:0] basesoc_adapted_interface_sel;
wire          basesoc_adapted_interface_stb;
wire          basesoc_adapted_interface_we;
wire    [7:0] basesoc_alarm;
reg           basesoc_api_version_re = 1'd0;
reg    [31:0] basesoc_api_version_status = 32'd65536;
wire          basesoc_api_version_we;
wire   [23:0] basesoc_basesoc_buffering_csrfield_depth0;
wire   [23:0] basesoc_basesoc_buffering_csrfield_depth1;
reg    [23:0] basesoc_basesoc_buffering_csrfield_level0 = 24'd0;
reg    [23:0] basesoc_basesoc_buffering_csrfield_level1 = 24'd0;
wire          basesoc_basesoc_buffering_csrfield_level_mode0;
wire          basesoc_basesoc_buffering_csrfield_level_mode1;
wire    [3:0] basesoc_basesoc_buffering_csrfield_scratch0;
wire    [3:0] basesoc_basesoc_buffering_csrfield_scratch1;
wire          basesoc_basesoc_buffering_next_sink_first;
wire          basesoc_basesoc_buffering_next_sink_last;
wire   [63:0] basesoc_basesoc_buffering_next_sink_payload_data;
reg           basesoc_basesoc_buffering_next_sink_ready = 1'd0;
wire          basesoc_basesoc_buffering_next_sink_valid;
wire          basesoc_basesoc_buffering_next_source_first;
wire          basesoc_basesoc_buffering_next_source_last;
wire   [63:0] basesoc_basesoc_buffering_next_source_payload_data;
wire          basesoc_basesoc_buffering_next_source_ready;
wire          basesoc_basesoc_buffering_next_source_valid;
wire          basesoc_basesoc_buffering_reader_enable;
reg           basesoc_basesoc_buffering_reader_fifo_control_re = 1'd0;
reg    [31:0] basesoc_basesoc_buffering_reader_fifo_control_storage = 32'd8192;
reg    [10:0] basesoc_basesoc_buffering_reader_fifo_level_min = 11'd0;
wire          basesoc_basesoc_buffering_reader_fifo_reset;
reg           basesoc_basesoc_buffering_reader_fifo_status_re = 1'd0;
wire   [23:0] basesoc_basesoc_buffering_reader_fifo_status_status;
wire          basesoc_basesoc_buffering_reader_fifo_status_we;
wire          basesoc_basesoc_buffering_sink_sink_first;
wire          basesoc_basesoc_buffering_sink_sink_last;
wire   [63:0] basesoc_basesoc_buffering_sink_sink_payload_data;
reg           basesoc_basesoc_buffering_sink_sink_ready = 1'd0;
wire          basesoc_basesoc_buffering_sink_sink_valid;
wire          basesoc_basesoc_buffering_source_source_first;
wire          basesoc_basesoc_buffering_source_source_last;
wire   [63:0] basesoc_basesoc_buffering_source_source_payload_data;
wire          basesoc_basesoc_buffering_source_source_ready;
wire          basesoc_basesoc_buffering_source_source_valid;
reg     [9:0] basesoc_basesoc_buffering_syncfifo0_consume = 10'd0;
wire          basesoc_basesoc_buffering_syncfifo0_do_read;
wire          basesoc_basesoc_buffering_syncfifo0_fifo_in_first;
wire          basesoc_basesoc_buffering_syncfifo0_fifo_in_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo0_fifo_in_payload_data;
wire          basesoc_basesoc_buffering_syncfifo0_fifo_out_first;
wire          basesoc_basesoc_buffering_syncfifo0_fifo_out_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo0_fifo_out_payload_data;
reg    [10:0] basesoc_basesoc_buffering_syncfifo0_level0 = 11'd0;
wire   [10:0] basesoc_basesoc_buffering_syncfifo0_level1;
reg     [9:0] basesoc_basesoc_buffering_syncfifo0_produce = 10'd0;
wire    [9:0] basesoc_basesoc_buffering_syncfifo0_rdport_adr;
wire   [65:0] basesoc_basesoc_buffering_syncfifo0_rdport_dat_r;
wire          basesoc_basesoc_buffering_syncfifo0_rdport_re;
wire          basesoc_basesoc_buffering_syncfifo0_re;
reg           basesoc_basesoc_buffering_syncfifo0_readable = 1'd0;
reg           basesoc_basesoc_buffering_syncfifo0_replace = 1'd0;
wire          basesoc_basesoc_buffering_syncfifo0_sink_first;
wire          basesoc_basesoc_buffering_syncfifo0_sink_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo0_sink_payload_data;
wire          basesoc_basesoc_buffering_syncfifo0_sink_ready;
reg           basesoc_basesoc_buffering_syncfifo0_sink_valid = 1'd0;
wire          basesoc_basesoc_buffering_syncfifo0_source_first;
wire          basesoc_basesoc_buffering_syncfifo0_source_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo0_source_payload_data;
wire          basesoc_basesoc_buffering_syncfifo0_source_ready;
wire          basesoc_basesoc_buffering_syncfifo0_source_valid;
wire   [65:0] basesoc_basesoc_buffering_syncfifo0_syncfifo0_din;
wire   [65:0] basesoc_basesoc_buffering_syncfifo0_syncfifo0_dout;
wire          basesoc_basesoc_buffering_syncfifo0_syncfifo0_re;
wire          basesoc_basesoc_buffering_syncfifo0_syncfifo0_readable;
wire          basesoc_basesoc_buffering_syncfifo0_syncfifo0_we;
wire          basesoc_basesoc_buffering_syncfifo0_syncfifo0_writable;
reg     [9:0] basesoc_basesoc_buffering_syncfifo0_wrport_adr = 10'd0;
wire   [65:0] basesoc_basesoc_buffering_syncfifo0_wrport_dat_r;
wire   [65:0] basesoc_basesoc_buffering_syncfifo0_wrport_dat_w;
wire          basesoc_basesoc_buffering_syncfifo0_wrport_we;
reg     [9:0] basesoc_basesoc_buffering_syncfifo1_consume = 10'd0;
wire          basesoc_basesoc_buffering_syncfifo1_do_read;
wire          basesoc_basesoc_buffering_syncfifo1_fifo_in_first;
wire          basesoc_basesoc_buffering_syncfifo1_fifo_in_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo1_fifo_in_payload_data;
wire          basesoc_basesoc_buffering_syncfifo1_fifo_out_first;
wire          basesoc_basesoc_buffering_syncfifo1_fifo_out_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo1_fifo_out_payload_data;
reg    [10:0] basesoc_basesoc_buffering_syncfifo1_level0 = 11'd0;
wire   [10:0] basesoc_basesoc_buffering_syncfifo1_level1;
reg     [9:0] basesoc_basesoc_buffering_syncfifo1_produce = 10'd0;
wire    [9:0] basesoc_basesoc_buffering_syncfifo1_rdport_adr;
wire   [65:0] basesoc_basesoc_buffering_syncfifo1_rdport_dat_r;
wire          basesoc_basesoc_buffering_syncfifo1_rdport_re;
wire          basesoc_basesoc_buffering_syncfifo1_re;
reg           basesoc_basesoc_buffering_syncfifo1_readable = 1'd0;
reg           basesoc_basesoc_buffering_syncfifo1_replace = 1'd0;
wire          basesoc_basesoc_buffering_syncfifo1_sink_first;
wire          basesoc_basesoc_buffering_syncfifo1_sink_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo1_sink_payload_data;
wire          basesoc_basesoc_buffering_syncfifo1_sink_ready;
reg           basesoc_basesoc_buffering_syncfifo1_sink_valid = 1'd0;
wire          basesoc_basesoc_buffering_syncfifo1_source_first;
wire          basesoc_basesoc_buffering_syncfifo1_source_last;
wire   [63:0] basesoc_basesoc_buffering_syncfifo1_source_payload_data;
wire          basesoc_basesoc_buffering_syncfifo1_source_ready;
wire          basesoc_basesoc_buffering_syncfifo1_source_valid;
wire   [65:0] basesoc_basesoc_buffering_syncfifo1_syncfifo1_din;
wire   [65:0] basesoc_basesoc_buffering_syncfifo1_syncfifo1_dout;
wire          basesoc_basesoc_buffering_syncfifo1_syncfifo1_re;
wire          basesoc_basesoc_buffering_syncfifo1_syncfifo1_readable;
wire          basesoc_basesoc_buffering_syncfifo1_syncfifo1_we;
wire          basesoc_basesoc_buffering_syncfifo1_syncfifo1_writable;
reg     [9:0] basesoc_basesoc_buffering_syncfifo1_wrport_adr = 10'd0;
wire   [65:0] basesoc_basesoc_buffering_syncfifo1_wrport_dat_r;
wire   [65:0] basesoc_basesoc_buffering_syncfifo1_wrport_dat_w;
wire          basesoc_basesoc_buffering_syncfifo1_wrport_we;
wire          basesoc_basesoc_buffering_writer_enable;
reg           basesoc_basesoc_buffering_writer_fifo_control_re = 1'd0;
reg    [31:0] basesoc_basesoc_buffering_writer_fifo_control_storage = 32'd8192;
reg    [10:0] basesoc_basesoc_buffering_writer_fifo_level_max = 11'd0;
wire          basesoc_basesoc_buffering_writer_fifo_reset;
reg           basesoc_basesoc_buffering_writer_fifo_status_re = 1'd0;
wire   [23:0] basesoc_basesoc_buffering_writer_fifo_status_status;
wire          basesoc_basesoc_buffering_writer_fifo_status_we;
wire          basesoc_basesoc_bus_error;
reg    [31:0] basesoc_basesoc_bus_errors = 32'd0;
reg           basesoc_basesoc_bus_errors_re = 1'd0;
wire   [31:0] basesoc_basesoc_bus_errors_status;
wire          basesoc_basesoc_bus_errors_we;
wire          basesoc_basesoc_cpu_rst;
wire          basesoc_basesoc_depacketizer_cmp_source_first;
wire          basesoc_basesoc_depacketizer_cmp_source_last;
wire   [31:0] basesoc_basesoc_depacketizer_cmp_source_payload_adr;
reg     [7:0] basesoc_basesoc_depacketizer_cmp_source_payload_channel = 8'd0;
wire   [15:0] basesoc_basesoc_depacketizer_cmp_source_payload_cmp_id;
wire   [63:0] basesoc_basesoc_depacketizer_cmp_source_payload_dat;
wire          basesoc_basesoc_depacketizer_cmp_source_payload_end;
wire          basesoc_basesoc_depacketizer_cmp_source_payload_err;
wire    [9:0] basesoc_basesoc_depacketizer_cmp_source_payload_len;
wire   [15:0] basesoc_basesoc_depacketizer_cmp_source_payload_req_id;
wire    [7:0] basesoc_basesoc_depacketizer_cmp_source_payload_tag;
reg     [7:0] basesoc_basesoc_depacketizer_cmp_source_payload_user_id = 8'd0;
wire          basesoc_basesoc_depacketizer_cmp_source_ready;
wire          basesoc_basesoc_depacketizer_cmp_source_valid;
wire          basesoc_basesoc_depacketizer_dispatch_sink_first;
wire          basesoc_basesoc_depacketizer_dispatch_sink_last;
reg     [7:0] basesoc_basesoc_depacketizer_dispatch_sink_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_depacketizer_dispatch_sink_payload_dat = 64'd0;
wire    [1:0] basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt;
wire    [4:0] basesoc_basesoc_depacketizer_dispatch_sink_payload_type;
reg           basesoc_basesoc_depacketizer_dispatch_sink_ready = 1'd0;
wire          basesoc_basesoc_depacketizer_dispatch_sink_valid;
reg           basesoc_basesoc_depacketizer_dispatcher_first = 1'd1;
wire          basesoc_basesoc_depacketizer_dispatcher_last;
wire          basesoc_basesoc_depacketizer_dispatcher_ongoing0;
reg           basesoc_basesoc_depacketizer_dispatcher_ongoing1 = 1'd0;
reg     [1:0] basesoc_basesoc_depacketizer_dispatcher_sel0 = 2'd0;
reg     [1:0] basesoc_basesoc_depacketizer_dispatcher_sel1 = 2'd0;
reg     [1:0] basesoc_basesoc_depacketizer_dispatcher_sel_ongoing = 2'd0;
reg           basesoc_basesoc_depacketizer_endpoint0_first = 1'd0;
reg           basesoc_basesoc_depacketizer_endpoint0_last = 1'd0;
reg     [7:0] basesoc_basesoc_depacketizer_endpoint0_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_depacketizer_endpoint0_payload_dat = 64'd0;
reg     [1:0] basesoc_basesoc_depacketizer_endpoint0_payload_fmt = 2'd0;
reg     [4:0] basesoc_basesoc_depacketizer_endpoint0_payload_type = 5'd0;
wire          basesoc_basesoc_depacketizer_endpoint0_ready;
reg           basesoc_basesoc_depacketizer_endpoint0_valid = 1'd0;
reg           basesoc_basesoc_depacketizer_endpoint1_first = 1'd0;
reg           basesoc_basesoc_depacketizer_endpoint1_last = 1'd0;
reg     [7:0] basesoc_basesoc_depacketizer_endpoint1_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_depacketizer_endpoint1_payload_dat = 64'd0;
reg     [1:0] basesoc_basesoc_depacketizer_endpoint1_payload_fmt = 2'd0;
reg     [4:0] basesoc_basesoc_depacketizer_endpoint1_payload_type = 5'd0;
wire          basesoc_basesoc_depacketizer_endpoint1_ready;
reg           basesoc_basesoc_depacketizer_endpoint1_valid = 1'd0;
reg           basesoc_basesoc_depacketizer_endpoint2_first = 1'd0;
reg           basesoc_basesoc_depacketizer_endpoint2_last = 1'd0;
reg     [7:0] basesoc_basesoc_depacketizer_endpoint2_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_depacketizer_endpoint2_payload_dat = 64'd0;
reg     [1:0] basesoc_basesoc_depacketizer_endpoint2_payload_fmt = 2'd0;
reg     [4:0] basesoc_basesoc_depacketizer_endpoint2_payload_type = 5'd0;
wire          basesoc_basesoc_depacketizer_endpoint2_ready;
reg           basesoc_basesoc_depacketizer_endpoint2_valid = 1'd0;
reg     [7:0] basesoc_basesoc_depacketizer_header_extracter_be = 8'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_count = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value2 = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value_ce2 = 1'd0;
reg    [63:0] basesoc_basesoc_depacketizer_header_extracter_dat = 64'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_first = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_last = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 = 1'd0;
wire          basesoc_basesoc_depacketizer_header_extracter_sink_first;
wire          basesoc_basesoc_depacketizer_header_extracter_sink_last;
wire    [7:0] basesoc_basesoc_depacketizer_header_extracter_sink_payload_be;
wire   [63:0] basesoc_basesoc_depacketizer_header_extracter_sink_payload_dat;
reg           basesoc_basesoc_depacketizer_header_extracter_sink_ready = 1'd0;
wire          basesoc_basesoc_depacketizer_header_extracter_sink_valid;
reg           basesoc_basesoc_depacketizer_header_extracter_source_first = 1'd0;
reg           basesoc_basesoc_depacketizer_header_extracter_source_last = 1'd0;
reg     [7:0] basesoc_basesoc_depacketizer_header_extracter_source_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_depacketizer_header_extracter_source_payload_dat = 64'd0;
reg   [127:0] basesoc_basesoc_depacketizer_header_extracter_source_payload_header = 128'd0;
wire          basesoc_basesoc_depacketizer_header_extracter_source_ready;
reg           basesoc_basesoc_depacketizer_header_extracter_source_valid = 1'd0;
wire          basesoc_basesoc_depacketizer_req_source_first;
wire          basesoc_basesoc_depacketizer_req_source_last;
wire   [31:0] basesoc_basesoc_depacketizer_req_source_payload_adr;
reg     [7:0] basesoc_basesoc_depacketizer_req_source_payload_channel = 8'd0;
wire   [63:0] basesoc_basesoc_depacketizer_req_source_payload_dat;
wire    [9:0] basesoc_basesoc_depacketizer_req_source_payload_len;
wire   [15:0] basesoc_basesoc_depacketizer_req_source_payload_req_id;
wire    [7:0] basesoc_basesoc_depacketizer_req_source_payload_tag;
reg     [7:0] basesoc_basesoc_depacketizer_req_source_payload_user_id = 8'd0;
wire          basesoc_basesoc_depacketizer_req_source_payload_we;
wire          basesoc_basesoc_depacketizer_req_source_ready;
wire          basesoc_basesoc_depacketizer_req_source_valid;
wire          basesoc_basesoc_depacketizer_sink_sink_first;
wire          basesoc_basesoc_depacketizer_sink_sink_last;
wire    [7:0] basesoc_basesoc_depacketizer_sink_sink_payload_be;
wire   [63:0] basesoc_basesoc_depacketizer_sink_sink_payload_dat;
wire          basesoc_basesoc_depacketizer_sink_sink_ready;
wire          basesoc_basesoc_depacketizer_sink_sink_valid;
wire          basesoc_basesoc_depacketizer_tlp_cmp_first;
wire          basesoc_basesoc_depacketizer_tlp_cmp_last;
wire    [1:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_attr;
wire          basesoc_basesoc_depacketizer_tlp_cmp_payload_bcm;
wire    [7:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_be;
wire   [11:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_byte_count;
wire   [15:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_completer_id;
wire   [63:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_dat;
wire          basesoc_basesoc_depacketizer_tlp_cmp_payload_ep;
reg     [1:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_fmt = 2'd0;
wire    [9:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_length;
wire    [6:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_lower_address;
wire   [15:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_requester_id;
wire    [2:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_status;
wire    [7:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_tag;
wire    [2:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_tc;
wire          basesoc_basesoc_depacketizer_tlp_cmp_payload_td;
reg     [4:0] basesoc_basesoc_depacketizer_tlp_cmp_payload_type = 5'd0;
wire          basesoc_basesoc_depacketizer_tlp_cmp_ready;
wire          basesoc_basesoc_depacketizer_tlp_cmp_valid;
wire          basesoc_basesoc_depacketizer_tlp_req_first;
wire          basesoc_basesoc_depacketizer_tlp_req_last;
wire   [63:0] basesoc_basesoc_depacketizer_tlp_req_payload_address;
wire    [1:0] basesoc_basesoc_depacketizer_tlp_req_payload_attr;
wire    [7:0] basesoc_basesoc_depacketizer_tlp_req_payload_be;
wire   [63:0] basesoc_basesoc_depacketizer_tlp_req_payload_dat;
wire          basesoc_basesoc_depacketizer_tlp_req_payload_ep;
wire    [3:0] basesoc_basesoc_depacketizer_tlp_req_payload_first_be;
reg     [1:0] basesoc_basesoc_depacketizer_tlp_req_payload_fmt = 2'd0;
wire    [3:0] basesoc_basesoc_depacketizer_tlp_req_payload_last_be;
wire    [9:0] basesoc_basesoc_depacketizer_tlp_req_payload_length;
wire   [15:0] basesoc_basesoc_depacketizer_tlp_req_payload_requester_id;
wire    [7:0] basesoc_basesoc_depacketizer_tlp_req_payload_tag;
wire    [2:0] basesoc_basesoc_depacketizer_tlp_req_payload_tc;
wire          basesoc_basesoc_depacketizer_tlp_req_payload_td;
reg     [4:0] basesoc_basesoc_depacketizer_tlp_req_payload_type = 5'd0;
wire          basesoc_basesoc_depacketizer_tlp_req_ready;
wire          basesoc_basesoc_depacketizer_tlp_req_valid;
reg     [1:0] basesoc_basesoc_jtagbone_addr_bytes_count = 2'd0;
reg     [1:0] basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value1 = 2'd0;
reg           basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value_ce1 = 1'd0;
reg    [31:0] basesoc_basesoc_jtagbone_address = 32'd0;
reg    [31:0] basesoc_basesoc_jtagbone_address_uartbone_next_value5 = 32'd0;
reg           basesoc_basesoc_jtagbone_address_uartbone_next_value_ce5 = 1'd0;
reg     [7:0] basesoc_basesoc_jtagbone_cmd = 8'd0;
reg     [7:0] basesoc_basesoc_jtagbone_cmd_uartbone_next_value3 = 8'd0;
reg           basesoc_basesoc_jtagbone_cmd_uartbone_next_value_ce3 = 1'd0;
reg    [23:0] basesoc_basesoc_jtagbone_count = 24'd12500000;
reg    [31:0] basesoc_basesoc_jtagbone_data = 32'd0;
reg     [1:0] basesoc_basesoc_jtagbone_data_bytes_count = 2'd0;
reg     [1:0] basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value0 = 2'd0;
reg           basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value_ce0 = 1'd0;
reg    [31:0] basesoc_basesoc_jtagbone_data_uartbone_next_value7 = 32'd0;
reg           basesoc_basesoc_jtagbone_data_uartbone_next_value_ce7 = 1'd0;
wire          basesoc_basesoc_jtagbone_done;
reg           basesoc_basesoc_jtagbone_incr = 1'd0;
reg           basesoc_basesoc_jtagbone_incr_uartbone_next_value6 = 1'd0;
reg           basesoc_basesoc_jtagbone_incr_uartbone_next_value_ce6 = 1'd0;
reg           basesoc_basesoc_jtagbone_is_ongoing = 1'd0;
reg     [7:0] basesoc_basesoc_jtagbone_length = 8'd0;
reg     [7:0] basesoc_basesoc_jtagbone_length_uartbone_next_value4 = 8'd0;
reg           basesoc_basesoc_jtagbone_length_uartbone_next_value_ce4 = 1'd0;
reg     [2:0] basesoc_basesoc_jtagbone_phy_count = 3'd0;
reg     [2:0] basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2 = 3'd0;
reg           basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value_ce2 = 1'd0;
reg     [7:0] basesoc_basesoc_jtagbone_phy_data = 8'd0;
reg     [7:0] basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1 = 8'd0;
reg           basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value_ce1 = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_fsm_reset;
wire          basesoc_basesoc_jtagbone_phy_jtag_capture;
wire          basesoc_basesoc_jtagbone_phy_jtag_reset;
wire          basesoc_basesoc_jtagbone_phy_jtag_shift;
wire          basesoc_basesoc_jtagbone_phy_jtag_tck;
wire          basesoc_basesoc_jtagbone_phy_jtag_tdi;
reg           basesoc_basesoc_jtagbone_phy_jtag_tdo = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_jtag_tms;
wire          basesoc_basesoc_jtagbone_phy_jtag_update;
reg           basesoc_basesoc_jtagbone_phy_ready = 1'd0;
reg           basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value3 = 1'd0;
reg           basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value_ce3 = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cd_rst;
wire    [9:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_din;
wire    [9:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_dout;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_re;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_readable;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_we;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_writable;
wire    [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_consume_wdomain;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_first;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_payload_data;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_first;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_payload_data;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q = 3'd0;
reg     [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary = 3'd0;
wire    [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next;
reg     [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q = 3'd0;
reg     [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_binary = 3'd0;
wire    [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next;
reg     [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_produce_rdomain;
wire    [1:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_rdport_adr;
wire    [9:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_rdport_dat_r;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_first;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_payload_data;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_ready;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_valid;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_first;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_payload_data;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_ready;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_valid;
wire    [1:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_adr;
wire    [9:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_dat_r;
wire    [9:0] basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_dat_w;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_we;
reg           basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_first = 1'd0;
reg           basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_last = 1'd0;
reg     [7:0] basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_payload_data = 8'd0;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_ready;
reg           basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_valid = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_first;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_payload_data;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_ready;
wire          basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_valid;
reg           basesoc_basesoc_jtagbone_phy_sink_first = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_sink_last;
reg     [7:0] basesoc_basesoc_jtagbone_phy_sink_payload_data = 8'd0;
wire          basesoc_basesoc_jtagbone_phy_sink_ready;
reg           basesoc_basesoc_jtagbone_phy_sink_valid = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_source_first;
wire          basesoc_basesoc_jtagbone_phy_source_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_source_payload_data;
reg           basesoc_basesoc_jtagbone_phy_source_ready = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_source_valid;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cd_rst;
wire    [9:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_din;
wire    [9:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_dout;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_re;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_readable;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_we;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_writable;
wire    [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_consume_wdomain;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_first;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_payload_data;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_first;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_payload_data;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q = 3'd0;
reg     [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_binary = 3'd0;
wire    [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next;
reg     [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q = 3'd0;
reg     [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary = 3'd0;
wire    [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next;
reg     [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_produce_rdomain;
wire    [1:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_rdport_adr;
wire    [9:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_rdport_dat_r;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_first;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_payload_data;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_ready;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_valid;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_first;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_payload_data;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_ready;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_valid;
wire    [1:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_adr;
wire    [9:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_dat_r;
wire    [9:0] basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_dat_w;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_we;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_first;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_payload_data;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_ready;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_valid;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_first;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_last;
wire    [7:0] basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_payload_data;
reg           basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_ready = 1'd0;
wire          basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid;
reg           basesoc_basesoc_jtagbone_phy_valid = 1'd0;
reg           basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value0 = 1'd0;
reg           basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value_ce0 = 1'd0;
wire          basesoc_basesoc_jtagbone_reset;
wire          basesoc_basesoc_jtagbone_wait;
wire          basesoc_basesoc_jtagbone_wishbone_ack;
wire   [29:0] basesoc_basesoc_jtagbone_wishbone_adr;
reg     [1:0] basesoc_basesoc_jtagbone_wishbone_bte = 2'd0;
reg     [2:0] basesoc_basesoc_jtagbone_wishbone_cti = 3'd0;
reg           basesoc_basesoc_jtagbone_wishbone_cyc = 1'd0;
wire   [31:0] basesoc_basesoc_jtagbone_wishbone_dat_r;
wire   [31:0] basesoc_basesoc_jtagbone_wishbone_dat_w;
wire          basesoc_basesoc_jtagbone_wishbone_err;
wire    [3:0] basesoc_basesoc_jtagbone_wishbone_sel;
reg           basesoc_basesoc_jtagbone_wishbone_stb = 1'd0;
reg           basesoc_basesoc_jtagbone_wishbone_we = 1'd0;
reg     [7:0] basesoc_basesoc_jtagbone_words_count = 8'd0;
reg     [7:0] basesoc_basesoc_jtagbone_words_count_uartbone_next_value2 = 8'd0;
reg           basesoc_basesoc_jtagbone_words_count_uartbone_next_value_ce2 = 1'd0;
wire          basesoc_basesoc_litepciemasterinternalport0_sink_first;
wire          basesoc_basesoc_litepciemasterinternalport0_sink_last;
wire   [63:0] basesoc_basesoc_litepciemasterinternalport0_sink_payload_adr;
wire    [7:0] basesoc_basesoc_litepciemasterinternalport0_sink_payload_channel;
wire   [63:0] basesoc_basesoc_litepciemasterinternalport0_sink_payload_dat;
wire    [9:0] basesoc_basesoc_litepciemasterinternalport0_sink_payload_len;
wire   [15:0] basesoc_basesoc_litepciemasterinternalport0_sink_payload_req_id;
wire    [7:0] basesoc_basesoc_litepciemasterinternalport0_sink_payload_tag;
wire    [7:0] basesoc_basesoc_litepciemasterinternalport0_sink_payload_user_id;
wire          basesoc_basesoc_litepciemasterinternalport0_sink_payload_we;
wire          basesoc_basesoc_litepciemasterinternalport0_sink_ready;
reg           basesoc_basesoc_litepciemasterinternalport0_sink_valid = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport0_source_first = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport0_source_last = 1'd0;
reg    [31:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_adr = 32'd0;
reg     [7:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_channel = 8'd0;
reg    [15:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_cmp_id = 16'd0;
reg    [63:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_dat = 64'd0;
reg           basesoc_basesoc_litepciemasterinternalport0_source_payload_end = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport0_source_payload_err = 1'd0;
reg     [9:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_len = 10'd0;
reg    [15:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_req_id = 16'd0;
reg     [7:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_tag = 8'd0;
reg     [7:0] basesoc_basesoc_litepciemasterinternalport0_source_payload_user_id = 8'd0;
reg           basesoc_basesoc_litepciemasterinternalport0_source_ready = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport0_source_valid = 1'd0;
wire          basesoc_basesoc_litepciemasterinternalport1_sink_first;
wire          basesoc_basesoc_litepciemasterinternalport1_sink_last;
wire   [63:0] basesoc_basesoc_litepciemasterinternalport1_sink_payload_adr;
wire    [7:0] basesoc_basesoc_litepciemasterinternalport1_sink_payload_channel;
wire   [63:0] basesoc_basesoc_litepciemasterinternalport1_sink_payload_dat;
wire    [9:0] basesoc_basesoc_litepciemasterinternalport1_sink_payload_len;
wire   [15:0] basesoc_basesoc_litepciemasterinternalport1_sink_payload_req_id;
reg     [7:0] basesoc_basesoc_litepciemasterinternalport1_sink_payload_tag = 8'd0;
wire    [7:0] basesoc_basesoc_litepciemasterinternalport1_sink_payload_user_id;
wire          basesoc_basesoc_litepciemasterinternalport1_sink_payload_we;
wire          basesoc_basesoc_litepciemasterinternalport1_sink_ready;
reg           basesoc_basesoc_litepciemasterinternalport1_sink_valid = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport1_source_first = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport1_source_last = 1'd0;
reg    [31:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_adr = 32'd0;
reg     [7:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_channel = 8'd0;
reg    [15:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_cmp_id = 16'd0;
reg    [63:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_dat = 64'd0;
reg           basesoc_basesoc_litepciemasterinternalport1_source_payload_end = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport1_source_payload_err = 1'd0;
reg     [9:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_len = 10'd0;
reg    [15:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_req_id = 16'd0;
reg     [7:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_tag = 8'd0;
reg     [7:0] basesoc_basesoc_litepciemasterinternalport1_source_payload_user_id = 8'd0;
reg           basesoc_basesoc_litepciemasterinternalport1_source_ready = 1'd0;
reg           basesoc_basesoc_litepciemasterinternalport1_source_valid = 1'd0;
wire          basesoc_basesoc_loopback_next_sink_first;
wire          basesoc_basesoc_loopback_next_sink_last;
wire   [63:0] basesoc_basesoc_loopback_next_sink_payload_data;
reg           basesoc_basesoc_loopback_next_sink_ready = 1'd0;
wire          basesoc_basesoc_loopback_next_sink_valid;
reg           basesoc_basesoc_loopback_next_source_first = 1'd0;
reg           basesoc_basesoc_loopback_next_source_last = 1'd0;
reg    [63:0] basesoc_basesoc_loopback_next_source_payload_data = 64'd0;
wire          basesoc_basesoc_loopback_next_source_ready;
reg           basesoc_basesoc_loopback_next_source_valid = 1'd0;
reg           basesoc_basesoc_loopback_re = 1'd0;
wire          basesoc_basesoc_loopback_sink_first;
wire          basesoc_basesoc_loopback_sink_last;
wire   [63:0] basesoc_basesoc_loopback_sink_payload_data;
reg           basesoc_basesoc_loopback_sink_ready = 1'd0;
wire          basesoc_basesoc_loopback_sink_valid;
reg           basesoc_basesoc_loopback_source_first = 1'd0;
reg           basesoc_basesoc_loopback_source_last = 1'd0;
reg    [63:0] basesoc_basesoc_loopback_source_payload_data = 64'd0;
wire          basesoc_basesoc_loopback_source_ready;
reg           basesoc_basesoc_loopback_source_valid = 1'd0;
reg           basesoc_basesoc_loopback_storage = 1'd0;
reg           basesoc_basesoc_master_sink_first = 1'd0;
reg           basesoc_basesoc_master_sink_last = 1'd0;
reg    [63:0] basesoc_basesoc_master_sink_payload_adr = 64'd0;
reg     [7:0] basesoc_basesoc_master_sink_payload_channel = 8'd0;
reg    [63:0] basesoc_basesoc_master_sink_payload_dat = 64'd0;
reg     [9:0] basesoc_basesoc_master_sink_payload_len = 10'd0;
reg    [15:0] basesoc_basesoc_master_sink_payload_req_id = 16'd0;
reg     [7:0] basesoc_basesoc_master_sink_payload_tag = 8'd0;
reg     [7:0] basesoc_basesoc_master_sink_payload_user_id = 8'd0;
reg           basesoc_basesoc_master_sink_payload_we = 1'd0;
wire          basesoc_basesoc_master_sink_ready;
reg           basesoc_basesoc_master_sink_valid = 1'd0;
wire          basesoc_basesoc_master_source_first;
wire          basesoc_basesoc_master_source_last;
wire   [31:0] basesoc_basesoc_master_source_payload_adr;
wire    [7:0] basesoc_basesoc_master_source_payload_channel;
wire   [15:0] basesoc_basesoc_master_source_payload_cmp_id;
wire   [63:0] basesoc_basesoc_master_source_payload_dat;
wire          basesoc_basesoc_master_source_payload_end;
wire          basesoc_basesoc_master_source_payload_err;
wire    [9:0] basesoc_basesoc_master_source_payload_len;
wire   [15:0] basesoc_basesoc_master_source_payload_req_id;
wire    [7:0] basesoc_basesoc_master_source_payload_tag;
wire    [7:0] basesoc_basesoc_master_source_payload_user_id;
wire          basesoc_basesoc_master_source_ready;
wire          basesoc_basesoc_master_source_valid;
wire          basesoc_basesoc_mmap_bus_ack;
reg    [29:0] basesoc_basesoc_mmap_bus_adr = 30'd0;
reg     [1:0] basesoc_basesoc_mmap_bus_bte = 2'd0;
reg     [2:0] basesoc_basesoc_mmap_bus_cti = 3'd0;
reg           basesoc_basesoc_mmap_bus_cyc = 1'd0;
wire   [31:0] basesoc_basesoc_mmap_bus_dat_r;
reg    [31:0] basesoc_basesoc_mmap_bus_dat_w = 32'd0;
wire          basesoc_basesoc_mmap_bus_err;
reg     [3:0] basesoc_basesoc_mmap_bus_sel = 4'd0;
reg           basesoc_basesoc_mmap_bus_stb = 1'd0;
reg           basesoc_basesoc_mmap_bus_we = 1'd0;
reg           basesoc_basesoc_mmap_sink_first = 1'd0;
reg           basesoc_basesoc_mmap_sink_last = 1'd0;
reg    [31:0] basesoc_basesoc_mmap_sink_payload_adr = 32'd0;
reg     [7:0] basesoc_basesoc_mmap_sink_payload_channel = 8'd0;
reg    [15:0] basesoc_basesoc_mmap_sink_payload_cmp_id = 16'd0;
reg    [63:0] basesoc_basesoc_mmap_sink_payload_dat = 64'd0;
reg           basesoc_basesoc_mmap_sink_payload_end = 1'd0;
reg           basesoc_basesoc_mmap_sink_payload_err = 1'd0;
reg     [9:0] basesoc_basesoc_mmap_sink_payload_len = 10'd0;
reg    [15:0] basesoc_basesoc_mmap_sink_payload_req_id = 16'd0;
reg     [7:0] basesoc_basesoc_mmap_sink_payload_tag = 8'd0;
reg     [7:0] basesoc_basesoc_mmap_sink_payload_user_id = 8'd0;
wire          basesoc_basesoc_mmap_sink_ready;
reg           basesoc_basesoc_mmap_sink_valid = 1'd0;
reg           basesoc_basesoc_mmap_source_first = 1'd0;
reg           basesoc_basesoc_mmap_source_last = 1'd0;
reg    [31:0] basesoc_basesoc_mmap_source_payload_adr = 32'd0;
reg     [7:0] basesoc_basesoc_mmap_source_payload_channel = 8'd0;
reg    [63:0] basesoc_basesoc_mmap_source_payload_dat = 64'd0;
reg     [9:0] basesoc_basesoc_mmap_source_payload_len = 10'd0;
reg    [15:0] basesoc_basesoc_mmap_source_payload_req_id = 16'd0;
reg     [7:0] basesoc_basesoc_mmap_source_payload_tag = 8'd0;
reg     [7:0] basesoc_basesoc_mmap_source_payload_user_id = 8'd0;
reg           basesoc_basesoc_mmap_source_payload_we = 1'd0;
reg           basesoc_basesoc_mmap_source_ready = 1'd0;
reg           basesoc_basesoc_mmap_source_valid = 1'd0;
reg           basesoc_basesoc_mmap_update_dat = 1'd0;
reg    [31:0] basesoc_basesoc_msi_clear = 32'd0;
reg           basesoc_basesoc_msi_clear_re = 1'd0;
reg    [31:0] basesoc_basesoc_msi_clear_storage = 32'd0;
wire   [31:0] basesoc_basesoc_msi_enable;
reg           basesoc_basesoc_msi_enable_re = 1'd0;
reg    [31:0] basesoc_basesoc_msi_enable_storage = 32'd0;
reg    [31:0] basesoc_basesoc_msi_irqs = 32'd0;
reg    [31:0] basesoc_basesoc_msi_msi = 32'd0;
reg           basesoc_basesoc_msi_source_first = 1'd0;
reg           basesoc_basesoc_msi_source_last = 1'd0;
reg     [7:0] basesoc_basesoc_msi_source_payload_dat = 8'd0;
wire          basesoc_basesoc_msi_source_ready;
wire          basesoc_basesoc_msi_source_valid;
reg    [31:0] basesoc_basesoc_msi_vector = 32'd0;
reg           basesoc_basesoc_msi_vector_re = 1'd0;
wire   [31:0] basesoc_basesoc_msi_vector_status;
wire          basesoc_basesoc_msi_vector_we;
wire          basesoc_basesoc_packetizer_cmp_sink_first;
wire          basesoc_basesoc_packetizer_cmp_sink_last;
wire   [31:0] basesoc_basesoc_packetizer_cmp_sink_payload_adr;
wire    [7:0] basesoc_basesoc_packetizer_cmp_sink_payload_channel;
wire   [15:0] basesoc_basesoc_packetizer_cmp_sink_payload_cmp_id;
wire   [63:0] basesoc_basesoc_packetizer_cmp_sink_payload_dat;
wire          basesoc_basesoc_packetizer_cmp_sink_payload_end;
wire          basesoc_basesoc_packetizer_cmp_sink_payload_err;
wire    [9:0] basesoc_basesoc_packetizer_cmp_sink_payload_len;
wire   [15:0] basesoc_basesoc_packetizer_cmp_sink_payload_req_id;
wire    [7:0] basesoc_basesoc_packetizer_cmp_sink_payload_tag;
wire    [7:0] basesoc_basesoc_packetizer_cmp_sink_payload_user_id;
wire          basesoc_basesoc_packetizer_cmp_sink_ready;
wire          basesoc_basesoc_packetizer_cmp_sink_valid;
reg           basesoc_basesoc_packetizer_grant = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_be = 8'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value_ce = 1'd0;
reg    [63:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_dat = 64'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_last = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_first = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_last = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_dat = 64'd0;
reg     [1:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_fmt = 2'd0;
reg   [127:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_header = 128'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_valid = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_first = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_last = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat = 64'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_ready = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_valid = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value_ce = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_first = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_last = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_dat = 64'd0;
reg     [1:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_fmt = 2'd0;
reg   [127:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_header = 128'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_valid = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_first = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_last = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat = 64'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_ready = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_valid = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_header_sel = 1'd0;
wire          basesoc_basesoc_packetizer_header_inserter_sink_sink_first;
wire          basesoc_basesoc_packetizer_header_inserter_sink_sink_last;
wire    [7:0] basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_be;
wire   [63:0] basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_dat;
wire    [1:0] basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_fmt;
wire  [127:0] basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_header;
reg           basesoc_basesoc_packetizer_header_inserter_sink_sink_ready = 1'd0;
wire          basesoc_basesoc_packetizer_header_inserter_sink_sink_valid;
reg           basesoc_basesoc_packetizer_header_inserter_source_source_first = 1'd0;
reg           basesoc_basesoc_packetizer_header_inserter_source_source_last = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_header_inserter_source_source_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat = 64'd0;
wire          basesoc_basesoc_packetizer_header_inserter_source_source_ready;
reg           basesoc_basesoc_packetizer_header_inserter_source_source_valid = 1'd0;
wire          basesoc_basesoc_packetizer_req_sink_first;
wire          basesoc_basesoc_packetizer_req_sink_last;
wire   [63:0] basesoc_basesoc_packetizer_req_sink_payload_adr;
wire    [7:0] basesoc_basesoc_packetizer_req_sink_payload_channel;
wire   [63:0] basesoc_basesoc_packetizer_req_sink_payload_dat;
wire    [9:0] basesoc_basesoc_packetizer_req_sink_payload_len;
wire   [15:0] basesoc_basesoc_packetizer_req_sink_payload_req_id;
wire    [7:0] basesoc_basesoc_packetizer_req_sink_payload_tag;
wire    [7:0] basesoc_basesoc_packetizer_req_sink_payload_user_id;
wire          basesoc_basesoc_packetizer_req_sink_payload_we;
wire          basesoc_basesoc_packetizer_req_sink_ready;
wire          basesoc_basesoc_packetizer_req_sink_valid;
reg     [1:0] basesoc_basesoc_packetizer_request = 2'd0;
wire          basesoc_basesoc_packetizer_source_first;
wire          basesoc_basesoc_packetizer_source_last;
reg     [7:0] basesoc_basesoc_packetizer_source_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_source_payload_dat = 64'd0;
wire          basesoc_basesoc_packetizer_source_ready;
wire          basesoc_basesoc_packetizer_source_valid;
reg           basesoc_basesoc_packetizer_status0_first = 1'd1;
wire          basesoc_basesoc_packetizer_status0_last;
wire          basesoc_basesoc_packetizer_status0_ongoing0;
reg           basesoc_basesoc_packetizer_status0_ongoing1 = 1'd0;
reg           basesoc_basesoc_packetizer_status1_first = 1'd1;
wire          basesoc_basesoc_packetizer_status1_last;
wire          basesoc_basesoc_packetizer_status1_ongoing0;
reg           basesoc_basesoc_packetizer_status1_ongoing1 = 1'd0;
wire          basesoc_basesoc_packetizer_tlp_cmp_first;
wire          basesoc_basesoc_packetizer_tlp_cmp_last;
wire    [1:0] basesoc_basesoc_packetizer_tlp_cmp_payload_attr;
wire          basesoc_basesoc_packetizer_tlp_cmp_payload_bcm;
reg     [7:0] basesoc_basesoc_packetizer_tlp_cmp_payload_be = 8'd0;
wire   [11:0] basesoc_basesoc_packetizer_tlp_cmp_payload_byte_count;
wire   [15:0] basesoc_basesoc_packetizer_tlp_cmp_payload_completer_id;
wire   [63:0] basesoc_basesoc_packetizer_tlp_cmp_payload_dat;
wire          basesoc_basesoc_packetizer_tlp_cmp_payload_ep;
reg     [1:0] basesoc_basesoc_packetizer_tlp_cmp_payload_fmt = 2'd0;
wire    [9:0] basesoc_basesoc_packetizer_tlp_cmp_payload_length;
wire    [6:0] basesoc_basesoc_packetizer_tlp_cmp_payload_lower_address;
wire   [15:0] basesoc_basesoc_packetizer_tlp_cmp_payload_requester_id;
reg     [2:0] basesoc_basesoc_packetizer_tlp_cmp_payload_status = 3'd0;
wire    [7:0] basesoc_basesoc_packetizer_tlp_cmp_payload_tag;
wire    [2:0] basesoc_basesoc_packetizer_tlp_cmp_payload_tc;
wire          basesoc_basesoc_packetizer_tlp_cmp_payload_td;
reg     [4:0] basesoc_basesoc_packetizer_tlp_cmp_payload_type = 5'd0;
wire          basesoc_basesoc_packetizer_tlp_cmp_ready;
wire          basesoc_basesoc_packetizer_tlp_cmp_valid;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_first;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_last;
wire    [7:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_be;
wire   [63:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_dat;
wire    [1:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_fmt;
wire  [127:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_header;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_ready;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_valid;
reg           basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_first = 1'd0;
reg           basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_last = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_dat = 64'd0;
reg     [1:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_fmt = 2'd0;
reg   [127:0] basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header = 128'd0;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_ready;
reg           basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_valid = 1'd0;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_first;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_last;
wire    [7:0] basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_be;
wire   [63:0] basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_dat;
wire    [1:0] basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_fmt;
wire  [127:0] basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_header;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_ready;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_valid;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_source_source_first;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_source_source_last;
wire    [7:0] basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_be;
wire   [63:0] basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_dat;
wire    [1:0] basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_fmt;
wire  [127:0] basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_header;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_source_source_ready;
wire          basesoc_basesoc_packetizer_tlp_raw_buf_source_source_valid;
wire          basesoc_basesoc_packetizer_tlp_raw_cmp_first;
reg   [127:0] basesoc_basesoc_packetizer_tlp_raw_cmp_header = 128'd0;
wire          basesoc_basesoc_packetizer_tlp_raw_cmp_last;
wire    [7:0] basesoc_basesoc_packetizer_tlp_raw_cmp_payload_be;
wire   [63:0] basesoc_basesoc_packetizer_tlp_raw_cmp_payload_dat;
wire    [1:0] basesoc_basesoc_packetizer_tlp_raw_cmp_payload_fmt;
reg   [127:0] basesoc_basesoc_packetizer_tlp_raw_cmp_payload_header = 128'd0;
reg           basesoc_basesoc_packetizer_tlp_raw_cmp_ready = 1'd0;
wire          basesoc_basesoc_packetizer_tlp_raw_cmp_valid;
wire          basesoc_basesoc_packetizer_tlp_raw_d_first;
wire          basesoc_basesoc_packetizer_tlp_raw_d_last;
wire    [7:0] basesoc_basesoc_packetizer_tlp_raw_d_payload_be;
wire   [63:0] basesoc_basesoc_packetizer_tlp_raw_d_payload_dat;
wire    [1:0] basesoc_basesoc_packetizer_tlp_raw_d_payload_fmt;
wire  [127:0] basesoc_basesoc_packetizer_tlp_raw_d_payload_header;
wire          basesoc_basesoc_packetizer_tlp_raw_d_ready;
wire          basesoc_basesoc_packetizer_tlp_raw_d_valid;
reg           basesoc_basesoc_packetizer_tlp_raw_first = 1'd0;
reg           basesoc_basesoc_packetizer_tlp_raw_last = 1'd0;
reg     [7:0] basesoc_basesoc_packetizer_tlp_raw_payload_be = 8'd0;
reg    [63:0] basesoc_basesoc_packetizer_tlp_raw_payload_dat = 64'd0;
reg     [1:0] basesoc_basesoc_packetizer_tlp_raw_payload_fmt = 2'd0;
reg   [127:0] basesoc_basesoc_packetizer_tlp_raw_payload_header = 128'd0;
wire          basesoc_basesoc_packetizer_tlp_raw_ready;
wire          basesoc_basesoc_packetizer_tlp_raw_req_first;
reg   [127:0] basesoc_basesoc_packetizer_tlp_raw_req_header = 128'd0;
wire          basesoc_basesoc_packetizer_tlp_raw_req_last;
wire    [7:0] basesoc_basesoc_packetizer_tlp_raw_req_payload_be;
wire   [63:0] basesoc_basesoc_packetizer_tlp_raw_req_payload_dat;
wire    [1:0] basesoc_basesoc_packetizer_tlp_raw_req_payload_fmt;
reg   [127:0] basesoc_basesoc_packetizer_tlp_raw_req_payload_header = 128'd0;
reg           basesoc_basesoc_packetizer_tlp_raw_req_ready = 1'd0;
wire          basesoc_basesoc_packetizer_tlp_raw_req_valid;
reg           basesoc_basesoc_packetizer_tlp_raw_valid = 1'd0;
wire          basesoc_basesoc_packetizer_tlp_req_first;
wire          basesoc_basesoc_packetizer_tlp_req_last;
reg    [63:0] basesoc_basesoc_packetizer_tlp_req_payload_address = 64'd0;
wire    [1:0] basesoc_basesoc_packetizer_tlp_req_payload_attr;
reg     [7:0] basesoc_basesoc_packetizer_tlp_req_payload_be = 8'd0;
wire   [63:0] basesoc_basesoc_packetizer_tlp_req_payload_dat;
wire          basesoc_basesoc_packetizer_tlp_req_payload_ep;
wire    [3:0] basesoc_basesoc_packetizer_tlp_req_payload_first_be;
reg     [1:0] basesoc_basesoc_packetizer_tlp_req_payload_fmt = 2'd0;
reg     [3:0] basesoc_basesoc_packetizer_tlp_req_payload_last_be = 4'd0;
wire    [9:0] basesoc_basesoc_packetizer_tlp_req_payload_length;
wire   [15:0] basesoc_basesoc_packetizer_tlp_req_payload_requester_id;
wire    [7:0] basesoc_basesoc_packetizer_tlp_req_payload_tag;
wire    [2:0] basesoc_basesoc_packetizer_tlp_req_payload_tc;
wire          basesoc_basesoc_packetizer_tlp_req_payload_td;
wire    [4:0] basesoc_basesoc_packetizer_tlp_req_payload_type;
wire          basesoc_basesoc_packetizer_tlp_req_ready;
wire          basesoc_basesoc_packetizer_tlp_req_valid;
wire          basesoc_basesoc_reader_data_conv_converter_sink_first;
wire          basesoc_basesoc_reader_data_conv_converter_sink_last;
wire   [63:0] basesoc_basesoc_reader_data_conv_converter_sink_payload_data;
wire          basesoc_basesoc_reader_data_conv_converter_sink_ready;
wire          basesoc_basesoc_reader_data_conv_converter_sink_valid;
wire          basesoc_basesoc_reader_data_conv_converter_source_first;
wire          basesoc_basesoc_reader_data_conv_converter_source_last;
wire   [63:0] basesoc_basesoc_reader_data_conv_converter_source_payload_data;
wire          basesoc_basesoc_reader_data_conv_converter_source_payload_valid_token_count;
wire          basesoc_basesoc_reader_data_conv_converter_source_ready;
wire          basesoc_basesoc_reader_data_conv_converter_source_valid;
wire          basesoc_basesoc_reader_data_conv_source_source_first;
wire          basesoc_basesoc_reader_data_conv_source_source_last;
wire   [63:0] basesoc_basesoc_reader_data_conv_source_source_payload_data;
wire          basesoc_basesoc_reader_data_conv_source_source_ready;
wire          basesoc_basesoc_reader_data_conv_source_source_valid;
reg    [10:0] basesoc_basesoc_reader_data_fifo_consume = 11'd0;
wire          basesoc_basesoc_reader_data_fifo_do_read;
wire          basesoc_basesoc_reader_data_fifo_fifo_in_first;
wire          basesoc_basesoc_reader_data_fifo_fifo_in_last;
wire   [63:0] basesoc_basesoc_reader_data_fifo_fifo_in_payload_data;
wire          basesoc_basesoc_reader_data_fifo_fifo_out_first;
wire          basesoc_basesoc_reader_data_fifo_fifo_out_last;
wire   [63:0] basesoc_basesoc_reader_data_fifo_fifo_out_payload_data;
reg    [11:0] basesoc_basesoc_reader_data_fifo_level0 = 12'd0;
wire   [11:0] basesoc_basesoc_reader_data_fifo_level1;
reg    [10:0] basesoc_basesoc_reader_data_fifo_produce = 11'd0;
wire   [10:0] basesoc_basesoc_reader_data_fifo_rdport_adr;
wire   [65:0] basesoc_basesoc_reader_data_fifo_rdport_dat_r;
wire          basesoc_basesoc_reader_data_fifo_rdport_re;
wire          basesoc_basesoc_reader_data_fifo_re;
reg           basesoc_basesoc_reader_data_fifo_readable = 1'd0;
reg           basesoc_basesoc_reader_data_fifo_replace = 1'd0;
reg           basesoc_basesoc_reader_data_fifo_reset = 1'd0;
reg           basesoc_basesoc_reader_data_fifo_sink_first = 1'd0;
reg           basesoc_basesoc_reader_data_fifo_sink_last = 1'd0;
reg    [63:0] basesoc_basesoc_reader_data_fifo_sink_payload_data = 64'd0;
wire          basesoc_basesoc_reader_data_fifo_sink_ready;
reg           basesoc_basesoc_reader_data_fifo_sink_valid = 1'd0;
wire          basesoc_basesoc_reader_data_fifo_source_first;
wire          basesoc_basesoc_reader_data_fifo_source_last;
wire   [63:0] basesoc_basesoc_reader_data_fifo_source_payload_data;
wire          basesoc_basesoc_reader_data_fifo_source_ready;
wire          basesoc_basesoc_reader_data_fifo_source_valid;
wire   [65:0] basesoc_basesoc_reader_data_fifo_syncfifo_din;
wire   [65:0] basesoc_basesoc_reader_data_fifo_syncfifo_dout;
wire          basesoc_basesoc_reader_data_fifo_syncfifo_re;
wire          basesoc_basesoc_reader_data_fifo_syncfifo_readable;
wire          basesoc_basesoc_reader_data_fifo_syncfifo_we;
wire          basesoc_basesoc_reader_data_fifo_syncfifo_writable;
reg    [10:0] basesoc_basesoc_reader_data_fifo_wrport_adr = 11'd0;
wire   [65:0] basesoc_basesoc_reader_data_fifo_wrport_dat_r;
wire   [65:0] basesoc_basesoc_reader_data_fifo_wrport_dat_w;
wire          basesoc_basesoc_reader_data_fifo_wrport_we;
reg           basesoc_basesoc_reader_enable_re = 1'd0;
reg     [1:0] basesoc_basesoc_reader_enable_storage = 2'd0;
reg           basesoc_basesoc_reader_irq = 1'd0;
reg           basesoc_basesoc_reader_is_ongoing = 1'd0;
reg     [7:0] basesoc_basesoc_reader_last_user_id = 8'd255;
reg    [11:0] basesoc_basesoc_reader_pending_words = 12'd0;
reg    [11:0] basesoc_basesoc_reader_pending_words_dequeue = 12'd0;
reg    [11:0] basesoc_basesoc_reader_pending_words_queue = 12'd0;
wire          basesoc_basesoc_reader_source_source_first;
wire          basesoc_basesoc_reader_source_source_last;
wire   [63:0] basesoc_basesoc_reader_source_source_payload_data;
wire          basesoc_basesoc_reader_source_source_ready;
wire          basesoc_basesoc_reader_source_source_valid;
reg    [23:0] basesoc_basesoc_reader_splitter_length = 24'd0;
reg    [23:0] basesoc_basesoc_reader_splitter_length_litepciedma_next_value3 = 24'd0;
reg           basesoc_basesoc_reader_splitter_length_litepciedma_next_value_ce3 = 1'd0;
wire   [23:0] basesoc_basesoc_reader_splitter_length_next;
reg           basesoc_basesoc_reader_splitter_reset = 1'd0;
wire          basesoc_basesoc_reader_splitter_sink_first;
wire          basesoc_basesoc_reader_splitter_sink_last;
wire   [63:0] basesoc_basesoc_reader_splitter_sink_payload_address;
wire          basesoc_basesoc_reader_splitter_sink_payload_irq_disable;
wire          basesoc_basesoc_reader_splitter_sink_payload_last_disable;
wire   [23:0] basesoc_basesoc_reader_splitter_sink_payload_length;
reg           basesoc_basesoc_reader_splitter_sink_ready = 1'd0;
wire          basesoc_basesoc_reader_splitter_sink_valid;
reg           basesoc_basesoc_reader_splitter_source_first = 1'd0;
reg           basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value0 = 1'd0;
reg           basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value_ce0 = 1'd0;
reg           basesoc_basesoc_reader_splitter_source_last = 1'd0;
reg           basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value1 = 1'd0;
reg           basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value_ce1 = 1'd0;
reg    [63:0] basesoc_basesoc_reader_splitter_source_payload_address = 64'd0;
reg    [63:0] basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value2 = 64'd0;
reg           basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value_ce2 = 1'd0;
wire          basesoc_basesoc_reader_splitter_source_payload_irq_disable;
wire          basesoc_basesoc_reader_splitter_source_payload_last_disable;
reg    [23:0] basesoc_basesoc_reader_splitter_source_payload_length = 24'd0;
reg    [23:0] basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value4 = 24'd0;
reg           basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value_ce4 = 1'd0;
reg     [7:0] basesoc_basesoc_reader_splitter_source_payload_user_id = 8'd0;
reg     [7:0] basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value5 = 8'd0;
reg           basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value_ce5 = 1'd0;
reg           basesoc_basesoc_reader_splitter_source_ready = 1'd0;
reg           basesoc_basesoc_reader_splitter_source_valid = 1'd0;
reg           basesoc_basesoc_reader_splitter_terminate = 1'd0;
wire   [31:0] basesoc_basesoc_reader_table_address_lsb;
wire   [31:0] basesoc_basesoc_reader_table_address_msb;
reg    [15:0] basesoc_basesoc_reader_table_count = 16'd0;
reg    [15:0] basesoc_basesoc_reader_table_index = 16'd0;
wire          basesoc_basesoc_reader_table_irq_disable;
wire          basesoc_basesoc_reader_table_last_disable;
wire   [23:0] basesoc_basesoc_reader_table_length;
reg           basesoc_basesoc_reader_table_level_re = 1'd0;
wire    [8:0] basesoc_basesoc_reader_table_level_status;
wire          basesoc_basesoc_reader_table_level_we;
reg           basesoc_basesoc_reader_table_loop_first = 1'd0;
reg           basesoc_basesoc_reader_table_loop_prog_n_re = 1'd0;
reg           basesoc_basesoc_reader_table_loop_prog_n_storage = 1'd0;
reg           basesoc_basesoc_reader_table_loop_status_re = 1'd0;
reg    [31:0] basesoc_basesoc_reader_table_loop_status_status = 32'd0;
wire          basesoc_basesoc_reader_table_loop_status_we;
reg           basesoc_basesoc_reader_table_reset_re = 1'd0;
reg           basesoc_basesoc_reader_table_reset_storage = 1'd0;
wire          basesoc_basesoc_reader_table_source_source_first;
wire          basesoc_basesoc_reader_table_source_source_last;
wire   [63:0] basesoc_basesoc_reader_table_source_source_payload_address;
wire          basesoc_basesoc_reader_table_source_source_payload_irq_disable;
wire          basesoc_basesoc_reader_table_source_source_payload_last_disable;
wire   [23:0] basesoc_basesoc_reader_table_source_source_payload_length;
wire          basesoc_basesoc_reader_table_source_source_ready;
wire          basesoc_basesoc_reader_table_source_source_valid;
reg     [7:0] basesoc_basesoc_reader_table_table_consume = 8'd0;
wire          basesoc_basesoc_reader_table_table_do_read;
wire          basesoc_basesoc_reader_table_table_fifo_in_first;
wire          basesoc_basesoc_reader_table_table_fifo_in_last;
wire   [63:0] basesoc_basesoc_reader_table_table_fifo_in_payload_address;
wire          basesoc_basesoc_reader_table_table_fifo_in_payload_irq_disable;
wire          basesoc_basesoc_reader_table_table_fifo_in_payload_last_disable;
wire   [23:0] basesoc_basesoc_reader_table_table_fifo_in_payload_length;
wire          basesoc_basesoc_reader_table_table_fifo_out_first;
wire          basesoc_basesoc_reader_table_table_fifo_out_last;
wire   [63:0] basesoc_basesoc_reader_table_table_fifo_out_payload_address;
wire          basesoc_basesoc_reader_table_table_fifo_out_payload_irq_disable;
wire          basesoc_basesoc_reader_table_table_fifo_out_payload_last_disable;
wire   [23:0] basesoc_basesoc_reader_table_table_fifo_out_payload_length;
reg     [8:0] basesoc_basesoc_reader_table_table_level = 9'd0;
reg     [7:0] basesoc_basesoc_reader_table_table_produce = 8'd0;
wire    [7:0] basesoc_basesoc_reader_table_table_rdport_adr;
wire   [91:0] basesoc_basesoc_reader_table_table_rdport_dat_r;
reg           basesoc_basesoc_reader_table_table_replace = 1'd0;
wire          basesoc_basesoc_reader_table_table_reset;
reg           basesoc_basesoc_reader_table_table_sink_first = 1'd0;
reg           basesoc_basesoc_reader_table_table_sink_last = 1'd0;
reg    [63:0] basesoc_basesoc_reader_table_table_sink_payload_address = 64'd0;
reg           basesoc_basesoc_reader_table_table_sink_payload_irq_disable = 1'd0;
reg           basesoc_basesoc_reader_table_table_sink_payload_last_disable = 1'd0;
reg    [23:0] basesoc_basesoc_reader_table_table_sink_payload_length = 24'd0;
wire          basesoc_basesoc_reader_table_table_sink_ready;
reg           basesoc_basesoc_reader_table_table_sink_valid = 1'd0;
wire          basesoc_basesoc_reader_table_table_source_first;
wire          basesoc_basesoc_reader_table_table_source_last;
wire   [63:0] basesoc_basesoc_reader_table_table_source_payload_address;
wire          basesoc_basesoc_reader_table_table_source_payload_irq_disable;
wire          basesoc_basesoc_reader_table_table_source_payload_last_disable;
wire   [23:0] basesoc_basesoc_reader_table_table_source_payload_length;
wire          basesoc_basesoc_reader_table_table_source_ready;
wire          basesoc_basesoc_reader_table_table_source_valid;
wire   [91:0] basesoc_basesoc_reader_table_table_syncfifo_din;
wire   [91:0] basesoc_basesoc_reader_table_table_syncfifo_dout;
wire          basesoc_basesoc_reader_table_table_syncfifo_re;
wire          basesoc_basesoc_reader_table_table_syncfifo_readable;
wire          basesoc_basesoc_reader_table_table_syncfifo_we;
wire          basesoc_basesoc_reader_table_table_syncfifo_writable;
reg     [7:0] basesoc_basesoc_reader_table_table_wrport_adr = 8'd0;
wire   [91:0] basesoc_basesoc_reader_table_table_wrport_dat_r;
wire   [91:0] basesoc_basesoc_reader_table_table_wrport_dat_w;
wire          basesoc_basesoc_reader_table_table_wrport_we;
reg           basesoc_basesoc_reader_table_value_re = 1'd0;
reg    [57:0] basesoc_basesoc_reader_table_value_storage = 58'd0;
reg           basesoc_basesoc_reader_table_we_re = 1'd0;
reg    [31:0] basesoc_basesoc_reader_table_we_storage = 32'd0;
reg           basesoc_basesoc_reset_re = 1'd0;
reg     [1:0] basesoc_basesoc_reset_storage = 2'd0;
reg           basesoc_basesoc_scratch_re = 1'd0;
reg    [31:0] basesoc_basesoc_scratch_storage = 32'd305419896;
wire          basesoc_basesoc_sink_sink_first;
wire          basesoc_basesoc_sink_sink_last;
wire   [63:0] basesoc_basesoc_sink_sink_payload_data;
wire          basesoc_basesoc_sink_sink_ready;
wire          basesoc_basesoc_sink_sink_valid;
wire          basesoc_basesoc_slave_sink_first;
wire          basesoc_basesoc_slave_sink_last;
wire   [31:0] basesoc_basesoc_slave_sink_payload_adr;
wire    [7:0] basesoc_basesoc_slave_sink_payload_channel;
wire   [15:0] basesoc_basesoc_slave_sink_payload_cmp_id;
wire   [63:0] basesoc_basesoc_slave_sink_payload_dat;
wire          basesoc_basesoc_slave_sink_payload_end;
wire          basesoc_basesoc_slave_sink_payload_err;
wire    [9:0] basesoc_basesoc_slave_sink_payload_len;
wire   [15:0] basesoc_basesoc_slave_sink_payload_req_id;
wire    [7:0] basesoc_basesoc_slave_sink_payload_tag;
wire    [7:0] basesoc_basesoc_slave_sink_payload_user_id;
wire          basesoc_basesoc_slave_sink_ready;
wire          basesoc_basesoc_slave_sink_valid;
wire          basesoc_basesoc_slave_source_first;
wire          basesoc_basesoc_slave_source_last;
wire   [31:0] basesoc_basesoc_slave_source_payload_adr;
wire    [7:0] basesoc_basesoc_slave_source_payload_channel;
wire   [63:0] basesoc_basesoc_slave_source_payload_dat;
wire    [9:0] basesoc_basesoc_slave_source_payload_len;
wire   [15:0] basesoc_basesoc_slave_source_payload_req_id;
wire    [7:0] basesoc_basesoc_slave_source_payload_tag;
wire    [7:0] basesoc_basesoc_slave_source_payload_user_id;
wire          basesoc_basesoc_slave_source_payload_we;
reg           basesoc_basesoc_slave_source_ready = 1'd0;
wire          basesoc_basesoc_slave_source_valid;
reg           basesoc_basesoc_soc_rst = 1'd0;
wire          basesoc_basesoc_source_source_first;
wire          basesoc_basesoc_source_source_last;
wire   [63:0] basesoc_basesoc_source_source_payload_data;
wire          basesoc_basesoc_source_source_ready;
wire          basesoc_basesoc_source_source_valid;
reg           basesoc_basesoc_synchronizer_bypass_re = 1'd0;
reg           basesoc_basesoc_synchronizer_bypass_storage = 1'd0;
reg           basesoc_basesoc_synchronizer_enable_re = 1'd0;
reg     [1:0] basesoc_basesoc_synchronizer_enable_storage = 2'd0;
wire    [1:0] basesoc_basesoc_synchronizer_mode;
wire          basesoc_basesoc_synchronizer_next_sink_first;
wire          basesoc_basesoc_synchronizer_next_sink_last;
wire   [63:0] basesoc_basesoc_synchronizer_next_sink_payload_data;
reg           basesoc_basesoc_synchronizer_next_sink_ready = 1'd0;
wire          basesoc_basesoc_synchronizer_next_sink_valid;
reg           basesoc_basesoc_synchronizer_next_source_first = 1'd0;
reg           basesoc_basesoc_synchronizer_next_source_last = 1'd0;
reg    [63:0] basesoc_basesoc_synchronizer_next_source_payload_data = 64'd0;
wire          basesoc_basesoc_synchronizer_next_source_ready;
reg           basesoc_basesoc_synchronizer_next_source_valid = 1'd0;
wire          basesoc_basesoc_synchronizer_pps;
reg           basesoc_basesoc_synchronizer_ready = 1'd1;
wire          basesoc_basesoc_synchronizer_sink_first;
wire          basesoc_basesoc_synchronizer_sink_last;
wire   [63:0] basesoc_basesoc_synchronizer_sink_payload_data;
reg           basesoc_basesoc_synchronizer_sink_ready = 1'd0;
wire          basesoc_basesoc_synchronizer_sink_valid;
reg           basesoc_basesoc_synchronizer_source_first = 1'd0;
reg           basesoc_basesoc_synchronizer_source_last = 1'd0;
reg    [63:0] basesoc_basesoc_synchronizer_source_payload_data = 64'd0;
wire          basesoc_basesoc_synchronizer_source_ready;
reg           basesoc_basesoc_synchronizer_source_valid = 1'd0;
reg           basesoc_basesoc_synchronizer_synced = 1'd0;
wire          basesoc_basesoc_writer_data_conv_converter_sink_first;
wire          basesoc_basesoc_writer_data_conv_converter_sink_last;
wire   [63:0] basesoc_basesoc_writer_data_conv_converter_sink_payload_data;
wire          basesoc_basesoc_writer_data_conv_converter_sink_ready;
wire          basesoc_basesoc_writer_data_conv_converter_sink_valid;
wire          basesoc_basesoc_writer_data_conv_converter_source_first;
wire          basesoc_basesoc_writer_data_conv_converter_source_last;
wire   [63:0] basesoc_basesoc_writer_data_conv_converter_source_payload_data;
wire          basesoc_basesoc_writer_data_conv_converter_source_payload_valid_token_count;
wire          basesoc_basesoc_writer_data_conv_converter_source_ready;
wire          basesoc_basesoc_writer_data_conv_converter_source_valid;
wire          basesoc_basesoc_writer_data_conv_source_source_first;
wire          basesoc_basesoc_writer_data_conv_source_source_last;
wire   [63:0] basesoc_basesoc_writer_data_conv_source_source_payload_data;
reg           basesoc_basesoc_writer_data_conv_source_source_ready = 1'd0;
wire          basesoc_basesoc_writer_data_conv_source_source_valid;
reg     [7:0] basesoc_basesoc_writer_data_fifo_consume = 8'd0;
wire          basesoc_basesoc_writer_data_fifo_do_read;
wire          basesoc_basesoc_writer_data_fifo_fifo_in_first;
wire          basesoc_basesoc_writer_data_fifo_fifo_in_last;
wire   [63:0] basesoc_basesoc_writer_data_fifo_fifo_in_payload_data;
wire          basesoc_basesoc_writer_data_fifo_fifo_out_first;
wire          basesoc_basesoc_writer_data_fifo_fifo_out_last;
wire   [63:0] basesoc_basesoc_writer_data_fifo_fifo_out_payload_data;
reg     [8:0] basesoc_basesoc_writer_data_fifo_level0 = 9'd0;
wire    [8:0] basesoc_basesoc_writer_data_fifo_level1;
reg     [7:0] basesoc_basesoc_writer_data_fifo_produce = 8'd0;
wire    [7:0] basesoc_basesoc_writer_data_fifo_rdport_adr;
wire   [65:0] basesoc_basesoc_writer_data_fifo_rdport_dat_r;
wire          basesoc_basesoc_writer_data_fifo_rdport_re;
wire          basesoc_basesoc_writer_data_fifo_re;
reg           basesoc_basesoc_writer_data_fifo_readable = 1'd0;
reg           basesoc_basesoc_writer_data_fifo_replace = 1'd0;
reg           basesoc_basesoc_writer_data_fifo_reset = 1'd0;
reg           basesoc_basesoc_writer_data_fifo_sink_first = 1'd0;
reg           basesoc_basesoc_writer_data_fifo_sink_last = 1'd0;
reg    [63:0] basesoc_basesoc_writer_data_fifo_sink_payload_data = 64'd0;
wire          basesoc_basesoc_writer_data_fifo_sink_ready;
reg           basesoc_basesoc_writer_data_fifo_sink_valid = 1'd0;
wire          basesoc_basesoc_writer_data_fifo_source_first;
wire          basesoc_basesoc_writer_data_fifo_source_last;
wire   [63:0] basesoc_basesoc_writer_data_fifo_source_payload_data;
reg           basesoc_basesoc_writer_data_fifo_source_ready = 1'd0;
wire          basesoc_basesoc_writer_data_fifo_source_valid;
wire   [65:0] basesoc_basesoc_writer_data_fifo_syncfifo_din;
wire   [65:0] basesoc_basesoc_writer_data_fifo_syncfifo_dout;
wire          basesoc_basesoc_writer_data_fifo_syncfifo_re;
wire          basesoc_basesoc_writer_data_fifo_syncfifo_readable;
wire          basesoc_basesoc_writer_data_fifo_syncfifo_we;
wire          basesoc_basesoc_writer_data_fifo_syncfifo_writable;
reg     [7:0] basesoc_basesoc_writer_data_fifo_wrport_adr = 8'd0;
wire   [65:0] basesoc_basesoc_writer_data_fifo_wrport_dat_r;
wire   [65:0] basesoc_basesoc_writer_data_fifo_wrport_dat_w;
wire          basesoc_basesoc_writer_data_fifo_wrport_we;
reg           basesoc_basesoc_writer_enable_re = 1'd0;
reg     [1:0] basesoc_basesoc_writer_enable_storage = 2'd0;
reg           basesoc_basesoc_writer_irq = 1'd0;
reg           basesoc_basesoc_writer_is_ongoing = 1'd0;
reg    [23:0] basesoc_basesoc_writer_req_count = 24'd0;
reg    [23:0] basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value = 24'd0;
reg           basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value_ce = 1'd0;
wire          basesoc_basesoc_writer_sink_sink_first;
wire          basesoc_basesoc_writer_sink_sink_last;
wire   [63:0] basesoc_basesoc_writer_sink_sink_payload_data;
wire          basesoc_basesoc_writer_sink_sink_ready;
wire          basesoc_basesoc_writer_sink_sink_valid;
reg    [23:0] basesoc_basesoc_writer_splitter_length = 24'd0;
reg    [23:0] basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value3 = 24'd0;
reg           basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value_ce3 = 1'd0;
wire   [23:0] basesoc_basesoc_writer_splitter_length_next;
reg           basesoc_basesoc_writer_splitter_reset = 1'd0;
wire          basesoc_basesoc_writer_splitter_sink_first;
wire          basesoc_basesoc_writer_splitter_sink_last;
wire   [63:0] basesoc_basesoc_writer_splitter_sink_payload_address;
wire          basesoc_basesoc_writer_splitter_sink_payload_irq_disable;
wire          basesoc_basesoc_writer_splitter_sink_payload_last_disable;
wire   [23:0] basesoc_basesoc_writer_splitter_sink_payload_length;
reg           basesoc_basesoc_writer_splitter_sink_ready = 1'd0;
wire          basesoc_basesoc_writer_splitter_sink_valid;
reg           basesoc_basesoc_writer_splitter_source_first = 1'd0;
reg           basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value0 = 1'd0;
reg           basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value_ce0 = 1'd0;
reg           basesoc_basesoc_writer_splitter_source_last = 1'd0;
reg           basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value1 = 1'd0;
reg           basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value_ce1 = 1'd0;
reg    [63:0] basesoc_basesoc_writer_splitter_source_payload_address = 64'd0;
reg    [63:0] basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value2 = 64'd0;
reg           basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value_ce2 = 1'd0;
wire          basesoc_basesoc_writer_splitter_source_payload_irq_disable;
wire          basesoc_basesoc_writer_splitter_source_payload_last_disable;
reg    [23:0] basesoc_basesoc_writer_splitter_source_payload_length = 24'd0;
reg    [23:0] basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value4 = 24'd0;
reg           basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value_ce4 = 1'd0;
reg     [7:0] basesoc_basesoc_writer_splitter_source_payload_user_id = 8'd0;
reg     [7:0] basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value5 = 8'd0;
reg           basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value_ce5 = 1'd0;
reg           basesoc_basesoc_writer_splitter_source_ready = 1'd0;
reg           basesoc_basesoc_writer_splitter_source_valid = 1'd0;
wire          basesoc_basesoc_writer_splitter_terminate;
wire   [31:0] basesoc_basesoc_writer_table_address_lsb;
wire   [31:0] basesoc_basesoc_writer_table_address_msb;
reg    [15:0] basesoc_basesoc_writer_table_count = 16'd0;
reg    [15:0] basesoc_basesoc_writer_table_index = 16'd0;
wire          basesoc_basesoc_writer_table_irq_disable;
wire          basesoc_basesoc_writer_table_last_disable;
wire   [23:0] basesoc_basesoc_writer_table_length;
reg           basesoc_basesoc_writer_table_level_re = 1'd0;
wire    [8:0] basesoc_basesoc_writer_table_level_status;
wire          basesoc_basesoc_writer_table_level_we;
reg           basesoc_basesoc_writer_table_loop_first = 1'd0;
reg           basesoc_basesoc_writer_table_loop_prog_n_re = 1'd0;
reg           basesoc_basesoc_writer_table_loop_prog_n_storage = 1'd0;
reg           basesoc_basesoc_writer_table_loop_status_re = 1'd0;
reg    [31:0] basesoc_basesoc_writer_table_loop_status_status = 32'd0;
wire          basesoc_basesoc_writer_table_loop_status_we;
reg           basesoc_basesoc_writer_table_reset_re = 1'd0;
reg           basesoc_basesoc_writer_table_reset_storage = 1'd0;
wire          basesoc_basesoc_writer_table_source_source_first;
wire          basesoc_basesoc_writer_table_source_source_last;
wire   [63:0] basesoc_basesoc_writer_table_source_source_payload_address;
wire          basesoc_basesoc_writer_table_source_source_payload_irq_disable;
wire          basesoc_basesoc_writer_table_source_source_payload_last_disable;
wire   [23:0] basesoc_basesoc_writer_table_source_source_payload_length;
wire          basesoc_basesoc_writer_table_source_source_ready;
wire          basesoc_basesoc_writer_table_source_source_valid;
reg     [7:0] basesoc_basesoc_writer_table_table_consume = 8'd0;
wire          basesoc_basesoc_writer_table_table_do_read;
wire          basesoc_basesoc_writer_table_table_fifo_in_first;
wire          basesoc_basesoc_writer_table_table_fifo_in_last;
wire   [63:0] basesoc_basesoc_writer_table_table_fifo_in_payload_address;
wire          basesoc_basesoc_writer_table_table_fifo_in_payload_irq_disable;
wire          basesoc_basesoc_writer_table_table_fifo_in_payload_last_disable;
wire   [23:0] basesoc_basesoc_writer_table_table_fifo_in_payload_length;
wire          basesoc_basesoc_writer_table_table_fifo_out_first;
wire          basesoc_basesoc_writer_table_table_fifo_out_last;
wire   [63:0] basesoc_basesoc_writer_table_table_fifo_out_payload_address;
wire          basesoc_basesoc_writer_table_table_fifo_out_payload_irq_disable;
wire          basesoc_basesoc_writer_table_table_fifo_out_payload_last_disable;
wire   [23:0] basesoc_basesoc_writer_table_table_fifo_out_payload_length;
reg     [8:0] basesoc_basesoc_writer_table_table_level = 9'd0;
reg     [7:0] basesoc_basesoc_writer_table_table_produce = 8'd0;
wire    [7:0] basesoc_basesoc_writer_table_table_rdport_adr;
wire   [91:0] basesoc_basesoc_writer_table_table_rdport_dat_r;
reg           basesoc_basesoc_writer_table_table_replace = 1'd0;
wire          basesoc_basesoc_writer_table_table_reset;
reg           basesoc_basesoc_writer_table_table_sink_first = 1'd0;
reg           basesoc_basesoc_writer_table_table_sink_last = 1'd0;
reg    [63:0] basesoc_basesoc_writer_table_table_sink_payload_address = 64'd0;
reg           basesoc_basesoc_writer_table_table_sink_payload_irq_disable = 1'd0;
reg           basesoc_basesoc_writer_table_table_sink_payload_last_disable = 1'd0;
reg    [23:0] basesoc_basesoc_writer_table_table_sink_payload_length = 24'd0;
wire          basesoc_basesoc_writer_table_table_sink_ready;
reg           basesoc_basesoc_writer_table_table_sink_valid = 1'd0;
wire          basesoc_basesoc_writer_table_table_source_first;
wire          basesoc_basesoc_writer_table_table_source_last;
wire   [63:0] basesoc_basesoc_writer_table_table_source_payload_address;
wire          basesoc_basesoc_writer_table_table_source_payload_irq_disable;
wire          basesoc_basesoc_writer_table_table_source_payload_last_disable;
wire   [23:0] basesoc_basesoc_writer_table_table_source_payload_length;
wire          basesoc_basesoc_writer_table_table_source_ready;
wire          basesoc_basesoc_writer_table_table_source_valid;
wire   [91:0] basesoc_basesoc_writer_table_table_syncfifo_din;
wire   [91:0] basesoc_basesoc_writer_table_table_syncfifo_dout;
wire          basesoc_basesoc_writer_table_table_syncfifo_re;
wire          basesoc_basesoc_writer_table_table_syncfifo_readable;
wire          basesoc_basesoc_writer_table_table_syncfifo_we;
wire          basesoc_basesoc_writer_table_table_syncfifo_writable;
reg     [7:0] basesoc_basesoc_writer_table_table_wrport_adr = 8'd0;
wire   [91:0] basesoc_basesoc_writer_table_table_wrport_dat_r;
wire   [91:0] basesoc_basesoc_writer_table_table_wrport_dat_w;
wire          basesoc_basesoc_writer_table_table_wrport_we;
reg           basesoc_basesoc_writer_table_value_re = 1'd0;
reg    [57:0] basesoc_basesoc_writer_table_value_storage = 58'd0;
reg           basesoc_basesoc_writer_table_we_re = 1'd0;
reg    [31:0] basesoc_basesoc_writer_table_we_storage = 32'd0;
wire          basesoc_busy;
wire    [6:0] basesoc_channel;
reg    [63:0] basesoc_clkmeasurement0_counter = 64'd0;
wire          basesoc_clkmeasurement0_i;
reg           basesoc_clkmeasurement0_latch = 1'd0;
wire          basesoc_clkmeasurement0_latch_r;
reg           basesoc_clkmeasurement0_latch_re = 1'd0;
reg    [63:0] basesoc_clkmeasurement0_latch_value = 64'd0;
reg           basesoc_clkmeasurement0_latch_w = 1'd0;
reg           basesoc_clkmeasurement0_latch_we = 1'd0;
wire          basesoc_clkmeasurement0_o;
reg           basesoc_clkmeasurement0_re = 1'd0;
wire   [63:0] basesoc_clkmeasurement0_status;
reg           basesoc_clkmeasurement0_toggle_i = 1'd0;
wire          basesoc_clkmeasurement0_toggle_o;
reg           basesoc_clkmeasurement0_toggle_o_r = 1'd0;
wire   [63:0] basesoc_clkmeasurement0_value;
wire          basesoc_clkmeasurement0_we;
reg    [63:0] basesoc_clkmeasurement1_counter = 64'd0;
wire          basesoc_clkmeasurement1_i;
reg           basesoc_clkmeasurement1_latch = 1'd0;
wire          basesoc_clkmeasurement1_latch_r;
reg           basesoc_clkmeasurement1_latch_re = 1'd0;
reg    [63:0] basesoc_clkmeasurement1_latch_value = 64'd0;
reg           basesoc_clkmeasurement1_latch_w = 1'd0;
reg           basesoc_clkmeasurement1_latch_we = 1'd0;
wire          basesoc_clkmeasurement1_o;
reg           basesoc_clkmeasurement1_re = 1'd0;
wire   [63:0] basesoc_clkmeasurement1_status;
reg           basesoc_clkmeasurement1_toggle_i = 1'd0;
wire          basesoc_clkmeasurement1_toggle_o;
reg           basesoc_clkmeasurement1_toggle_o_r = 1'd0;
wire   [63:0] basesoc_clkmeasurement1_value;
wire          basesoc_clkmeasurement1_we;
reg    [63:0] basesoc_clkmeasurement2_counter = 64'd0;
wire          basesoc_clkmeasurement2_i;
reg           basesoc_clkmeasurement2_latch = 1'd0;
wire          basesoc_clkmeasurement2_latch_r;
reg           basesoc_clkmeasurement2_latch_re = 1'd0;
reg    [63:0] basesoc_clkmeasurement2_latch_value = 64'd0;
reg           basesoc_clkmeasurement2_latch_w = 1'd0;
reg           basesoc_clkmeasurement2_latch_we = 1'd0;
wire          basesoc_clkmeasurement2_o;
reg           basesoc_clkmeasurement2_re = 1'd0;
wire   [63:0] basesoc_clkmeasurement2_status;
reg           basesoc_clkmeasurement2_toggle_i = 1'd0;
wire          basesoc_clkmeasurement2_toggle_o;
reg           basesoc_clkmeasurement2_toggle_o_r = 1'd0;
wire   [63:0] basesoc_clkmeasurement2_value;
wire          basesoc_clkmeasurement2_we;
reg    [63:0] basesoc_clkmeasurement3_counter = 64'd0;
wire          basesoc_clkmeasurement3_i;
reg           basesoc_clkmeasurement3_latch = 1'd0;
wire          basesoc_clkmeasurement3_latch_r;
reg           basesoc_clkmeasurement3_latch_re = 1'd0;
reg    [63:0] basesoc_clkmeasurement3_latch_value = 64'd0;
reg           basesoc_clkmeasurement3_latch_w = 1'd0;
reg           basesoc_clkmeasurement3_latch_we = 1'd0;
wire          basesoc_clkmeasurement3_o;
reg           basesoc_clkmeasurement3_re = 1'd0;
wire   [63:0] basesoc_clkmeasurement3_status;
reg           basesoc_clkmeasurement3_toggle_i = 1'd0;
wire          basesoc_clkmeasurement3_toggle_o;
reg           basesoc_clkmeasurement3_toggle_o_r = 1'd0;
wire   [63:0] basesoc_clkmeasurement3_value;
wire          basesoc_clkmeasurement3_we;
reg    [63:0] basesoc_clkmeasurement4_counter = 64'd0;
wire          basesoc_clkmeasurement4_i;
reg           basesoc_clkmeasurement4_latch = 1'd0;
wire          basesoc_clkmeasurement4_latch_r;
reg           basesoc_clkmeasurement4_latch_re = 1'd0;
reg    [63:0] basesoc_clkmeasurement4_latch_value = 64'd0;
reg           basesoc_clkmeasurement4_latch_w = 1'd0;
reg           basesoc_clkmeasurement4_latch_we = 1'd0;
wire          basesoc_clkmeasurement4_o;
reg           basesoc_clkmeasurement4_re = 1'd0;
wire   [63:0] basesoc_clkmeasurement4_status;
reg           basesoc_clkmeasurement4_toggle_i = 1'd0;
wire          basesoc_clkmeasurement4_toggle_o;
reg           basesoc_clkmeasurement4_toggle_o_r = 1'd0;
wire   [63:0] basesoc_clkmeasurement4_value;
wire          basesoc_clkmeasurement4_we;
(* dont_touch = "true" *)
wire          basesoc_crg_clkin;
wire          basesoc_crg_clkout0;
wire          basesoc_crg_clkout1;
wire          basesoc_crg_clkout2;
wire          basesoc_crg_clkout_buf0;
wire          basesoc_crg_clkout_buf1;
wire          basesoc_crg_clkout_buf2;
reg           basesoc_crg_ic_reset = 1'd1;
wire          basesoc_crg_locked;
reg           basesoc_crg_power_down = 1'd0;
wire          basesoc_crg_reset;
reg     [3:0] basesoc_crg_reset_counter = 4'd15;
reg           basesoc_crg_rst = 1'd0;
reg           basesoc_csrstatus0_re = 1'd0;
reg    [11:0] basesoc_csrstatus0_status = 12'd0;
wire          basesoc_csrstatus0_we;
reg           basesoc_csrstatus1_re = 1'd0;
reg    [11:0] basesoc_csrstatus1_status = 12'd0;
wire          basesoc_csrstatus1_we;
reg           basesoc_csrstatus2_re = 1'd0;
reg    [11:0] basesoc_csrstatus2_status = 12'd0;
wire          basesoc_csrstatus2_we;
reg           basesoc_csrstatus3_re = 1'd0;
reg    [11:0] basesoc_csrstatus3_status = 12'd0;
wire          basesoc_csrstatus3_we;
reg     [6:0] basesoc_dadr = 7'd0;
reg           basesoc_demux_endpoint0_source_first = 1'd0;
reg           basesoc_demux_endpoint0_source_last = 1'd0;
reg    [63:0] basesoc_demux_endpoint0_source_payload_data = 64'd0;
wire          basesoc_demux_endpoint0_source_ready;
reg           basesoc_demux_endpoint0_source_valid = 1'd0;
reg           basesoc_demux_endpoint1_source_first = 1'd0;
reg           basesoc_demux_endpoint1_source_last = 1'd0;
reg    [63:0] basesoc_demux_endpoint1_source_payload_data = 64'd0;
reg           basesoc_demux_endpoint1_source_ready = 1'd0;
reg           basesoc_demux_endpoint1_source_valid = 1'd0;
reg           basesoc_demux_endpoint2_source_first = 1'd0;
reg           basesoc_demux_endpoint2_source_last = 1'd0;
reg    [63:0] basesoc_demux_endpoint2_source_payload_data = 64'd0;
reg           basesoc_demux_endpoint2_source_ready = 1'd0;
reg           basesoc_demux_endpoint2_source_valid = 1'd0;
reg           basesoc_demux_re = 1'd0;
wire    [1:0] basesoc_demux_sel;
wire          basesoc_demux_sink_first;
wire          basesoc_demux_sink_last;
wire   [63:0] basesoc_demux_sink_payload_data;
reg           basesoc_demux_sink_ready = 1'd0;
wire          basesoc_demux_sink_valid;
reg     [1:0] basesoc_demux_storage = 2'd0;
reg           basesoc_den = 1'd0;
reg    [15:0] basesoc_di = 16'd0;
reg     [7:0] basesoc_dna_count = 8'd0;
reg           basesoc_dna_dna_clk_count = 1'd0;
wire          basesoc_dna_dout;
reg           basesoc_dna_re = 1'd0;
reg    [56:0] basesoc_dna_status = 57'd0;
wire          basesoc_dna_we;
wire   [15:0] basesoc_do;
wire          basesoc_drdy;
reg           basesoc_drp_en = 1'd0;
reg           basesoc_dwe = 1'd0;
wire          basesoc_eoc;
reg           basesoc_eoc_re = 1'd0;
reg           basesoc_eoc_status = 1'd0;
wire          basesoc_eoc_we;
wire          basesoc_eos;
reg           basesoc_eos_re = 1'd0;
reg           basesoc_eos_status = 1'd0;
wire          basesoc_eos_we;
reg           basesoc_eth = 1'd0;
reg           basesoc_eth_config_re = 1'd0;
wire    [1:0] basesoc_eth_config_status;
wire          basesoc_eth_config_we;
reg           basesoc_features_re = 1'd0;
reg     [4:0] basesoc_features_status = 5'd1;
wire          basesoc_features_we;
reg    [15:0] basesoc_flash_clk_divider0 = 16'd5;
reg    [15:0] basesoc_flash_clk_divider1 = 16'd0;
reg           basesoc_flash_clk_enable = 1'd0;
wire          basesoc_flash_clk_fall;
wire          basesoc_flash_clk_rise;
reg           basesoc_flash_control_re = 1'd0;
reg    [15:0] basesoc_flash_control_storage = 16'd0;
reg     [5:0] basesoc_flash_count = 6'd0;
reg     [5:0] basesoc_flash_count_s7spiflash_next_value = 6'd0;
reg           basesoc_flash_count_s7spiflash_next_value_ce = 1'd0;
wire          basesoc_flash_cs;
wire          basesoc_flash_cs_mode;
reg           basesoc_flash_cs_n_re = 1'd0;
reg           basesoc_flash_cs_n_storage = 1'd0;
reg           basesoc_flash_cs_re = 1'd0;
reg    [16:0] basesoc_flash_cs_storage = 17'd1;
reg           basesoc_flash_done0 = 1'd0;
wire          basesoc_flash_done1;
reg           basesoc_flash_irq = 1'd0;
wire    [7:0] basesoc_flash_length0;
wire    [7:0] basesoc_flash_length1;
wire          basesoc_flash_loopback;
reg           basesoc_flash_loopback_re = 1'd0;
reg           basesoc_flash_loopback_storage = 1'd0;
reg    [39:0] basesoc_flash_miso = 40'd0;
reg    [39:0] basesoc_flash_miso_data = 40'd0;
reg           basesoc_flash_miso_latch = 1'd0;
reg           basesoc_flash_miso_re = 1'd0;
wire   [39:0] basesoc_flash_miso_status;
wire          basesoc_flash_miso_we;
wire          basesoc_flash_mode0;
wire          basesoc_flash_mode1;
wire          basesoc_flash_mode2;
wire   [39:0] basesoc_flash_mosi;
reg    [39:0] basesoc_flash_mosi_data = 40'd0;
reg           basesoc_flash_mosi_latch = 1'd0;
reg           basesoc_flash_mosi_re = 1'd0;
reg     [5:0] basesoc_flash_mosi_sel = 6'd0;
reg    [39:0] basesoc_flash_mosi_storage = 40'd0;
reg           basesoc_flash_pads_clk = 1'd0;
reg           basesoc_flash_pads_cs_n = 1'd0;
wire          basesoc_flash_pads_miso;
reg           basesoc_flash_pads_mosi = 1'd0;
wire          basesoc_flash_sel;
wire          basesoc_flash_start0;
reg           basesoc_flash_start1 = 1'd0;
reg           basesoc_flash_status_re = 1'd0;
reg     [1:0] basesoc_flash_status_status = 2'd0;
wire          basesoc_flash_status_we;
reg           basesoc_flash_xfer_enable = 1'd0;
reg     [1:0] basesoc_gen = 2'd0;
reg           basesoc_gpio = 1'd0;
reg    [31:0] basesoc_icap__i = 32'd0;
wire   [31:0] basesoc_icap__o;
reg     [4:0] basesoc_icap_addr = 5'd0;
reg           basesoc_icap_addr_re = 1'd0;
reg     [4:0] basesoc_icap_addr_storage = 5'd0;
reg     [3:0] basesoc_icap_count = 4'd0;
reg     [3:0] basesoc_icap_count_icap_next_value0 = 4'd0;
reg           basesoc_icap_count_icap_next_value_ce0 = 1'd0;
reg           basesoc_icap_csib = 1'd1;
reg    [31:0] basesoc_icap_data_dat_w = 32'd0;
reg           basesoc_icap_data_re = 1'd0;
reg    [31:0] basesoc_icap_data_storage = 32'd0;
reg           basesoc_icap_data_we = 1'd0;
reg           basesoc_icap_done = 1'd0;
reg           basesoc_icap_done_re = 1'd0;
wire          basesoc_icap_done_status;
wire          basesoc_icap_done_we;
wire   [31:0] basesoc_icap_i_icap;
reg     [3:0] basesoc_icap_icap_clk_counter = 4'd0;
wire   [31:0] basesoc_icap_o_icap;
reg           basesoc_icap_rdwrb = 1'd0;
wire          basesoc_icap_read;
reg    [31:0] basesoc_icap_read_data = 32'd0;
reg    [31:0] basesoc_icap_read_data_icap_next_value1 = 32'd0;
reg           basesoc_icap_read_data_icap_next_value_ce1 = 1'd0;
reg           basesoc_icap_read_re = 1'd0;
reg           basesoc_icap_read_storage = 1'd0;
reg           basesoc_icap_reload = 1'd0;
wire          basesoc_icap_reset;
reg           basesoc_icap_write = 1'd0;
reg    [31:0] basesoc_icap_write_data = 32'd0;
reg           basesoc_icap_write_re = 1'd0;
reg           basesoc_icap_write_storage = 1'd0;
reg     [1:0] basesoc_lanes = 2'd0;
reg           basesoc_last_rx_header_re = 1'd0;
reg    [63:0] basesoc_last_rx_header_status = 64'd0;
wire          basesoc_last_rx_header_we;
reg           basesoc_last_rx_timestamp_re = 1'd0;
reg    [63:0] basesoc_last_rx_timestamp_status = 64'd0;
wire          basesoc_last_rx_timestamp_we;
reg           basesoc_last_tx_header_re = 1'd0;
reg    [63:0] basesoc_last_tx_header_status = 64'd0;
wire          basesoc_last_tx_header_we;
reg           basesoc_last_tx_timestamp_re = 1'd0;
reg    [63:0] basesoc_last_tx_timestamp_status = 64'd0;
wire          basesoc_last_tx_timestamp_we;
wire          basesoc_latch_all_r;
reg           basesoc_latch_all_re = 1'd0;
reg           basesoc_latch_all_w = 1'd0;
reg           basesoc_latch_all_we = 1'd0;
reg           basesoc_leds_chaser = 1'd0;
reg    [25:0] basesoc_leds_count = 26'd62500000;
wire          basesoc_leds_done;
reg           basesoc_leds_leds = 1'd0;
reg           basesoc_leds_mode = 1'd0;
reg           basesoc_leds_re = 1'd0;
reg           basesoc_leds_storage = 1'd0;
wire          basesoc_leds_wait;
wire          basesoc_mux_endpoint0_sink_first;
wire          basesoc_mux_endpoint0_sink_last;
wire   [63:0] basesoc_mux_endpoint0_sink_payload_data;
reg           basesoc_mux_endpoint0_sink_ready = 1'd0;
wire          basesoc_mux_endpoint0_sink_valid;
reg           basesoc_mux_endpoint1_sink_first = 1'd0;
reg           basesoc_mux_endpoint1_sink_last = 1'd0;
reg    [63:0] basesoc_mux_endpoint1_sink_payload_data = 64'd0;
reg           basesoc_mux_endpoint1_sink_ready = 1'd0;
reg           basesoc_mux_endpoint1_sink_valid = 1'd0;
reg           basesoc_mux_endpoint2_sink_first = 1'd0;
reg           basesoc_mux_endpoint2_sink_last = 1'd0;
reg    [63:0] basesoc_mux_endpoint2_sink_payload_data = 64'd0;
reg           basesoc_mux_endpoint2_sink_ready = 1'd0;
reg           basesoc_mux_endpoint2_sink_valid = 1'd0;
reg           basesoc_mux_re = 1'd0;
wire    [1:0] basesoc_mux_sel;
reg           basesoc_mux_source_first = 1'd0;
reg           basesoc_mux_source_last = 1'd0;
reg    [63:0] basesoc_mux_source_payload_data = 64'd0;
wire          basesoc_mux_source_ready;
reg           basesoc_mux_source_valid = 1'd0;
reg     [1:0] basesoc_mux_storage = 2'd0;
wire          basesoc_ot;
reg           basesoc_pcie = 1'd1;
reg           basesoc_pcie_config_re = 1'd0;
reg     [3:0] basesoc_pcie_config_status = 4'd1;
wire          basesoc_pcie_config_we;
wire          basesoc_pps_rise;
wire          basesoc_pps_sys;
reg           basesoc_pps_sys_d = 1'd0;
reg    [23:0] basesoc_ppsgenerator_count = 24'd10000000;
wire          basesoc_ppsgenerator_done;
wire          basesoc_ppsgenerator_pps;
wire          basesoc_ppsgenerator_reset;
reg           basesoc_ppsgenerator_start = 1'd0;
reg    [63:0] basesoc_ppsgenerator_time_next = 64'd0;
reg    [63:0] basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value = 64'd0;
reg           basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce = 1'd0;
wire          basesoc_ppsgenerator_wait;
wire          basesoc_qpll_clk;
reg           basesoc_qpll_expr0 = 1'd0;
reg           basesoc_qpll_expr1 = 1'd0;
reg           basesoc_qpll_expr2 = 1'd0;
wire          basesoc_qpll_lock;
wire          basesoc_qpll_refclk;
wire          basesoc_qpll_reset;
reg           basesoc_rx_control_re = 1'd0;
reg     [1:0] basesoc_rx_control_storage = 2'd1;
reg    [31:0] basesoc_rx_cycles = 32'd0;
reg    [31:0] basesoc_rx_cycles_rxheaderinserter_next_value0 = 32'd0;
reg           basesoc_rx_cycles_rxheaderinserter_next_value_ce0 = 1'd0;
wire          basesoc_rx_enable0;
wire          basesoc_rx_enable1;
wire   [31:0] basesoc_rx_frame_cycles;
reg           basesoc_rx_frame_cycles_re = 1'd0;
reg    [31:0] basesoc_rx_frame_cycles_storage = 32'd1022;
wire   [63:0] basesoc_rx_header;
wire          basesoc_rx_header_enable0;
wire          basesoc_rx_header_enable1;
reg           basesoc_rx_reset0 = 1'd0;
wire          basesoc_rx_reset1;
wire          basesoc_rx_sink_first;
wire          basesoc_rx_sink_last;
wire   [63:0] basesoc_rx_sink_payload_data;
reg           basesoc_rx_sink_ready = 1'd0;
wire          basesoc_rx_sink_valid;
reg           basesoc_rx_source_first = 1'd0;
reg           basesoc_rx_source_last = 1'd0;
reg    [63:0] basesoc_rx_source_payload_data = 64'd0;
reg    [63:0] basesoc_rx_source_payload_timestamp = 64'd0;
wire          basesoc_rx_source_ready;
reg           basesoc_rx_source_valid = 1'd0;
wire   [63:0] basesoc_rx_timestamp;
reg           basesoc_rx_update = 1'd0;
reg           basesoc_rx_update_rxheaderinserter_next_value1 = 1'd0;
reg           basesoc_rx_update_rxheaderinserter_next_value_ce1 = 1'd0;
wire          basesoc_s7pciephy0;
wire          basesoc_s7pciephy1;
wire          basesoc_s7pciephy10;
wire          basesoc_s7pciephy11;
wire          basesoc_s7pciephy12;
wire          basesoc_s7pciephy13;
wire          basesoc_s7pciephy14;
wire          basesoc_s7pciephy15;
wire          basesoc_s7pciephy16;
wire          basesoc_s7pciephy17;
wire          basesoc_s7pciephy18;
wire          basesoc_s7pciephy19;
wire          basesoc_s7pciephy2;
wire          basesoc_s7pciephy20;
wire          basesoc_s7pciephy21;
wire          basesoc_s7pciephy22;
wire          basesoc_s7pciephy23;
wire          basesoc_s7pciephy24;
wire          basesoc_s7pciephy25;
wire          basesoc_s7pciephy26;
wire          basesoc_s7pciephy27;
wire          basesoc_s7pciephy28;
wire          basesoc_s7pciephy29;
wire          basesoc_s7pciephy3;
wire          basesoc_s7pciephy30;
wire          basesoc_s7pciephy31;
wire          basesoc_s7pciephy32;
wire          basesoc_s7pciephy33;
wire          basesoc_s7pciephy34;
wire          basesoc_s7pciephy35;
wire          basesoc_s7pciephy36;
wire          basesoc_s7pciephy37;
wire          basesoc_s7pciephy38;
wire          basesoc_s7pciephy39;
wire          basesoc_s7pciephy4;
wire          basesoc_s7pciephy40;
wire          basesoc_s7pciephy41;
wire          basesoc_s7pciephy42;
wire          basesoc_s7pciephy43;
wire          basesoc_s7pciephy44;
wire          basesoc_s7pciephy45;
wire          basesoc_s7pciephy46;
wire          basesoc_s7pciephy47;
wire          basesoc_s7pciephy48;
wire          basesoc_s7pciephy49;
wire          basesoc_s7pciephy5;
wire          basesoc_s7pciephy50;
wire          basesoc_s7pciephy51;
wire          basesoc_s7pciephy52;
wire          basesoc_s7pciephy53;
wire          basesoc_s7pciephy54;
wire          basesoc_s7pciephy55;
wire          basesoc_s7pciephy56;
wire          basesoc_s7pciephy57;
wire          basesoc_s7pciephy58;
wire          basesoc_s7pciephy59;
wire          basesoc_s7pciephy6;
wire          basesoc_s7pciephy60;
wire          basesoc_s7pciephy61;
wire          basesoc_s7pciephy62;
wire          basesoc_s7pciephy63;
wire          basesoc_s7pciephy64;
wire          basesoc_s7pciephy65;
wire          basesoc_s7pciephy66;
wire          basesoc_s7pciephy67;
wire          basesoc_s7pciephy68;
wire          basesoc_s7pciephy69;
wire          basesoc_s7pciephy7;
wire          basesoc_s7pciephy70;
wire          basesoc_s7pciephy71;
wire          basesoc_s7pciephy72;
wire          basesoc_s7pciephy73;
wire          basesoc_s7pciephy74;
wire          basesoc_s7pciephy75;
wire          basesoc_s7pciephy76;
wire          basesoc_s7pciephy77;
wire          basesoc_s7pciephy78;
wire          basesoc_s7pciephy79;
wire          basesoc_s7pciephy8;
wire          basesoc_s7pciephy9;
reg           basesoc_s7pciephy_bus_master_enable_re = 1'd0;
wire          basesoc_s7pciephy_bus_master_enable_status;
wire          basesoc_s7pciephy_bus_master_enable_we;
wire    [7:0] basesoc_s7pciephy_bus_number;
wire          basesoc_s7pciephy_clkin;
wire          basesoc_s7pciephy_clkout0;
wire          basesoc_s7pciephy_clkout1;
wire          basesoc_s7pciephy_clkout2;
wire          basesoc_s7pciephy_clkout3;
wire          basesoc_s7pciephy_clkout_buf0;
wire          basesoc_s7pciephy_clkout_buf1;
wire          basesoc_s7pciephy_clkout_buf2;
wire          basesoc_s7pciephy_clkout_buf3;
wire   [15:0] basesoc_s7pciephy_command;
wire    [5:0] basesoc_s7pciephy_csrfield_ltssm;
wire          basesoc_s7pciephy_csrfield_rate;
wire          basesoc_s7pciephy_csrfield_status;
wire    [1:0] basesoc_s7pciephy_csrfield_width;
wire   [15:0] basesoc_s7pciephy_dcommand;
wire    [4:0] basesoc_s7pciephy_device_number;
wire    [2:0] basesoc_s7pciephy_function_number;
wire   [15:0] basesoc_s7pciephy_id;
reg           basesoc_s7pciephy_link_status_re = 1'd0;
reg     [9:0] basesoc_s7pciephy_link_status_status = 10'd0;
wire          basesoc_s7pciephy_link_status_we;
wire          basesoc_s7pciephy_locked;
wire          basesoc_s7pciephy_m_axis_rx_tlast;
wire   [31:0] basesoc_s7pciephy_m_axis_rx_tuser;
reg    [15:0] basesoc_s7pciephy_max_payload_size = 16'd0;
reg           basesoc_s7pciephy_max_payload_size_re = 1'd0;
wire   [15:0] basesoc_s7pciephy_max_payload_size_status;
wire          basesoc_s7pciephy_max_payload_size_we;
reg    [15:0] basesoc_s7pciephy_max_request_size = 16'd0;
reg           basesoc_s7pciephy_max_request_size_re = 1'd0;
wire   [15:0] basesoc_s7pciephy_max_request_size_status;
wire          basesoc_s7pciephy_max_request_size_we;
wire          basesoc_s7pciephy_msi_cdc_cd_rst;
wire    [9:0] basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_din;
wire    [9:0] basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_dout;
wire          basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_re;
wire          basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_readable;
wire          basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_we;
wire          basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_writable;
wire    [2:0] basesoc_s7pciephy_msi_cdc_cdc_consume_wdomain;
wire          basesoc_s7pciephy_msi_cdc_cdc_fifo_in_first;
wire          basesoc_s7pciephy_msi_cdc_cdc_fifo_in_last;
wire    [7:0] basesoc_s7pciephy_msi_cdc_cdc_fifo_in_payload_dat;
wire          basesoc_s7pciephy_msi_cdc_cdc_fifo_out_first;
wire          basesoc_s7pciephy_msi_cdc_cdc_fifo_out_last;
wire    [7:0] basesoc_s7pciephy_msi_cdc_cdc_fifo_out_payload_dat;
wire          basesoc_s7pciephy_msi_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q = 3'd0;
reg     [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_binary = 3'd0;
wire    [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next;
reg     [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary = 3'd0;
wire          basesoc_s7pciephy_msi_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q = 3'd0;
reg     [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_binary = 3'd0;
wire    [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next;
reg     [2:0] basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary = 3'd0;
wire    [2:0] basesoc_s7pciephy_msi_cdc_cdc_produce_rdomain;
wire    [1:0] basesoc_s7pciephy_msi_cdc_cdc_rdport_adr;
wire    [9:0] basesoc_s7pciephy_msi_cdc_cdc_rdport_dat_r;
wire          basesoc_s7pciephy_msi_cdc_cdc_sink_first;
wire          basesoc_s7pciephy_msi_cdc_cdc_sink_last;
wire    [7:0] basesoc_s7pciephy_msi_cdc_cdc_sink_payload_dat;
wire          basesoc_s7pciephy_msi_cdc_cdc_sink_ready;
wire          basesoc_s7pciephy_msi_cdc_cdc_sink_valid;
wire          basesoc_s7pciephy_msi_cdc_cdc_source_first;
wire          basesoc_s7pciephy_msi_cdc_cdc_source_last;
wire    [7:0] basesoc_s7pciephy_msi_cdc_cdc_source_payload_dat;
wire          basesoc_s7pciephy_msi_cdc_cdc_source_ready;
wire          basesoc_s7pciephy_msi_cdc_cdc_source_valid;
wire    [1:0] basesoc_s7pciephy_msi_cdc_cdc_wrport_adr;
wire    [9:0] basesoc_s7pciephy_msi_cdc_cdc_wrport_dat_r;
wire    [9:0] basesoc_s7pciephy_msi_cdc_cdc_wrport_dat_w;
wire          basesoc_s7pciephy_msi_cdc_cdc_wrport_we;
wire          basesoc_s7pciephy_msi_cdc_sink_sink_first;
wire          basesoc_s7pciephy_msi_cdc_sink_sink_last;
wire    [7:0] basesoc_s7pciephy_msi_cdc_sink_sink_payload_dat;
wire          basesoc_s7pciephy_msi_cdc_sink_sink_ready;
wire          basesoc_s7pciephy_msi_cdc_sink_sink_valid;
wire          basesoc_s7pciephy_msi_cdc_source_source_first;
wire          basesoc_s7pciephy_msi_cdc_source_source_last;
wire    [7:0] basesoc_s7pciephy_msi_cdc_source_source_payload_dat;
wire          basesoc_s7pciephy_msi_cdc_source_source_ready;
wire          basesoc_s7pciephy_msi_cdc_source_source_valid;
reg           basesoc_s7pciephy_msi_enable_re = 1'd0;
wire          basesoc_s7pciephy_msi_enable_status;
wire          basesoc_s7pciephy_msi_enable_we;
wire          basesoc_s7pciephy_msi_first;
wire          basesoc_s7pciephy_msi_last;
wire    [7:0] basesoc_s7pciephy_msi_payload_dat;
wire          basesoc_s7pciephy_msi_ready;
wire          basesoc_s7pciephy_msi_valid;
reg           basesoc_s7pciephy_msix_enable_re = 1'd0;
wire          basesoc_s7pciephy_msix_enable_status;
wire          basesoc_s7pciephy_msix_enable_we;
wire          basesoc_s7pciephy_pcie_refclk;
wire          basesoc_s7pciephy_pcie_rst_n;
reg           basesoc_s7pciephy_pclk_sel = 1'd0;
wire          basesoc_s7pciephy_pipe_pclk_sel;
wire          basesoc_s7pciephy_pipe_pclk_sel_r;
wire          basesoc_s7pciephy_pipe_txoutclk;
wire          basesoc_s7pciephy_pipe_txoutclk_bufg;
reg           basesoc_s7pciephy_power_down = 1'd0;
reg           basesoc_s7pciephy_reset = 1'd0;
wire          basesoc_s7pciephy_rx_datapath_cdc_cd_rst;
wire   [73:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_din;
wire   [73:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_dout;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_re;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_we;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable;
wire    [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_consume_wdomain;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_first;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_first;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q = 5'd0;
reg     [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary = 5'd0;
wire    [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next;
reg     [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary = 5'd0;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q = 5'd0;
reg     [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary = 5'd0;
wire    [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next;
reg     [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary = 5'd0;
wire    [4:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_produce_rdomain;
wire    [3:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_rdport_adr;
wire   [73:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_rdport_dat_r;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_first;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_ready;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_valid;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_source_first;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_source_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_source_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_source_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_source_ready;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_source_valid;
wire    [3:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_adr;
wire   [73:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_dat_r;
wire   [73:0] basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_dat_w;
wire          basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_we;
wire          basesoc_s7pciephy_rx_datapath_cdc_sink_sink_first;
wire          basesoc_s7pciephy_rx_datapath_cdc_sink_sink_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_cdc_sink_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_cdc_sink_sink_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_cdc_sink_sink_ready;
wire          basesoc_s7pciephy_rx_datapath_cdc_sink_sink_valid;
wire          basesoc_s7pciephy_rx_datapath_cdc_source_source_first;
wire          basesoc_s7pciephy_rx_datapath_cdc_source_source_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_cdc_source_source_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_cdc_source_source_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_cdc_source_source_ready;
wire          basesoc_s7pciephy_rx_datapath_cdc_source_source_valid;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_sink_first;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_sink_last;
wire   [71:0] basesoc_s7pciephy_rx_datapath_converter_converter_sink_payload_data;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_sink_ready;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_sink_valid;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_source_first;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_source_last;
wire   [71:0] basesoc_s7pciephy_rx_datapath_converter_converter_source_payload_data;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_source_payload_valid_token_count;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_source_ready;
wire          basesoc_s7pciephy_rx_datapath_converter_converter_source_valid;
wire          basesoc_s7pciephy_rx_datapath_converter_sink_first;
wire          basesoc_s7pciephy_rx_datapath_converter_sink_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_converter_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_converter_sink_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_converter_sink_ready;
wire          basesoc_s7pciephy_rx_datapath_converter_sink_valid;
wire          basesoc_s7pciephy_rx_datapath_converter_source_first;
wire          basesoc_s7pciephy_rx_datapath_converter_source_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_converter_source_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_converter_source_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_converter_source_ready;
wire          basesoc_s7pciephy_rx_datapath_converter_source_source_first;
wire          basesoc_s7pciephy_rx_datapath_converter_source_source_last;
wire   [71:0] basesoc_s7pciephy_rx_datapath_converter_source_source_payload_data;
wire          basesoc_s7pciephy_rx_datapath_converter_source_source_ready;
wire          basesoc_s7pciephy_rx_datapath_converter_source_source_valid;
wire          basesoc_s7pciephy_rx_datapath_converter_source_valid;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_first = 1'd0;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_last = 1'd0;
reg     [7:0] basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be = 8'd0;
reg    [63:0] basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat = 64'd0;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_ready = 1'd0;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid = 1'd0;
wire          basesoc_s7pciephy_rx_datapath_pipe_ready_sink_first;
wire          basesoc_s7pciephy_rx_datapath_pipe_ready_sink_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_pipe_ready_sink_ready;
wire          basesoc_s7pciephy_rx_datapath_pipe_ready_sink_valid;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_source_first = 1'd0;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_source_last = 1'd0;
reg     [7:0] basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_be = 8'd0;
reg    [63:0] basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_dat = 64'd0;
wire          basesoc_s7pciephy_rx_datapath_pipe_ready_source_ready;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_source_valid = 1'd0;
reg           basesoc_s7pciephy_rx_datapath_pipe_ready_valid = 1'd0;
wire          basesoc_s7pciephy_rx_datapath_pipe_valid_sink_first;
wire          basesoc_s7pciephy_rx_datapath_pipe_valid_sink_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_pipe_valid_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_pipe_valid_sink_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_pipe_valid_sink_ready;
wire          basesoc_s7pciephy_rx_datapath_pipe_valid_sink_valid;
reg           basesoc_s7pciephy_rx_datapath_pipe_valid_source_first = 1'd0;
reg           basesoc_s7pciephy_rx_datapath_pipe_valid_source_last = 1'd0;
reg     [7:0] basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_be = 8'd0;
reg    [63:0] basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_dat = 64'd0;
wire          basesoc_s7pciephy_rx_datapath_pipe_valid_source_ready;
reg           basesoc_s7pciephy_rx_datapath_pipe_valid_source_valid = 1'd0;
wire          basesoc_s7pciephy_rx_datapath_sink_sink_first;
wire          basesoc_s7pciephy_rx_datapath_sink_sink_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_sink_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_sink_sink_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_sink_sink_ready;
wire          basesoc_s7pciephy_rx_datapath_sink_sink_valid;
wire          basesoc_s7pciephy_rx_datapath_source_source_first;
wire          basesoc_s7pciephy_rx_datapath_source_source_last;
wire    [7:0] basesoc_s7pciephy_rx_datapath_source_source_payload_be;
wire   [63:0] basesoc_s7pciephy_rx_datapath_source_source_payload_dat;
wire          basesoc_s7pciephy_rx_datapath_source_source_ready;
wire          basesoc_s7pciephy_rx_datapath_source_source_valid;
wire          basesoc_s7pciephy_sig0;
wire          basesoc_s7pciephy_sig1;
wire    [5:0] basesoc_s7pciephy_sig10;
wire          basesoc_s7pciephy_sig2;
wire   [15:0] basesoc_s7pciephy_sig3;
wire   [15:0] basesoc_s7pciephy_sig4;
wire    [7:0] basesoc_s7pciephy_sig5;
wire    [4:0] basesoc_s7pciephy_sig6;
wire    [2:0] basesoc_s7pciephy_sig7;
wire          basesoc_s7pciephy_sig8;
wire    [1:0] basesoc_s7pciephy_sig9;
wire          basesoc_s7pciephy_sink_first;
wire          basesoc_s7pciephy_sink_last;
wire    [7:0] basesoc_s7pciephy_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_sink_payload_dat;
wire          basesoc_s7pciephy_sink_ready;
wire          basesoc_s7pciephy_sink_valid;
wire          basesoc_s7pciephy_source_first;
wire          basesoc_s7pciephy_source_last;
wire    [7:0] basesoc_s7pciephy_source_payload_be;
wire   [63:0] basesoc_s7pciephy_source_payload_dat;
wire          basesoc_s7pciephy_source_ready;
wire          basesoc_s7pciephy_source_valid;
wire          basesoc_s7pciephy_tx_datapath_cdc_cd_rst;
wire   [73:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_din;
wire   [73:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_dout;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_re;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_we;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable;
wire    [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_consume_wdomain;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_first;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_first;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce;
(* dont_touch = "true" *)
reg     [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q = 5'd0;
reg     [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary = 5'd0;
wire    [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next;
reg     [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary = 5'd0;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_ce;
(* dont_touch = "true" *)
reg     [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q = 5'd0;
reg     [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary = 5'd0;
wire    [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next;
reg     [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary = 5'd0;
wire    [4:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_produce_rdomain;
wire    [3:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_rdport_adr;
wire   [73:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_rdport_dat_r;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_first;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_ready;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_valid;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_source_first;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_source_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_source_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_source_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_source_ready;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_source_valid;
wire    [3:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_adr;
wire   [73:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_r;
wire   [73:0] basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w;
wire          basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_we;
wire          basesoc_s7pciephy_tx_datapath_cdc_sink_sink_first;
wire          basesoc_s7pciephy_tx_datapath_cdc_sink_sink_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_cdc_sink_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_cdc_sink_sink_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_cdc_sink_sink_ready;
wire          basesoc_s7pciephy_tx_datapath_cdc_sink_sink_valid;
wire          basesoc_s7pciephy_tx_datapath_cdc_source_source_first;
wire          basesoc_s7pciephy_tx_datapath_cdc_source_source_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_cdc_source_source_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_cdc_source_source_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_cdc_source_source_ready;
wire          basesoc_s7pciephy_tx_datapath_cdc_source_source_valid;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_sink_first;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_sink_last;
wire   [71:0] basesoc_s7pciephy_tx_datapath_converter_converter_sink_payload_data;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_sink_ready;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_sink_valid;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_source_first;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_source_last;
wire   [71:0] basesoc_s7pciephy_tx_datapath_converter_converter_source_payload_data;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_source_payload_valid_token_count;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_source_ready;
wire          basesoc_s7pciephy_tx_datapath_converter_converter_source_valid;
wire          basesoc_s7pciephy_tx_datapath_converter_sink_first;
wire          basesoc_s7pciephy_tx_datapath_converter_sink_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_converter_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_converter_sink_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_converter_sink_ready;
wire          basesoc_s7pciephy_tx_datapath_converter_sink_valid;
wire          basesoc_s7pciephy_tx_datapath_converter_source_first;
wire          basesoc_s7pciephy_tx_datapath_converter_source_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_converter_source_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_converter_source_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_converter_source_ready;
wire          basesoc_s7pciephy_tx_datapath_converter_source_source_first;
wire          basesoc_s7pciephy_tx_datapath_converter_source_source_last;
wire   [71:0] basesoc_s7pciephy_tx_datapath_converter_source_source_payload_data;
wire          basesoc_s7pciephy_tx_datapath_converter_source_source_ready;
wire          basesoc_s7pciephy_tx_datapath_converter_source_source_valid;
wire          basesoc_s7pciephy_tx_datapath_converter_source_valid;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_first = 1'd0;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_last = 1'd0;
reg     [7:0] basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be = 8'd0;
reg    [63:0] basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat = 64'd0;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_ready = 1'd0;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid = 1'd0;
wire          basesoc_s7pciephy_tx_datapath_pipe_ready_sink_first;
wire          basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_pipe_ready_sink_ready;
wire          basesoc_s7pciephy_tx_datapath_pipe_ready_sink_valid;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_source_first = 1'd0;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_source_last = 1'd0;
reg     [7:0] basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_be = 8'd0;
reg    [63:0] basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_dat = 64'd0;
wire          basesoc_s7pciephy_tx_datapath_pipe_ready_source_ready;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_source_valid = 1'd0;
reg           basesoc_s7pciephy_tx_datapath_pipe_ready_valid = 1'd0;
wire          basesoc_s7pciephy_tx_datapath_pipe_valid_sink_first;
wire          basesoc_s7pciephy_tx_datapath_pipe_valid_sink_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_pipe_valid_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_pipe_valid_sink_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_pipe_valid_sink_ready;
wire          basesoc_s7pciephy_tx_datapath_pipe_valid_sink_valid;
reg           basesoc_s7pciephy_tx_datapath_pipe_valid_source_first = 1'd0;
reg           basesoc_s7pciephy_tx_datapath_pipe_valid_source_last = 1'd0;
reg     [7:0] basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_be = 8'd0;
reg    [63:0] basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat = 64'd0;
wire          basesoc_s7pciephy_tx_datapath_pipe_valid_source_ready;
reg           basesoc_s7pciephy_tx_datapath_pipe_valid_source_valid = 1'd0;
wire          basesoc_s7pciephy_tx_datapath_sink_sink_first;
wire          basesoc_s7pciephy_tx_datapath_sink_sink_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_sink_sink_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_sink_sink_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_sink_sink_ready;
wire          basesoc_s7pciephy_tx_datapath_sink_sink_valid;
wire          basesoc_s7pciephy_tx_datapath_source_source_first;
wire          basesoc_s7pciephy_tx_datapath_source_source_last;
wire    [7:0] basesoc_s7pciephy_tx_datapath_source_source_payload_be;
wire   [63:0] basesoc_s7pciephy_tx_datapath_source_source_payload_dat;
wire          basesoc_s7pciephy_tx_datapath_source_source_ready;
wire          basesoc_s7pciephy_tx_datapath_source_source_valid;
reg           basesoc_sata = 1'd0;
reg           basesoc_sata_config_re = 1'd0;
wire    [1:0] basesoc_sata_config_status;
wire          basesoc_sata_config_we;
reg     [6:0] basesoc_si5351_adr = 7'd0;
reg     [6:0] basesoc_si5351_adr_si5351_resetinserter_next_value = 7'd0;
reg           basesoc_si5351_adr_si5351_resetinserter_next_value_ce = 1'd0;
wire          basesoc_si5351_bus_ack;
reg    [31:0] basesoc_si5351_bus_adr = 32'd0;
reg     [1:0] basesoc_si5351_bus_bte = 2'd0;
reg     [2:0] basesoc_si5351_bus_cti = 3'd0;
reg           basesoc_si5351_bus_cyc = 1'd0;
wire   [31:0] basesoc_si5351_bus_dat_r;
reg    [31:0] basesoc_si5351_bus_dat_w = 32'd0;
wire          basesoc_si5351_bus_err;
reg     [3:0] basesoc_si5351_bus_sel = 4'd0;
reg           basesoc_si5351_bus_stb = 1'd0;
reg           basesoc_si5351_bus_we = 1'd0;
wire          basesoc_si5351_clk_in_src0;
wire          basesoc_si5351_clk_in_src1;
reg           basesoc_si5351_control_re = 1'd0;
reg     [8:0] basesoc_si5351_control_storage = 9'd0;
reg           basesoc_si5351_crossbar_active = 1'd0;
wire          basesoc_si5351_crossbar_sink_first;
wire          basesoc_si5351_crossbar_sink_last;
wire   [31:0] basesoc_si5351_crossbar_sink_payload_data;
wire          basesoc_si5351_crossbar_sink_payload_nack;
wire          basesoc_si5351_crossbar_sink_payload_unfinished_rx;
wire          basesoc_si5351_crossbar_sink_payload_unfinished_tx;
wire          basesoc_si5351_crossbar_sink_ready;
wire          basesoc_si5351_crossbar_sink_valid;
wire          basesoc_si5351_crossbar_source_first;
wire          basesoc_si5351_crossbar_source_last;
wire    [6:0] basesoc_si5351_crossbar_source_payload_addr;
wire   [31:0] basesoc_si5351_crossbar_source_payload_data;
wire    [2:0] basesoc_si5351_crossbar_source_payload_len_rx;
wire    [2:0] basesoc_si5351_crossbar_source_payload_len_tx;
wire          basesoc_si5351_crossbar_source_payload_recover;
wire          basesoc_si5351_crossbar_source_ready;
wire          basesoc_si5351_crossbar_source_valid;
wire   [15:0] basesoc_si5351_dat_r;
reg           basesoc_si5351_done = 1'd0;
wire          basesoc_si5351_internal_port_sink_first;
wire          basesoc_si5351_internal_port_sink_last;
wire    [6:0] basesoc_si5351_internal_port_sink_payload_addr;
wire   [31:0] basesoc_si5351_internal_port_sink_payload_data;
wire    [2:0] basesoc_si5351_internal_port_sink_payload_len_rx;
wire    [2:0] basesoc_si5351_internal_port_sink_payload_len_tx;
wire          basesoc_si5351_internal_port_sink_payload_recover;
wire          basesoc_si5351_internal_port_sink_ready;
wire          basesoc_si5351_internal_port_sink_valid;
wire          basesoc_si5351_internal_port_source_first;
wire          basesoc_si5351_internal_port_source_last;
wire   [31:0] basesoc_si5351_internal_port_source_payload_data;
wire          basesoc_si5351_internal_port_source_payload_nack;
wire          basesoc_si5351_internal_port_source_payload_unfinished_rx;
wire          basesoc_si5351_internal_port_source_payload_unfinished_tx;
wire          basesoc_si5351_internal_port_source_ready;
wire          basesoc_si5351_internal_port_source_valid;
reg           basesoc_si5351_litei2cphycore = 1'd0;
wire          basesoc_si5351_litei2cphycore_active;
reg     [2:0] basesoc_si5351_litei2cphycore_bytes_recv = 3'd0;
reg     [2:0] basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value5 = 3'd0;
reg           basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value_ce5 = 1'd0;
reg     [2:0] basesoc_si5351_litei2cphycore_bytes_send = 3'd0;
reg     [2:0] basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value4 = 3'd0;
reg           basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value_ce4 = 1'd0;
wire    [1:0] basesoc_si5351_litei2cphycore_i2c_speed_mode;
reg     [1:0] basesoc_si5351_litei2cphycore_i2c_speed_mode_delayed = 2'd0;
reg     [2:0] basesoc_si5351_litei2cphycore_len_tx_capped = 3'd0;
wire          basesoc_si5351_litei2cphycore_litei2cclkgen;
reg           basesoc_si5351_litei2cphycore_litei2cclkgen_clk = 1'd1;
reg     [8:0] basesoc_si5351_litei2cphycore_litei2cclkgen_cnt = 9'd0;
reg     [8:0] basesoc_si5351_litei2cphycore_litei2cclkgen_div = 9'd0;
reg           basesoc_si5351_litei2cphycore_litei2cclkgen_en = 1'd0;
reg           basesoc_si5351_litei2cphycore_litei2cclkgen_keep_low = 1'd0;
wire          basesoc_si5351_litei2cphycore_litei2cclkgen_rx;
reg     [1:0] basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt = 2'd0;
reg           basesoc_si5351_litei2cphycore_litei2cclkgen_suppress = 1'd0;
wire          basesoc_si5351_litei2cphycore_litei2cclkgen_tx;
reg           basesoc_si5351_litei2cphycore_nack = 1'd0;
reg           basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value0 = 1'd0;
reg           basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value_ce0 = 1'd0;
reg           basesoc_si5351_litei2cphycore_re = 1'd0;
wire          basesoc_si5351_litei2cphycore_sda_i;
reg           basesoc_si5351_litei2cphycore_sda_o = 1'd0;
reg           basesoc_si5351_litei2cphycore_sda_oe = 1'd0;
wire          basesoc_si5351_litei2cphycore_sink_first;
wire          basesoc_si5351_litei2cphycore_sink_last;
wire    [6:0] basesoc_si5351_litei2cphycore_sink_payload_addr;
wire   [31:0] basesoc_si5351_litei2cphycore_sink_payload_data;
wire    [2:0] basesoc_si5351_litei2cphycore_sink_payload_len_rx;
wire    [2:0] basesoc_si5351_litei2cphycore_sink_payload_len_tx;
wire          basesoc_si5351_litei2cphycore_sink_payload_recover;
reg           basesoc_si5351_litei2cphycore_sink_ready = 1'd0;
wire          basesoc_si5351_litei2cphycore_sink_valid;
reg           basesoc_si5351_litei2cphycore_source_first = 1'd0;
reg           basesoc_si5351_litei2cphycore_source_last = 1'd0;
reg    [31:0] basesoc_si5351_litei2cphycore_source_payload_data = 32'd0;
reg           basesoc_si5351_litei2cphycore_source_payload_nack = 1'd0;
reg           basesoc_si5351_litei2cphycore_source_payload_unfinished_rx = 1'd0;
reg           basesoc_si5351_litei2cphycore_source_payload_unfinished_tx = 1'd0;
wire          basesoc_si5351_litei2cphycore_source_ready;
reg           basesoc_si5351_litei2cphycore_source_valid = 1'd0;
reg     [6:0] basesoc_si5351_litei2cphycore_sr_addr = 7'd0;
reg     [6:0] basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value2 = 7'd0;
reg           basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value_ce2 = 1'd0;
reg     [7:0] basesoc_si5351_litei2cphycore_sr_cnt = 8'd0;
reg     [7:0] basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 = 8'd0;
reg           basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 = 1'd0;
reg    [31:0] basesoc_si5351_litei2cphycore_sr_in = 32'd0;
reg           basesoc_si5351_litei2cphycore_sr_in_shift = 1'd0;
reg    [31:0] basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value6 = 32'd0;
reg           basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value_ce6 = 1'd0;
reg    [31:0] basesoc_si5351_litei2cphycore_sr_out = 32'd0;
reg           basesoc_si5351_litei2cphycore_sr_out_en = 1'd0;
reg           basesoc_si5351_litei2cphycore_sr_out_load = 1'd0;
reg           basesoc_si5351_litei2cphycore_sr_out_shift = 1'd0;
reg     [1:0] basesoc_si5351_litei2cphycore_storage = 2'd0;
reg           basesoc_si5351_litei2cphycore_tx_done = 1'd0;
reg           basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value1 = 1'd0;
reg           basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value_ce1 = 1'd0;
wire          basesoc_si5351_master_active;
reg           basesoc_si5351_master_active_re = 1'd0;
reg           basesoc_si5351_master_active_storage = 1'd0;
reg           basesoc_si5351_master_addr_re = 1'd0;
reg     [6:0] basesoc_si5351_master_addr_storage = 7'd0;
wire    [2:0] basesoc_si5351_master_len_rx;
wire    [2:0] basesoc_si5351_master_len_tx;
wire          basesoc_si5351_master_nack;
wire          basesoc_si5351_master_recover;
reg     [2:0] basesoc_si5351_master_rx_fifo_consume = 3'd0;
wire          basesoc_si5351_master_rx_fifo_do_read;
wire          basesoc_si5351_master_rx_fifo_fifo_in_first;
wire          basesoc_si5351_master_rx_fifo_fifo_in_last;
wire   [31:0] basesoc_si5351_master_rx_fifo_fifo_in_payload_data;
wire          basesoc_si5351_master_rx_fifo_fifo_in_payload_nack;
wire          basesoc_si5351_master_rx_fifo_fifo_in_payload_unfinished_rx;
wire          basesoc_si5351_master_rx_fifo_fifo_in_payload_unfinished_tx;
wire          basesoc_si5351_master_rx_fifo_fifo_out_first;
wire          basesoc_si5351_master_rx_fifo_fifo_out_last;
wire   [31:0] basesoc_si5351_master_rx_fifo_fifo_out_payload_data;
wire          basesoc_si5351_master_rx_fifo_fifo_out_payload_nack;
wire          basesoc_si5351_master_rx_fifo_fifo_out_payload_unfinished_rx;
wire          basesoc_si5351_master_rx_fifo_fifo_out_payload_unfinished_tx;
reg     [3:0] basesoc_si5351_master_rx_fifo_level = 4'd0;
reg     [2:0] basesoc_si5351_master_rx_fifo_produce = 3'd0;
wire    [2:0] basesoc_si5351_master_rx_fifo_rdport_adr;
wire   [36:0] basesoc_si5351_master_rx_fifo_rdport_dat_r;
reg           basesoc_si5351_master_rx_fifo_replace = 1'd0;
wire          basesoc_si5351_master_rx_fifo_sink_first;
wire          basesoc_si5351_master_rx_fifo_sink_last;
wire   [31:0] basesoc_si5351_master_rx_fifo_sink_payload_data;
wire          basesoc_si5351_master_rx_fifo_sink_payload_nack;
wire          basesoc_si5351_master_rx_fifo_sink_payload_unfinished_rx;
wire          basesoc_si5351_master_rx_fifo_sink_payload_unfinished_tx;
wire          basesoc_si5351_master_rx_fifo_sink_ready;
wire          basesoc_si5351_master_rx_fifo_sink_valid;
wire          basesoc_si5351_master_rx_fifo_source_first;
wire          basesoc_si5351_master_rx_fifo_source_last;
wire   [31:0] basesoc_si5351_master_rx_fifo_source_payload_data;
wire          basesoc_si5351_master_rx_fifo_source_payload_nack;
wire          basesoc_si5351_master_rx_fifo_source_payload_unfinished_rx;
wire          basesoc_si5351_master_rx_fifo_source_payload_unfinished_tx;
reg           basesoc_si5351_master_rx_fifo_source_ready = 1'd0;
wire          basesoc_si5351_master_rx_fifo_source_valid;
wire   [36:0] basesoc_si5351_master_rx_fifo_syncfifo_din;
wire   [36:0] basesoc_si5351_master_rx_fifo_syncfifo_dout;
wire          basesoc_si5351_master_rx_fifo_syncfifo_re;
wire          basesoc_si5351_master_rx_fifo_syncfifo_readable;
wire          basesoc_si5351_master_rx_fifo_syncfifo_we;
wire          basesoc_si5351_master_rx_fifo_syncfifo_writable;
reg     [2:0] basesoc_si5351_master_rx_fifo_wrport_adr = 3'd0;
wire   [36:0] basesoc_si5351_master_rx_fifo_wrport_dat_r;
wire   [36:0] basesoc_si5351_master_rx_fifo_wrport_dat_w;
wire          basesoc_si5351_master_rx_fifo_wrport_we;
wire          basesoc_si5351_master_rx_ready;
wire          basesoc_si5351_master_rx_unfinished;
wire   [31:0] basesoc_si5351_master_rxtx_r;
reg           basesoc_si5351_master_rxtx_re = 1'd0;
wire   [31:0] basesoc_si5351_master_rxtx_w;
reg           basesoc_si5351_master_rxtx_we = 1'd0;
reg           basesoc_si5351_master_settings_re = 1'd0;
reg    [16:0] basesoc_si5351_master_settings_storage = 17'd0;
wire          basesoc_si5351_master_sink_sink_first;
wire          basesoc_si5351_master_sink_sink_last;
wire   [31:0] basesoc_si5351_master_sink_sink_payload_data;
wire          basesoc_si5351_master_sink_sink_payload_nack;
wire          basesoc_si5351_master_sink_sink_payload_unfinished_rx;
wire          basesoc_si5351_master_sink_sink_payload_unfinished_tx;
wire          basesoc_si5351_master_sink_sink_ready;
wire          basesoc_si5351_master_sink_sink_valid;
wire          basesoc_si5351_master_source_source_first;
wire          basesoc_si5351_master_source_source_last;
wire    [6:0] basesoc_si5351_master_source_source_payload_addr;
wire   [31:0] basesoc_si5351_master_source_source_payload_data;
wire    [2:0] basesoc_si5351_master_source_source_payload_len_rx;
wire    [2:0] basesoc_si5351_master_source_source_payload_len_tx;
wire          basesoc_si5351_master_source_source_payload_recover;
wire          basesoc_si5351_master_source_source_ready;
wire          basesoc_si5351_master_source_source_valid;
reg           basesoc_si5351_master_status_re = 1'd0;
reg    [17:0] basesoc_si5351_master_status_status = 18'd0;
wire          basesoc_si5351_master_status_we;
reg     [2:0] basesoc_si5351_master_tx_fifo_consume = 3'd0;
wire          basesoc_si5351_master_tx_fifo_do_read;
wire          basesoc_si5351_master_tx_fifo_fifo_in_first;
wire          basesoc_si5351_master_tx_fifo_fifo_in_last;
wire    [6:0] basesoc_si5351_master_tx_fifo_fifo_in_payload_addr;
wire   [31:0] basesoc_si5351_master_tx_fifo_fifo_in_payload_data;
wire    [2:0] basesoc_si5351_master_tx_fifo_fifo_in_payload_len_rx;
wire    [2:0] basesoc_si5351_master_tx_fifo_fifo_in_payload_len_tx;
wire          basesoc_si5351_master_tx_fifo_fifo_in_payload_recover;
wire          basesoc_si5351_master_tx_fifo_fifo_out_first;
wire          basesoc_si5351_master_tx_fifo_fifo_out_last;
wire    [6:0] basesoc_si5351_master_tx_fifo_fifo_out_payload_addr;
wire   [31:0] basesoc_si5351_master_tx_fifo_fifo_out_payload_data;
wire    [2:0] basesoc_si5351_master_tx_fifo_fifo_out_payload_len_rx;
wire    [2:0] basesoc_si5351_master_tx_fifo_fifo_out_payload_len_tx;
wire          basesoc_si5351_master_tx_fifo_fifo_out_payload_recover;
reg     [3:0] basesoc_si5351_master_tx_fifo_level = 4'd0;
reg     [2:0] basesoc_si5351_master_tx_fifo_produce = 3'd0;
wire    [2:0] basesoc_si5351_master_tx_fifo_rdport_adr;
wire   [47:0] basesoc_si5351_master_tx_fifo_rdport_dat_r;
reg           basesoc_si5351_master_tx_fifo_replace = 1'd0;
reg           basesoc_si5351_master_tx_fifo_sink_first = 1'd0;
wire          basesoc_si5351_master_tx_fifo_sink_last;
wire    [6:0] basesoc_si5351_master_tx_fifo_sink_payload_addr;
wire   [31:0] basesoc_si5351_master_tx_fifo_sink_payload_data;
wire    [2:0] basesoc_si5351_master_tx_fifo_sink_payload_len_rx;
wire    [2:0] basesoc_si5351_master_tx_fifo_sink_payload_len_tx;
wire          basesoc_si5351_master_tx_fifo_sink_payload_recover;
wire          basesoc_si5351_master_tx_fifo_sink_ready;
reg           basesoc_si5351_master_tx_fifo_sink_valid = 1'd0;
wire          basesoc_si5351_master_tx_fifo_source_first;
wire          basesoc_si5351_master_tx_fifo_source_last;
wire    [6:0] basesoc_si5351_master_tx_fifo_source_payload_addr;
wire   [31:0] basesoc_si5351_master_tx_fifo_source_payload_data;
wire    [2:0] basesoc_si5351_master_tx_fifo_source_payload_len_rx;
wire    [2:0] basesoc_si5351_master_tx_fifo_source_payload_len_tx;
wire          basesoc_si5351_master_tx_fifo_source_payload_recover;
wire          basesoc_si5351_master_tx_fifo_source_ready;
wire          basesoc_si5351_master_tx_fifo_source_valid;
wire   [47:0] basesoc_si5351_master_tx_fifo_syncfifo_din;
wire   [47:0] basesoc_si5351_master_tx_fifo_syncfifo_dout;
wire          basesoc_si5351_master_tx_fifo_syncfifo_re;
wire          basesoc_si5351_master_tx_fifo_syncfifo_readable;
wire          basesoc_si5351_master_tx_fifo_syncfifo_we;
wire          basesoc_si5351_master_tx_fifo_syncfifo_writable;
reg     [2:0] basesoc_si5351_master_tx_fifo_wrport_adr = 3'd0;
wire   [47:0] basesoc_si5351_master_tx_fifo_wrport_dat_r;
wire   [47:0] basesoc_si5351_master_tx_fifo_wrport_dat_w;
wire          basesoc_si5351_master_tx_fifo_wrport_we;
wire          basesoc_si5351_master_tx_ready;
wire          basesoc_si5351_master_tx_unfinished;
reg    [31:0] basesoc_si5351_pwm_counter = 32'd0;
wire          basesoc_si5351_pwm_enable;
reg           basesoc_si5351_pwm_enable_re = 1'd0;
reg           basesoc_si5351_pwm_enable_storage = 1'd1;
wire   [31:0] basesoc_si5351_pwm_period;
reg           basesoc_si5351_pwm_period_re = 1'd0;
reg    [31:0] basesoc_si5351_pwm_period_storage = 32'd2048;
reg           basesoc_si5351_pwm_reset = 1'd0;
wire   [31:0] basesoc_si5351_pwm_width;
reg           basesoc_si5351_pwm_width_re = 1'd0;
reg    [31:0] basesoc_si5351_pwm_width_storage = 32'd1024;
wire          basesoc_si5351_request;
wire          basesoc_si5351_seq_done;
reg           basesoc_si5351_seq_reset = 1'd0;
wire          basesoc_si5351_sequencer_reset;
reg           basesoc_si5351_ss_en0 = 1'd0;
wire          basesoc_si5351_ss_en1;
reg           basesoc_si5351_status_re = 1'd0;
reg     [8:0] basesoc_si5351_status_status = 9'd0;
wire          basesoc_si5351_status_we;
wire          basesoc_si5351_user_port_sink_first;
wire          basesoc_si5351_user_port_sink_last;
wire    [6:0] basesoc_si5351_user_port_sink_payload_addr;
wire   [31:0] basesoc_si5351_user_port_sink_payload_data;
wire    [2:0] basesoc_si5351_user_port_sink_payload_len_rx;
wire    [2:0] basesoc_si5351_user_port_sink_payload_len_tx;
wire          basesoc_si5351_user_port_sink_payload_recover;
wire          basesoc_si5351_user_port_sink_ready;
wire          basesoc_si5351_user_port_sink_valid;
wire          basesoc_si5351_user_port_source_first;
wire          basesoc_si5351_user_port_source_last;
wire   [31:0] basesoc_si5351_user_port_source_payload_data;
wire          basesoc_si5351_user_port_source_payload_nack;
wire          basesoc_si5351_user_port_source_payload_unfinished_rx;
wire          basesoc_si5351_user_port_source_payload_unfinished_tx;
wire          basesoc_si5351_user_port_source_ready;
wire          basesoc_si5351_user_port_source_valid;
wire          basesoc_si5351_version0;
wire          basesoc_si5351_version1;
reg     [1:0] basesoc_speed0 = 2'd1;
reg     [1:0] basesoc_speed1 = 2'd0;
reg           basesoc_time_gen_control_re = 1'd0;
reg     [2:0] basesoc_time_gen_control_storage = 3'd1;
wire          basesoc_time_gen_enable0;
wire          basesoc_time_gen_enable1;
reg           basesoc_time_gen_read = 1'd0;
reg           basesoc_time_gen_read_time_re = 1'd0;
wire   [63:0] basesoc_time_gen_read_time_status;
wire          basesoc_time_gen_read_time_we;
reg    [63:0] basesoc_time_gen_time0 = 64'd0;
reg    [63:0] basesoc_time_gen_time1 = 64'd0;
wire   [63:0] basesoc_time_gen_time_adjustment;
reg           basesoc_time_gen_time_adjustment_re = 1'd0;
reg    [63:0] basesoc_time_gen_time_adjustment_storage = 64'd0;
wire          basesoc_time_gen_time_change;
wire          basesoc_time_gen_time_change_ps_i;
wire          basesoc_time_gen_time_change_ps_o;
reg           basesoc_time_gen_time_change_ps_toggle_i = 1'd0;
wire          basesoc_time_gen_time_change_ps_toggle_o;
reg           basesoc_time_gen_time_change_ps_toggle_o_r = 1'd0;
reg    [63:0] basesoc_time_gen_time_read = 64'd0;
wire          basesoc_time_gen_time_read_ps_i;
wire          basesoc_time_gen_time_read_ps_o;
reg           basesoc_time_gen_time_read_ps_toggle_i = 1'd0;
wire          basesoc_time_gen_time_read_ps_toggle_o;
reg           basesoc_time_gen_time_read_ps_toggle_o_r = 1'd0;
wire          basesoc_time_gen_time_write_ps_i;
wire          basesoc_time_gen_time_write_ps_o;
reg           basesoc_time_gen_time_write_ps_toggle_i = 1'd0;
wire          basesoc_time_gen_time_write_ps_toggle_o;
reg           basesoc_time_gen_time_write_ps_toggle_o_r = 1'd0;
wire          basesoc_time_gen_write0;
reg           basesoc_time_gen_write1 = 1'd0;
wire   [63:0] basesoc_time_gen_write_time;
reg           basesoc_time_gen_write_time_re = 1'd0;
reg    [63:0] basesoc_time_gen_write_time_storage = 64'd0;
reg     [7:0] basesoc_time_sync_count = 8'd128;
wire          basesoc_time_sync_done;
wire   [63:0] basesoc_time_sync_i;
(* dont_touch = "true" *)
reg    [63:0] basesoc_time_sync_ibuffer = 64'd0;
reg    [63:0] basesoc_time_sync_o = 64'd0;
wire   [63:0] basesoc_time_sync_obuffer;
wire          basesoc_time_sync_ping_i;
wire          basesoc_time_sync_ping_o0;
reg           basesoc_time_sync_ping_o1 = 1'd0;
reg           basesoc_time_sync_ping_toggle_i = 1'd0;
wire          basesoc_time_sync_ping_toggle_o;
reg           basesoc_time_sync_ping_toggle_o_r = 1'd0;
wire          basesoc_time_sync_pong_i;
wire          basesoc_time_sync_pong_o;
reg           basesoc_time_sync_pong_toggle_i = 1'd0;
wire          basesoc_time_sync_pong_toggle_o;
reg           basesoc_time_sync_pong_toggle_o_r = 1'd0;
reg           basesoc_time_sync_starter = 1'd1;
wire          basesoc_time_sync_wait;
wire   [63:0] basesoc_time_sys;
reg           basesoc_tx_control_re = 1'd0;
reg     [1:0] basesoc_tx_control_storage = 2'd1;
reg    [31:0] basesoc_tx_cycles = 32'd0;
reg    [31:0] basesoc_tx_cycles_txheaderextracter_next_value0 = 32'd0;
reg           basesoc_tx_cycles_txheaderextracter_next_value_ce0 = 1'd0;
wire          basesoc_tx_enable0;
wire          basesoc_tx_enable1;
wire   [31:0] basesoc_tx_frame_cycles;
reg           basesoc_tx_frame_cycles_re = 1'd0;
reg    [31:0] basesoc_tx_frame_cycles_storage = 32'd1022;
reg    [63:0] basesoc_tx_header = 64'd0;
wire          basesoc_tx_header_enable0;
wire          basesoc_tx_header_enable1;
reg    [63:0] basesoc_tx_header_txheaderextracter_next_value1 = 64'd0;
reg           basesoc_tx_header_txheaderextracter_next_value_ce1 = 1'd0;
reg           basesoc_tx_reset0 = 1'd0;
wire          basesoc_tx_reset1;
wire          basesoc_tx_sink_first;
wire          basesoc_tx_sink_last;
wire   [63:0] basesoc_tx_sink_payload_data;
reg           basesoc_tx_sink_ready = 1'd0;
wire          basesoc_tx_sink_valid;
reg           basesoc_tx_source_first = 1'd0;
reg           basesoc_tx_source_last = 1'd0;
reg    [63:0] basesoc_tx_source_payload_data = 64'd0;
reg    [63:0] basesoc_tx_source_payload_timestamp = 64'd0;
wire          basesoc_tx_source_ready;
reg           basesoc_tx_source_valid = 1'd0;
reg    [63:0] basesoc_tx_timestamp = 64'd0;
reg    [63:0] basesoc_tx_timestamp_txheaderextracter_next_value2 = 64'd0;
reg           basesoc_tx_timestamp_txheaderextracter_next_value_ce2 = 1'd0;
reg           basesoc_tx_update = 1'd0;
reg           basesoc_tx_update_txheaderextracter_next_value3 = 1'd0;
reg           basesoc_tx_update_txheaderextracter_next_value_ce3 = 1'd0;
reg           basesoc_wr = 1'd0;
wire          clk0_counter_clk;
wire          clk0_counter_rst;
wire          clk100_clk;
(* dont_touch = "true" *)
wire          clk10_clk;
wire          clk10_rst;
wire          clk125_clk;
wire          clk125_rst;
wire          clk1_counter_clk;
wire          clk1_counter_rst;
wire          clk200_clk;
wire          clk200_rst;
wire          clk250_clk;
wire          clk250_rst;
wire          clk2_counter_clk;
wire          clk2_counter_rst;
wire          clk3_counter_clk;
wire          clk3_counter_rst;
wire          clk4_counter_clk;
wire          clk4_counter_rst;
reg           clockdomainsrenamer_next_state = 1'd0;
reg           clockdomainsrenamer_state = 1'd0;
reg    [29:0] comb_array_muxed0 = 30'd0;
reg    [31:0] comb_array_muxed1 = 32'd0;
reg     [3:0] comb_array_muxed2 = 4'd0;
reg           comb_array_muxed3 = 1'd0;
reg           comb_array_muxed4 = 1'd0;
reg           comb_array_muxed5 = 1'd0;
reg     [2:0] comb_array_muxed6 = 3'd0;
reg     [1:0] comb_array_muxed7 = 2'd0;
reg    [19:0] count = 20'd1000000;
wire          crg_pll_fb;
wire          crg_reset0;
wire          crg_reset1;
wire          crg_reset2;
wire          crg_reset3;
wire          crg_reset4;
wire          crg_reset5;
wire          crg_reset6;
wire          crg_reset7;
wire    [5:0] csr_bankarray_adr;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_high_control0_r;
reg           csr_bankarray_csrbank0_agc_count_rx1_high_control0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_high_control0_w;
reg           csr_bankarray_csrbank0_agc_count_rx1_high_control0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_high_status_r;
reg           csr_bankarray_csrbank0_agc_count_rx1_high_status_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_high_status_w;
reg           csr_bankarray_csrbank0_agc_count_rx1_high_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_low_control0_r;
reg           csr_bankarray_csrbank0_agc_count_rx1_low_control0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_low_control0_w;
reg           csr_bankarray_csrbank0_agc_count_rx1_low_control0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_low_status_r;
reg           csr_bankarray_csrbank0_agc_count_rx1_low_status_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx1_low_status_w;
reg           csr_bankarray_csrbank0_agc_count_rx1_low_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_high_control0_r;
reg           csr_bankarray_csrbank0_agc_count_rx2_high_control0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_high_control0_w;
reg           csr_bankarray_csrbank0_agc_count_rx2_high_control0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_high_status_r;
reg           csr_bankarray_csrbank0_agc_count_rx2_high_status_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_high_status_w;
reg           csr_bankarray_csrbank0_agc_count_rx2_high_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_low_control0_r;
reg           csr_bankarray_csrbank0_agc_count_rx2_low_control0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_low_control0_w;
reg           csr_bankarray_csrbank0_agc_count_rx2_low_control0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_low_status_r;
reg           csr_bankarray_csrbank0_agc_count_rx2_low_status_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_agc_count_rx2_low_status_w;
reg           csr_bankarray_csrbank0_agc_count_rx2_low_status_we = 1'd0;
wire          csr_bankarray_csrbank0_bitmode0_r;
reg           csr_bankarray_csrbank0_bitmode0_re = 1'd0;
wire          csr_bankarray_csrbank0_bitmode0_w;
reg           csr_bankarray_csrbank0_bitmode0_we = 1'd0;
wire    [5:0] csr_bankarray_csrbank0_config0_r;
reg           csr_bankarray_csrbank0_config0_re = 1'd0;
wire    [5:0] csr_bankarray_csrbank0_config0_w;
reg           csr_bankarray_csrbank0_config0_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank0_ctrl0_r;
reg           csr_bankarray_csrbank0_ctrl0_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank0_ctrl0_w;
reg           csr_bankarray_csrbank0_ctrl0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_phy_control0_r;
reg           csr_bankarray_csrbank0_phy_control0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank0_phy_control0_w;
reg           csr_bankarray_csrbank0_phy_control0_we = 1'd0;
wire          csr_bankarray_csrbank0_prbs_rx_r;
reg           csr_bankarray_csrbank0_prbs_rx_re = 1'd0;
wire          csr_bankarray_csrbank0_prbs_rx_w;
reg           csr_bankarray_csrbank0_prbs_rx_we = 1'd0;
wire          csr_bankarray_csrbank0_prbs_tx0_r;
reg           csr_bankarray_csrbank0_prbs_tx0_re = 1'd0;
wire          csr_bankarray_csrbank0_prbs_tx0_w;
reg           csr_bankarray_csrbank0_prbs_tx0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_current_ts0_r;
reg           csr_bankarray_csrbank0_scheduler_tx_current_ts0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_current_ts0_w;
reg           csr_bankarray_csrbank0_scheduler_tx_current_ts0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_current_ts1_r;
reg           csr_bankarray_csrbank0_scheduler_tx_current_ts1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_current_ts1_w;
reg           csr_bankarray_csrbank0_scheduler_tx_current_ts1_we = 1'd0;
wire   [15:0] csr_bankarray_csrbank0_scheduler_tx_fifo_level_r;
reg           csr_bankarray_csrbank0_scheduler_tx_fifo_level_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank0_scheduler_tx_fifo_level_w;
reg           csr_bankarray_csrbank0_scheduler_tx_fifo_level_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank0_scheduler_tx_flags_r;
reg           csr_bankarray_csrbank0_scheduler_tx_flags_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank0_scheduler_tx_flags_w;
reg           csr_bankarray_csrbank0_scheduler_tx_flags_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_manual_now0_r;
reg           csr_bankarray_csrbank0_scheduler_tx_manual_now0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_manual_now0_w;
reg           csr_bankarray_csrbank0_scheduler_tx_manual_now0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_manual_now1_r;
reg           csr_bankarray_csrbank0_scheduler_tx_manual_now1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_manual_now1_w;
reg           csr_bankarray_csrbank0_scheduler_tx_manual_now1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_now0_r;
reg           csr_bankarray_csrbank0_scheduler_tx_now0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_now0_w;
reg           csr_bankarray_csrbank0_scheduler_tx_now0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_now1_r;
reg           csr_bankarray_csrbank0_scheduler_tx_now1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank0_scheduler_tx_now1_w;
reg           csr_bankarray_csrbank0_scheduler_tx_now1_we = 1'd0;
wire          csr_bankarray_csrbank0_scheduler_tx_reset0_r;
reg           csr_bankarray_csrbank0_scheduler_tx_reset0_re = 1'd0;
wire          csr_bankarray_csrbank0_scheduler_tx_reset0_w;
reg           csr_bankarray_csrbank0_scheduler_tx_reset0_we = 1'd0;
wire          csr_bankarray_csrbank0_scheduler_tx_set_ts0_r;
reg           csr_bankarray_csrbank0_scheduler_tx_set_ts0_re = 1'd0;
wire          csr_bankarray_csrbank0_scheduler_tx_set_ts0_w;
reg           csr_bankarray_csrbank0_scheduler_tx_set_ts0_we = 1'd0;
wire          csr_bankarray_csrbank0_sel;
wire   [15:0] csr_bankarray_csrbank0_spi_control0_r;
reg           csr_bankarray_csrbank0_spi_control0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank0_spi_control0_w;
reg           csr_bankarray_csrbank0_spi_control0_we = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_spi_miso_r;
reg           csr_bankarray_csrbank0_spi_miso_re = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_spi_miso_w;
reg           csr_bankarray_csrbank0_spi_miso_we = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_spi_mosi0_r;
reg           csr_bankarray_csrbank0_spi_mosi0_re = 1'd0;
wire   [23:0] csr_bankarray_csrbank0_spi_mosi0_w;
reg           csr_bankarray_csrbank0_spi_mosi0_we = 1'd0;
wire          csr_bankarray_csrbank0_spi_status_r;
reg           csr_bankarray_csrbank0_spi_status_re = 1'd0;
wire          csr_bankarray_csrbank0_spi_status_w;
reg           csr_bankarray_csrbank0_spi_status_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank0_stat_r;
reg           csr_bankarray_csrbank0_stat_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank0_stat_w;
reg           csr_bankarray_csrbank0_stat_we = 1'd0;
wire          csr_bankarray_csrbank10_out0_r;
reg           csr_bankarray_csrbank10_out0_re = 1'd0;
wire          csr_bankarray_csrbank10_out0_w;
reg           csr_bankarray_csrbank10_out0_we = 1'd0;
wire          csr_bankarray_csrbank10_sel;
wire   [31:0] csr_bankarray_csrbank11_buffering_reader_fifo_control0_r;
reg           csr_bankarray_csrbank11_buffering_reader_fifo_control0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_buffering_reader_fifo_control0_w;
reg           csr_bankarray_csrbank11_buffering_reader_fifo_control0_we = 1'd0;
wire   [23:0] csr_bankarray_csrbank11_buffering_reader_fifo_status_r;
reg           csr_bankarray_csrbank11_buffering_reader_fifo_status_re = 1'd0;
wire   [23:0] csr_bankarray_csrbank11_buffering_reader_fifo_status_w;
reg           csr_bankarray_csrbank11_buffering_reader_fifo_status_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_buffering_writer_fifo_control0_r;
reg           csr_bankarray_csrbank11_buffering_writer_fifo_control0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_buffering_writer_fifo_control0_w;
reg           csr_bankarray_csrbank11_buffering_writer_fifo_control0_we = 1'd0;
wire   [23:0] csr_bankarray_csrbank11_buffering_writer_fifo_status_r;
reg           csr_bankarray_csrbank11_buffering_writer_fifo_status_re = 1'd0;
wire   [23:0] csr_bankarray_csrbank11_buffering_writer_fifo_status_w;
reg           csr_bankarray_csrbank11_buffering_writer_fifo_status_we = 1'd0;
wire          csr_bankarray_csrbank11_loopback_enable0_r;
reg           csr_bankarray_csrbank11_loopback_enable0_re = 1'd0;
wire          csr_bankarray_csrbank11_loopback_enable0_w;
reg           csr_bankarray_csrbank11_loopback_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_reader_enable0_r;
reg           csr_bankarray_csrbank11_reader_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_reader_enable0_w;
reg           csr_bankarray_csrbank11_reader_enable0_we = 1'd0;
wire    [8:0] csr_bankarray_csrbank11_reader_table_level_r;
reg           csr_bankarray_csrbank11_reader_table_level_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank11_reader_table_level_w;
reg           csr_bankarray_csrbank11_reader_table_level_we = 1'd0;
wire          csr_bankarray_csrbank11_reader_table_loop_prog_n0_r;
reg           csr_bankarray_csrbank11_reader_table_loop_prog_n0_re = 1'd0;
wire          csr_bankarray_csrbank11_reader_table_loop_prog_n0_w;
reg           csr_bankarray_csrbank11_reader_table_loop_prog_n0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reader_table_loop_status_r;
reg           csr_bankarray_csrbank11_reader_table_loop_status_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reader_table_loop_status_w;
reg           csr_bankarray_csrbank11_reader_table_loop_status_we = 1'd0;
wire          csr_bankarray_csrbank11_reader_table_reset0_r;
reg           csr_bankarray_csrbank11_reader_table_reset0_re = 1'd0;
wire          csr_bankarray_csrbank11_reader_table_reset0_w;
reg           csr_bankarray_csrbank11_reader_table_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reader_table_value0_r;
reg           csr_bankarray_csrbank11_reader_table_value0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reader_table_value0_w;
reg           csr_bankarray_csrbank11_reader_table_value0_we = 1'd0;
wire   [25:0] csr_bankarray_csrbank11_reader_table_value1_r;
reg           csr_bankarray_csrbank11_reader_table_value1_re = 1'd0;
wire   [25:0] csr_bankarray_csrbank11_reader_table_value1_w;
reg           csr_bankarray_csrbank11_reader_table_value1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reader_table_we0_r;
reg           csr_bankarray_csrbank11_reader_table_we0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_reader_table_we0_w;
reg           csr_bankarray_csrbank11_reader_table_we0_we = 1'd0;
wire          csr_bankarray_csrbank11_sel;
wire          csr_bankarray_csrbank11_synchronizer_bypass0_r;
reg           csr_bankarray_csrbank11_synchronizer_bypass0_re = 1'd0;
wire          csr_bankarray_csrbank11_synchronizer_bypass0_w;
reg           csr_bankarray_csrbank11_synchronizer_bypass0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_synchronizer_enable0_r;
reg           csr_bankarray_csrbank11_synchronizer_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_synchronizer_enable0_w;
reg           csr_bankarray_csrbank11_synchronizer_enable0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_writer_enable0_r;
reg           csr_bankarray_csrbank11_writer_enable0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank11_writer_enable0_w;
reg           csr_bankarray_csrbank11_writer_enable0_we = 1'd0;
wire    [8:0] csr_bankarray_csrbank11_writer_table_level_r;
reg           csr_bankarray_csrbank11_writer_table_level_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank11_writer_table_level_w;
reg           csr_bankarray_csrbank11_writer_table_level_we = 1'd0;
wire          csr_bankarray_csrbank11_writer_table_loop_prog_n0_r;
reg           csr_bankarray_csrbank11_writer_table_loop_prog_n0_re = 1'd0;
wire          csr_bankarray_csrbank11_writer_table_loop_prog_n0_w;
reg           csr_bankarray_csrbank11_writer_table_loop_prog_n0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_writer_table_loop_status_r;
reg           csr_bankarray_csrbank11_writer_table_loop_status_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_writer_table_loop_status_w;
reg           csr_bankarray_csrbank11_writer_table_loop_status_we = 1'd0;
wire          csr_bankarray_csrbank11_writer_table_reset0_r;
reg           csr_bankarray_csrbank11_writer_table_reset0_re = 1'd0;
wire          csr_bankarray_csrbank11_writer_table_reset0_w;
reg           csr_bankarray_csrbank11_writer_table_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_writer_table_value0_r;
reg           csr_bankarray_csrbank11_writer_table_value0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_writer_table_value0_w;
reg           csr_bankarray_csrbank11_writer_table_value0_we = 1'd0;
wire   [25:0] csr_bankarray_csrbank11_writer_table_value1_r;
reg           csr_bankarray_csrbank11_writer_table_value1_re = 1'd0;
wire   [25:0] csr_bankarray_csrbank11_writer_table_value1_w;
reg           csr_bankarray_csrbank11_writer_table_value1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_writer_table_we0_r;
reg           csr_bankarray_csrbank11_writer_table_we0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank11_writer_table_we0_w;
reg           csr_bankarray_csrbank11_writer_table_we0_we = 1'd0;
reg           csr_bankarray_csrbank12_phy_bus_master_enable_r = 1'd0;
reg           csr_bankarray_csrbank12_phy_bus_master_enable_re = 1'd0;
wire          csr_bankarray_csrbank12_phy_bus_master_enable_w;
reg           csr_bankarray_csrbank12_phy_bus_master_enable_we = 1'd0;
reg     [9:0] csr_bankarray_csrbank12_phy_link_status_r = 10'd0;
reg           csr_bankarray_csrbank12_phy_link_status_re = 1'd0;
wire    [9:0] csr_bankarray_csrbank12_phy_link_status_w;
reg           csr_bankarray_csrbank12_phy_link_status_we = 1'd0;
reg    [15:0] csr_bankarray_csrbank12_phy_max_payload_size_r = 16'd0;
reg           csr_bankarray_csrbank12_phy_max_payload_size_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank12_phy_max_payload_size_w;
reg           csr_bankarray_csrbank12_phy_max_payload_size_we = 1'd0;
reg    [15:0] csr_bankarray_csrbank12_phy_max_request_size_r = 16'd0;
reg           csr_bankarray_csrbank12_phy_max_request_size_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank12_phy_max_request_size_w;
reg           csr_bankarray_csrbank12_phy_max_request_size_we = 1'd0;
reg           csr_bankarray_csrbank12_phy_msi_enable_r = 1'd0;
reg           csr_bankarray_csrbank12_phy_msi_enable_re = 1'd0;
wire          csr_bankarray_csrbank12_phy_msi_enable_w;
reg           csr_bankarray_csrbank12_phy_msi_enable_we = 1'd0;
reg           csr_bankarray_csrbank12_phy_msix_enable_r = 1'd0;
reg           csr_bankarray_csrbank12_phy_msix_enable_re = 1'd0;
wire          csr_bankarray_csrbank12_phy_msix_enable_w;
reg           csr_bankarray_csrbank12_phy_msix_enable_we = 1'd0;
wire          csr_bankarray_csrbank12_sel;
wire   [31:0] csr_bankarray_csrbank13_clear0_r;
reg           csr_bankarray_csrbank13_clear0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_clear0_w;
reg           csr_bankarray_csrbank13_clear0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_enable0_r;
reg           csr_bankarray_csrbank13_enable0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_enable0_w;
reg           csr_bankarray_csrbank13_enable0_we = 1'd0;
wire          csr_bankarray_csrbank13_sel;
wire   [31:0] csr_bankarray_csrbank13_vector_r;
reg           csr_bankarray_csrbank13_vector_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank13_vector_w;
reg           csr_bankarray_csrbank13_vector_we = 1'd0;
wire          csr_bankarray_csrbank14_sel;
wire    [8:0] csr_bankarray_csrbank15_control0_r;
reg           csr_bankarray_csrbank15_control0_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank15_control0_w;
reg           csr_bankarray_csrbank15_control0_we = 1'd0;
wire          csr_bankarray_csrbank15_i2c_master_active0_r;
reg           csr_bankarray_csrbank15_i2c_master_active0_re = 1'd0;
wire          csr_bankarray_csrbank15_i2c_master_active0_w;
reg           csr_bankarray_csrbank15_i2c_master_active0_we = 1'd0;
wire    [6:0] csr_bankarray_csrbank15_i2c_master_addr0_r;
reg           csr_bankarray_csrbank15_i2c_master_addr0_re = 1'd0;
wire    [6:0] csr_bankarray_csrbank15_i2c_master_addr0_w;
reg           csr_bankarray_csrbank15_i2c_master_addr0_we = 1'd0;
wire   [16:0] csr_bankarray_csrbank15_i2c_master_settings0_r;
reg           csr_bankarray_csrbank15_i2c_master_settings0_re = 1'd0;
wire   [16:0] csr_bankarray_csrbank15_i2c_master_settings0_w;
reg           csr_bankarray_csrbank15_i2c_master_settings0_we = 1'd0;
wire   [17:0] csr_bankarray_csrbank15_i2c_master_status_r;
reg           csr_bankarray_csrbank15_i2c_master_status_re = 1'd0;
wire   [17:0] csr_bankarray_csrbank15_i2c_master_status_w;
reg           csr_bankarray_csrbank15_i2c_master_status_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank15_i2c_phy_speed_mode0_r;
reg           csr_bankarray_csrbank15_i2c_phy_speed_mode0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank15_i2c_phy_speed_mode0_w;
reg           csr_bankarray_csrbank15_i2c_phy_speed_mode0_we = 1'd0;
wire          csr_bankarray_csrbank15_pwm_enable0_r;
reg           csr_bankarray_csrbank15_pwm_enable0_re = 1'd0;
wire          csr_bankarray_csrbank15_pwm_enable0_w;
reg           csr_bankarray_csrbank15_pwm_enable0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_pwm_period0_r;
reg           csr_bankarray_csrbank15_pwm_period0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_pwm_period0_w;
reg           csr_bankarray_csrbank15_pwm_period0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_pwm_width0_r;
reg           csr_bankarray_csrbank15_pwm_width0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank15_pwm_width0_w;
reg           csr_bankarray_csrbank15_pwm_width0_we = 1'd0;
wire          csr_bankarray_csrbank15_sel;
wire    [8:0] csr_bankarray_csrbank15_status_r;
reg           csr_bankarray_csrbank15_status_re = 1'd0;
wire    [8:0] csr_bankarray_csrbank15_status_w;
reg           csr_bankarray_csrbank15_status_we = 1'd0;
wire    [2:0] csr_bankarray_csrbank16_control0_r;
reg           csr_bankarray_csrbank16_control0_re = 1'd0;
wire    [2:0] csr_bankarray_csrbank16_control0_w;
reg           csr_bankarray_csrbank16_control0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_read_time0_r;
reg           csr_bankarray_csrbank16_read_time0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_read_time0_w;
reg           csr_bankarray_csrbank16_read_time0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_read_time1_r;
reg           csr_bankarray_csrbank16_read_time1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_read_time1_w;
reg           csr_bankarray_csrbank16_read_time1_we = 1'd0;
wire          csr_bankarray_csrbank16_sel;
wire   [31:0] csr_bankarray_csrbank16_time_adjustment0_r;
reg           csr_bankarray_csrbank16_time_adjustment0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_time_adjustment0_w;
reg           csr_bankarray_csrbank16_time_adjustment0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_time_adjustment1_r;
reg           csr_bankarray_csrbank16_time_adjustment1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_time_adjustment1_w;
reg           csr_bankarray_csrbank16_time_adjustment1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_write_time0_r;
reg           csr_bankarray_csrbank16_write_time0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_write_time0_w;
reg           csr_bankarray_csrbank16_write_time0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_write_time1_r;
reg           csr_bankarray_csrbank16_write_time1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank16_write_time1_w;
reg           csr_bankarray_csrbank16_write_time1_we = 1'd0;
wire          csr_bankarray_csrbank17_eoc_r;
reg           csr_bankarray_csrbank17_eoc_re = 1'd0;
wire          csr_bankarray_csrbank17_eoc_w;
reg           csr_bankarray_csrbank17_eoc_we = 1'd0;
wire          csr_bankarray_csrbank17_eos_r;
reg           csr_bankarray_csrbank17_eos_re = 1'd0;
wire          csr_bankarray_csrbank17_eos_w;
reg           csr_bankarray_csrbank17_eos_we = 1'd0;
wire          csr_bankarray_csrbank17_sel;
wire   [11:0] csr_bankarray_csrbank17_temperature_r;
reg           csr_bankarray_csrbank17_temperature_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank17_temperature_w;
reg           csr_bankarray_csrbank17_temperature_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank17_vccaux_r;
reg           csr_bankarray_csrbank17_vccaux_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank17_vccaux_w;
reg           csr_bankarray_csrbank17_vccaux_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank17_vccbram_r;
reg           csr_bankarray_csrbank17_vccbram_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank17_vccbram_w;
reg           csr_bankarray_csrbank17_vccbram_we = 1'd0;
wire   [11:0] csr_bankarray_csrbank17_vccint_r;
reg           csr_bankarray_csrbank17_vccint_re = 1'd0;
wire   [11:0] csr_bankarray_csrbank17_vccint_w;
reg           csr_bankarray_csrbank17_vccint_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_api_version_r;
reg           csr_bankarray_csrbank1_api_version_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank1_api_version_w;
reg           csr_bankarray_csrbank1_api_version_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_eth_config_r;
reg           csr_bankarray_csrbank1_eth_config_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_eth_config_w;
reg           csr_bankarray_csrbank1_eth_config_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank1_features_r;
reg           csr_bankarray_csrbank1_features_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank1_features_w;
reg           csr_bankarray_csrbank1_features_we = 1'd0;
wire    [3:0] csr_bankarray_csrbank1_pcie_config_r;
reg           csr_bankarray_csrbank1_pcie_config_re = 1'd0;
wire    [3:0] csr_bankarray_csrbank1_pcie_config_w;
reg           csr_bankarray_csrbank1_pcie_config_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_sata_config_r;
reg           csr_bankarray_csrbank1_sata_config_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank1_sata_config_w;
reg           csr_bankarray_csrbank1_sata_config_we = 1'd0;
wire          csr_bankarray_csrbank1_sel;
wire   [31:0] csr_bankarray_csrbank2_clk0_value0_r;
reg           csr_bankarray_csrbank2_clk0_value0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk0_value0_w;
reg           csr_bankarray_csrbank2_clk0_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk0_value1_r;
reg           csr_bankarray_csrbank2_clk0_value1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk0_value1_w;
reg           csr_bankarray_csrbank2_clk0_value1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk1_value0_r;
reg           csr_bankarray_csrbank2_clk1_value0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk1_value0_w;
reg           csr_bankarray_csrbank2_clk1_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk1_value1_r;
reg           csr_bankarray_csrbank2_clk1_value1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk1_value1_w;
reg           csr_bankarray_csrbank2_clk1_value1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk2_value0_r;
reg           csr_bankarray_csrbank2_clk2_value0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk2_value0_w;
reg           csr_bankarray_csrbank2_clk2_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk2_value1_r;
reg           csr_bankarray_csrbank2_clk2_value1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk2_value1_w;
reg           csr_bankarray_csrbank2_clk2_value1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk3_value0_r;
reg           csr_bankarray_csrbank2_clk3_value0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk3_value0_w;
reg           csr_bankarray_csrbank2_clk3_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk3_value1_r;
reg           csr_bankarray_csrbank2_clk3_value1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk3_value1_w;
reg           csr_bankarray_csrbank2_clk3_value1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk4_value0_r;
reg           csr_bankarray_csrbank2_clk4_value0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk4_value0_w;
reg           csr_bankarray_csrbank2_clk4_value0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk4_value1_r;
reg           csr_bankarray_csrbank2_clk4_value1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank2_clk4_value1_w;
reg           csr_bankarray_csrbank2_clk4_value1_we = 1'd0;
wire          csr_bankarray_csrbank2_sel;
wire    [1:0] csr_bankarray_csrbank3_demux_sel0_r;
reg           csr_bankarray_csrbank3_demux_sel0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_demux_sel0_w;
reg           csr_bankarray_csrbank3_demux_sel0_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_mux_sel0_r;
reg           csr_bankarray_csrbank3_mux_sel0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank3_mux_sel0_w;
reg           csr_bankarray_csrbank3_mux_sel0_we = 1'd0;
wire          csr_bankarray_csrbank3_sel;
wire   [31:0] csr_bankarray_csrbank4_bus_errors_r;
reg           csr_bankarray_csrbank4_bus_errors_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_bus_errors_w;
reg           csr_bankarray_csrbank4_bus_errors_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_reset0_r;
reg           csr_bankarray_csrbank4_reset0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank4_reset0_w;
reg           csr_bankarray_csrbank4_reset0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_scratch0_r;
reg           csr_bankarray_csrbank4_scratch0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank4_scratch0_w;
reg           csr_bankarray_csrbank4_scratch0_we = 1'd0;
wire          csr_bankarray_csrbank4_sel;
wire   [31:0] csr_bankarray_csrbank5_id0_r;
reg           csr_bankarray_csrbank5_id0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank5_id0_w;
reg           csr_bankarray_csrbank5_id0_we = 1'd0;
wire   [24:0] csr_bankarray_csrbank5_id1_r;
reg           csr_bankarray_csrbank5_id1_re = 1'd0;
wire   [24:0] csr_bankarray_csrbank5_id1_w;
reg           csr_bankarray_csrbank5_id1_we = 1'd0;
wire          csr_bankarray_csrbank5_sel;
wire          csr_bankarray_csrbank6_sel;
wire   [15:0] csr_bankarray_csrbank6_spi_control0_r;
reg           csr_bankarray_csrbank6_spi_control0_re = 1'd0;
wire   [15:0] csr_bankarray_csrbank6_spi_control0_w;
reg           csr_bankarray_csrbank6_spi_control0_we = 1'd0;
wire   [16:0] csr_bankarray_csrbank6_spi_cs0_r;
reg           csr_bankarray_csrbank6_spi_cs0_re = 1'd0;
wire   [16:0] csr_bankarray_csrbank6_spi_cs0_w;
reg           csr_bankarray_csrbank6_spi_cs0_we = 1'd0;
wire          csr_bankarray_csrbank6_spi_loopback0_r;
reg           csr_bankarray_csrbank6_spi_loopback0_re = 1'd0;
wire          csr_bankarray_csrbank6_spi_loopback0_w;
reg           csr_bankarray_csrbank6_spi_loopback0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_spi_miso0_r;
reg           csr_bankarray_csrbank6_spi_miso0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_spi_miso0_w;
reg           csr_bankarray_csrbank6_spi_miso0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_spi_miso1_r;
reg           csr_bankarray_csrbank6_spi_miso1_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_spi_miso1_w;
reg           csr_bankarray_csrbank6_spi_miso1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_spi_mosi0_r;
reg           csr_bankarray_csrbank6_spi_mosi0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank6_spi_mosi0_w;
reg           csr_bankarray_csrbank6_spi_mosi0_we = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_spi_mosi1_r;
reg           csr_bankarray_csrbank6_spi_mosi1_re = 1'd0;
wire    [7:0] csr_bankarray_csrbank6_spi_mosi1_w;
reg           csr_bankarray_csrbank6_spi_mosi1_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_spi_status_r;
reg           csr_bankarray_csrbank6_spi_status_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank6_spi_status_w;
reg           csr_bankarray_csrbank6_spi_status_we = 1'd0;
wire          csr_bankarray_csrbank7_out0_r;
reg           csr_bankarray_csrbank7_out0_re = 1'd0;
wire          csr_bankarray_csrbank7_out0_w;
reg           csr_bankarray_csrbank7_out0_we = 1'd0;
wire          csr_bankarray_csrbank7_sel;
wire   [31:0] csr_bankarray_csrbank8_last_rx_header0_r;
reg           csr_bankarray_csrbank8_last_rx_header0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_rx_header0_w;
reg           csr_bankarray_csrbank8_last_rx_header0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_rx_header1_r;
reg           csr_bankarray_csrbank8_last_rx_header1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_rx_header1_w;
reg           csr_bankarray_csrbank8_last_rx_header1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_rx_timestamp0_r;
reg           csr_bankarray_csrbank8_last_rx_timestamp0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_rx_timestamp0_w;
reg           csr_bankarray_csrbank8_last_rx_timestamp0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_rx_timestamp1_r;
reg           csr_bankarray_csrbank8_last_rx_timestamp1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_rx_timestamp1_w;
reg           csr_bankarray_csrbank8_last_rx_timestamp1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_header0_r;
reg           csr_bankarray_csrbank8_last_tx_header0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_header0_w;
reg           csr_bankarray_csrbank8_last_tx_header0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_header1_r;
reg           csr_bankarray_csrbank8_last_tx_header1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_header1_w;
reg           csr_bankarray_csrbank8_last_tx_header1_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_timestamp0_r;
reg           csr_bankarray_csrbank8_last_tx_timestamp0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_timestamp0_w;
reg           csr_bankarray_csrbank8_last_tx_timestamp0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_timestamp1_r;
reg           csr_bankarray_csrbank8_last_tx_timestamp1_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_last_tx_timestamp1_w;
reg           csr_bankarray_csrbank8_last_tx_timestamp1_we = 1'd0;
wire    [1:0] csr_bankarray_csrbank8_rx_control0_r;
reg           csr_bankarray_csrbank8_rx_control0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank8_rx_control0_w;
reg           csr_bankarray_csrbank8_rx_control0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_rx_frame_cycles0_r;
reg           csr_bankarray_csrbank8_rx_frame_cycles0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_rx_frame_cycles0_w;
reg           csr_bankarray_csrbank8_rx_frame_cycles0_we = 1'd0;
wire          csr_bankarray_csrbank8_sel;
wire    [1:0] csr_bankarray_csrbank8_tx_control0_r;
reg           csr_bankarray_csrbank8_tx_control0_re = 1'd0;
wire    [1:0] csr_bankarray_csrbank8_tx_control0_w;
reg           csr_bankarray_csrbank8_tx_control0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_tx_frame_cycles0_r;
reg           csr_bankarray_csrbank8_tx_frame_cycles0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank8_tx_frame_cycles0_w;
reg           csr_bankarray_csrbank8_tx_frame_cycles0_we = 1'd0;
wire    [4:0] csr_bankarray_csrbank9_addr0_r;
reg           csr_bankarray_csrbank9_addr0_re = 1'd0;
wire    [4:0] csr_bankarray_csrbank9_addr0_w;
reg           csr_bankarray_csrbank9_addr0_we = 1'd0;
wire   [31:0] csr_bankarray_csrbank9_data0_r;
reg           csr_bankarray_csrbank9_data0_re = 1'd0;
wire   [31:0] csr_bankarray_csrbank9_data0_w;
reg           csr_bankarray_csrbank9_data0_we = 1'd0;
wire          csr_bankarray_csrbank9_done_r;
reg           csr_bankarray_csrbank9_done_re = 1'd0;
wire          csr_bankarray_csrbank9_done_w;
reg           csr_bankarray_csrbank9_done_we = 1'd0;
wire          csr_bankarray_csrbank9_read0_r;
reg           csr_bankarray_csrbank9_read0_re = 1'd0;
wire          csr_bankarray_csrbank9_read0_w;
reg           csr_bankarray_csrbank9_read0_we = 1'd0;
wire          csr_bankarray_csrbank9_sel;
wire          csr_bankarray_csrbank9_write0_r;
reg           csr_bankarray_csrbank9_write0_re = 1'd0;
wire          csr_bankarray_csrbank9_write0_w;
reg           csr_bankarray_csrbank9_write0_we = 1'd0;
wire    [7:0] csr_bankarray_dat_r;
wire   [13:0] csr_bankarray_interface0_bank_bus_adr;
reg    [31:0] csr_bankarray_interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface0_bank_bus_dat_w;
wire          csr_bankarray_interface0_bank_bus_re;
wire          csr_bankarray_interface0_bank_bus_we;
wire   [13:0] csr_bankarray_interface10_bank_bus_adr;
reg    [31:0] csr_bankarray_interface10_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface10_bank_bus_dat_w;
wire          csr_bankarray_interface10_bank_bus_re;
wire          csr_bankarray_interface10_bank_bus_we;
wire   [13:0] csr_bankarray_interface11_bank_bus_adr;
reg    [31:0] csr_bankarray_interface11_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface11_bank_bus_dat_w;
wire          csr_bankarray_interface11_bank_bus_re;
wire          csr_bankarray_interface11_bank_bus_we;
wire   [13:0] csr_bankarray_interface12_bank_bus_adr;
reg    [31:0] csr_bankarray_interface12_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface12_bank_bus_dat_w;
wire          csr_bankarray_interface12_bank_bus_re;
wire          csr_bankarray_interface12_bank_bus_we;
wire   [13:0] csr_bankarray_interface13_bank_bus_adr;
reg    [31:0] csr_bankarray_interface13_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface13_bank_bus_dat_w;
wire          csr_bankarray_interface13_bank_bus_re;
wire          csr_bankarray_interface13_bank_bus_we;
wire   [13:0] csr_bankarray_interface14_bank_bus_adr;
reg    [31:0] csr_bankarray_interface14_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface14_bank_bus_dat_w;
wire          csr_bankarray_interface14_bank_bus_re;
wire          csr_bankarray_interface14_bank_bus_we;
wire   [13:0] csr_bankarray_interface15_bank_bus_adr;
reg    [31:0] csr_bankarray_interface15_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface15_bank_bus_dat_w;
wire          csr_bankarray_interface15_bank_bus_re;
wire          csr_bankarray_interface15_bank_bus_we;
wire   [13:0] csr_bankarray_interface16_bank_bus_adr;
reg    [31:0] csr_bankarray_interface16_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface16_bank_bus_dat_w;
wire          csr_bankarray_interface16_bank_bus_re;
wire          csr_bankarray_interface16_bank_bus_we;
wire   [13:0] csr_bankarray_interface17_bank_bus_adr;
reg    [31:0] csr_bankarray_interface17_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface17_bank_bus_dat_w;
wire          csr_bankarray_interface17_bank_bus_re;
wire          csr_bankarray_interface17_bank_bus_we;
wire   [13:0] csr_bankarray_interface1_bank_bus_adr;
reg    [31:0] csr_bankarray_interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface1_bank_bus_dat_w;
wire          csr_bankarray_interface1_bank_bus_re;
wire          csr_bankarray_interface1_bank_bus_we;
wire   [13:0] csr_bankarray_interface2_bank_bus_adr;
reg    [31:0] csr_bankarray_interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface2_bank_bus_dat_w;
wire          csr_bankarray_interface2_bank_bus_re;
wire          csr_bankarray_interface2_bank_bus_we;
wire   [13:0] csr_bankarray_interface3_bank_bus_adr;
reg    [31:0] csr_bankarray_interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface3_bank_bus_dat_w;
wire          csr_bankarray_interface3_bank_bus_re;
wire          csr_bankarray_interface3_bank_bus_we;
wire   [13:0] csr_bankarray_interface4_bank_bus_adr;
reg    [31:0] csr_bankarray_interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface4_bank_bus_dat_w;
wire          csr_bankarray_interface4_bank_bus_re;
wire          csr_bankarray_interface4_bank_bus_we;
wire   [13:0] csr_bankarray_interface5_bank_bus_adr;
reg    [31:0] csr_bankarray_interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface5_bank_bus_dat_w;
wire          csr_bankarray_interface5_bank_bus_re;
wire          csr_bankarray_interface5_bank_bus_we;
wire   [13:0] csr_bankarray_interface6_bank_bus_adr;
reg    [31:0] csr_bankarray_interface6_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface6_bank_bus_dat_w;
wire          csr_bankarray_interface6_bank_bus_re;
wire          csr_bankarray_interface6_bank_bus_we;
wire   [13:0] csr_bankarray_interface7_bank_bus_adr;
reg    [31:0] csr_bankarray_interface7_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface7_bank_bus_dat_w;
wire          csr_bankarray_interface7_bank_bus_re;
wire          csr_bankarray_interface7_bank_bus_we;
wire   [13:0] csr_bankarray_interface8_bank_bus_adr;
reg    [31:0] csr_bankarray_interface8_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface8_bank_bus_dat_w;
wire          csr_bankarray_interface8_bank_bus_re;
wire          csr_bankarray_interface8_bank_bus_we;
wire   [13:0] csr_bankarray_interface9_bank_bus_adr;
reg    [31:0] csr_bankarray_interface9_bank_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_interface9_bank_bus_dat_w;
wire          csr_bankarray_interface9_bank_bus_re;
wire          csr_bankarray_interface9_bank_bus_we;
wire          csr_bankarray_sel;
reg           csr_bankarray_sel_r = 1'd0;
wire   [13:0] csr_bankarray_sram_bus_adr;
reg    [31:0] csr_bankarray_sram_bus_dat_r = 32'd0;
wire   [31:0] csr_bankarray_sram_bus_dat_w;
wire          csr_bankarray_sram_bus_re;
wire          csr_bankarray_sram_bus_we;
wire   [13:0] csr_interconnect_adr;
wire   [31:0] csr_interconnect_dat_r;
wire   [31:0] csr_interconnect_dat_w;
wire          csr_interconnect_re;
wire          csr_interconnect_we;
(* dont_touch = "true" *)
reg           dna_clk = 1'd0;
reg           dna_rst = 1'd0;
wire          done;
reg           error = 1'd0;
wire          from1380_clk;
wire          from1380_rst;
wire          from1531_clk;
wire          from1531_rst;
wire          from2632_clk;
wire          from2632_rst;
wire          from3033_clk;
wire          from3033_rst;
wire          from3224_clk;
wire          from3224_rst;
wire          from7252_clk;
wire          from7252_rst;
wire          from7415_clk;
wire          from7415_rst;
reg     [1:0] grant = 2'd0;
(* dont_touch = "true" *)
reg           icap_clk = 1'd0;
reg           icap_fsm_next_state = 1'd0;
reg           icap_fsm_state = 1'd0;
reg     [2:0] icap_resetinserter_next_state = 3'd0;
reg     [2:0] icap_resetinserter_state = 3'd0;
reg           icap_rst = 1'd0;
wire          idelay_clk;
wire          idelay_rst;
wire          impl0;
wire          impl1;
wire          impl_xilinxasyncresetsynchronizerimpl0;
wire          impl_xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl1;
wire          impl_xilinxasyncresetsynchronizerimpl10_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl11_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl12_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl13_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl14;
wire          impl_xilinxasyncresetsynchronizerimpl14_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl15;
wire          impl_xilinxasyncresetsynchronizerimpl15_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl16;
wire          impl_xilinxasyncresetsynchronizerimpl16_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl17;
wire          impl_xilinxasyncresetsynchronizerimpl17_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl18_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl19_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl2;
wire          impl_xilinxasyncresetsynchronizerimpl20_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl21_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl22_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl23_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl24_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl25_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl26_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl27_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl2_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl3_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl4_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl5_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl6_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl7_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl8_rst_meta;
wire          impl_xilinxasyncresetsynchronizerimpl9_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl0_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl0_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl10_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl10_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl11_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl11_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl12_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl12_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl13_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl13_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl14_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl14_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl15_regs0 = 5'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl15_regs1 = 5'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl16_regs0 = 5'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl16_regs1 = 5'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl17_regs0 = 5'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl17_regs1 = 5'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl18_regs0 = 5'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl18_regs1 = 5'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl19_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl19_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl1_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl1_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl20_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl20_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl21_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl21_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl22_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl22_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl23_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl23_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl24_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl24_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [15:0] impl_xilinxmultiregimpl25_regs0 = 16'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [15:0] impl_xilinxmultiregimpl25_regs1 = 16'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [15:0] impl_xilinxmultiregimpl26_regs0 = 16'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [15:0] impl_xilinxmultiregimpl26_regs1 = 16'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [7:0] impl_xilinxmultiregimpl27_regs0 = 8'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [7:0] impl_xilinxmultiregimpl27_regs1 = 8'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl28_regs0 = 5'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [4:0] impl_xilinxmultiregimpl28_regs1 = 5'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl29_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl29_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl2_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl2_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl30_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl30_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [1:0] impl_xilinxmultiregimpl31_regs0 = 2'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [1:0] impl_xilinxmultiregimpl31_regs1 = 2'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl32_regs0 = 6'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [5:0] impl_xilinxmultiregimpl32_regs1 = 6'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl33_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl33_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl34_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl34_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl35_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl35_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl36_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl36_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl37_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl37_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl38_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl38_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl39_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl39_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl3_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl3_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl40_regs0 = 3'd0;
(* async_reg = "true", dont_touch = "true" *)
reg     [2:0] impl_xilinxmultiregimpl40_regs1 = 3'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl41_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl41_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl42_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl42_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl43_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl43_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl44_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl44_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl45_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl45_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl46_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl46_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl47_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl47_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl48_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl48_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl49_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl49_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl4_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl4_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl50_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl50_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl5_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl5_regs1 = 64'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl6_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl6_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl7_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl7_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl8_regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           impl_xilinxmultiregimpl8_regs1 = 1'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl9_regs0 = 64'd0;
(* async_reg = "true", dont_touch = "true" *)
reg    [63:0] impl_xilinxmultiregimpl9_regs1 = 64'd0;
wire          impl_xilinxsdrtristateimpl0__i;
wire          impl_xilinxsdrtristateimpl0__o;
wire          impl_xilinxsdrtristateimpl0_oe_n;
wire          impl_xilinxsdrtristateimpl1__i;
wire          impl_xilinxsdrtristateimpl1__o;
wire          impl_xilinxsdrtristateimpl1_oe_n;
reg           interface0_ack = 1'd0;
wire   [29:0] interface0_adr;
wire    [1:0] interface0_bte;
wire    [2:0] interface0_cti;
wire          interface0_cyc;
reg    [31:0] interface0_dat_r = 32'd0;
wire   [31:0] interface0_dat_w;
reg           interface0_err = 1'd0;
wire    [3:0] interface0_sel;
wire          interface0_stb;
wire          interface0_we;
reg    [13:0] interface1_adr = 14'd0;
wire   [31:0] interface1_dat_r;
reg    [31:0] interface1_dat_w = 32'd0;
reg           interface1_re = 1'd0;
reg           interface1_we = 1'd0;
(* dont_touch = "true" *)
wire          jtag_clk;
wire          jtag_rst;
reg     [1:0] jtagphy_next_state = 2'd0;
reg     [1:0] jtagphy_state = 2'd0;
reg           litepciedmareader_fsm_next_state = 1'd0;
reg           litepciedmareader_fsm_state = 1'd0;
reg           litepciedmareader_resetinserter_next_state = 1'd0;
reg           litepciedmareader_resetinserter_state = 1'd0;
reg           litepciedmawriter_fsm_next_state = 1'd0;
reg           litepciedmawriter_fsm_state = 1'd0;
reg           litepciedmawriter_resetinserter_next_state = 1'd0;
reg           litepciedmawriter_resetinserter_state = 1'd0;
wire          litepcieendpoint_cmp_reorder_first;
wire          litepcieendpoint_cmp_reorder_last;
wire   [31:0] litepcieendpoint_cmp_reorder_payload_adr;
wire    [7:0] litepcieendpoint_cmp_reorder_payload_channel;
wire   [15:0] litepcieendpoint_cmp_reorder_payload_cmp_id;
wire   [63:0] litepcieendpoint_cmp_reorder_payload_dat;
wire          litepcieendpoint_cmp_reorder_payload_end;
wire          litepcieendpoint_cmp_reorder_payload_err;
wire    [9:0] litepcieendpoint_cmp_reorder_payload_len;
wire   [15:0] litepcieendpoint_cmp_reorder_payload_req_id;
wire    [7:0] litepcieendpoint_cmp_reorder_payload_tag;
wire    [7:0] litepcieendpoint_cmp_reorder_payload_user_id;
reg           litepcieendpoint_cmp_reorder_ready = 1'd0;
reg           litepcieendpoint_cmp_reorder_valid = 1'd0;
reg           litepcieendpoint_dispatcher0_first = 1'd1;
wire          litepcieendpoint_dispatcher0_last;
wire          litepcieendpoint_dispatcher0_ongoing0;
reg           litepcieendpoint_dispatcher0_ongoing1 = 1'd0;
wire          litepcieendpoint_dispatcher0_sel0;
reg           litepcieendpoint_dispatcher0_sel1 = 1'd0;
reg           litepcieendpoint_dispatcher0_sel_ongoing = 1'd0;
reg           litepcieendpoint_dispatcher1_first = 1'd1;
wire          litepcieendpoint_dispatcher1_last;
wire          litepcieendpoint_dispatcher1_ongoing0;
reg           litepcieendpoint_dispatcher1_ongoing1 = 1'd0;
wire          litepcieendpoint_dispatcher1_sel0;
reg           litepcieendpoint_dispatcher1_sel1 = 1'd0;
reg           litepcieendpoint_dispatcher1_sel_ongoing = 1'd0;
reg     [2:0] litepcieendpoint_fill_tag = 3'd0;
reg     [2:0] litepcieendpoint_fill_tag_litepciecrossbar_next_value = 3'd0;
reg           litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce = 1'd0;
reg           litepcieendpoint_first = 1'd1;
reg     [1:0] litepcieendpoint_fsm0_next_state = 2'd0;
reg     [1:0] litepcieendpoint_fsm0_state = 2'd0;
reg     [1:0] litepcieendpoint_fsm1_next_state = 2'd0;
reg     [1:0] litepcieendpoint_fsm1_state = 2'd0;
reg           litepcieendpoint_grant = 1'd0;
wire          litepcieendpoint_last;
reg           litepcieendpoint_litepcietlpheaderinserter64b3dws_next_state = 1'd0;
reg           litepcieendpoint_litepcietlpheaderinserter64b3dws_state = 1'd0;
reg           litepcieendpoint_litepcietlpheaderinserter64b4dws_next_state = 1'd0;
reg           litepcieendpoint_litepcietlpheaderinserter64b4dws_state = 1'd0;
wire          litepcieendpoint_master_in_sink_first;
wire          litepcieendpoint_master_in_sink_last;
wire   [63:0] litepcieendpoint_master_in_sink_payload_adr;
wire    [7:0] litepcieendpoint_master_in_sink_payload_channel;
wire   [63:0] litepcieendpoint_master_in_sink_payload_dat;
wire    [9:0] litepcieendpoint_master_in_sink_payload_len;
wire   [15:0] litepcieendpoint_master_in_sink_payload_req_id;
wire    [7:0] litepcieendpoint_master_in_sink_payload_tag;
wire    [7:0] litepcieendpoint_master_in_sink_payload_user_id;
wire          litepcieendpoint_master_in_sink_payload_we;
reg           litepcieendpoint_master_in_sink_ready = 1'd0;
wire          litepcieendpoint_master_in_sink_valid;
reg           litepcieendpoint_master_in_source_first = 1'd0;
reg           litepcieendpoint_master_in_source_last = 1'd0;
reg    [31:0] litepcieendpoint_master_in_source_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_master_in_source_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_master_in_source_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_master_in_source_payload_dat = 64'd0;
reg           litepcieendpoint_master_in_source_payload_end = 1'd0;
reg           litepcieendpoint_master_in_source_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_master_in_source_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_master_in_source_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_master_in_source_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_master_in_source_payload_user_id = 8'd0;
reg           litepcieendpoint_master_in_source_ready = 1'd0;
reg           litepcieendpoint_master_in_source_valid = 1'd0;
wire          litepcieendpoint_master_out_sink_first;
wire          litepcieendpoint_master_out_sink_last;
wire   [63:0] litepcieendpoint_master_out_sink_payload_adr;
wire    [7:0] litepcieendpoint_master_out_sink_payload_channel;
wire   [63:0] litepcieendpoint_master_out_sink_payload_dat;
wire    [9:0] litepcieendpoint_master_out_sink_payload_len;
wire   [15:0] litepcieendpoint_master_out_sink_payload_req_id;
reg     [7:0] litepcieendpoint_master_out_sink_payload_tag = 8'd0;
wire    [7:0] litepcieendpoint_master_out_sink_payload_user_id;
wire          litepcieendpoint_master_out_sink_payload_we;
reg           litepcieendpoint_master_out_sink_ready = 1'd0;
reg           litepcieendpoint_master_out_sink_valid = 1'd0;
wire          litepcieendpoint_master_out_source_first;
wire          litepcieendpoint_master_out_source_last;
wire   [31:0] litepcieendpoint_master_out_source_payload_adr;
wire    [7:0] litepcieendpoint_master_out_source_payload_channel;
wire   [15:0] litepcieendpoint_master_out_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_master_out_source_payload_dat;
wire          litepcieendpoint_master_out_source_payload_end;
wire          litepcieendpoint_master_out_source_payload_err;
wire    [9:0] litepcieendpoint_master_out_source_payload_len;
wire   [15:0] litepcieendpoint_master_out_source_payload_req_id;
wire    [7:0] litepcieendpoint_master_out_source_payload_tag;
wire    [7:0] litepcieendpoint_master_out_source_payload_user_id;
reg           litepcieendpoint_master_out_source_ready = 1'd0;
wire          litepcieendpoint_master_out_source_valid;
reg     [1:0] litepcieendpoint_next_state = 2'd0;
reg    [31:0] litepcieendpoint_next_value0 = 32'd0;
reg    [31:0] litepcieendpoint_next_value1 = 32'd0;
reg    [31:0] litepcieendpoint_next_value2 = 32'd0;
reg    [31:0] litepcieendpoint_next_value3 = 32'd0;
reg           litepcieendpoint_next_value_ce0 = 1'd0;
reg           litepcieendpoint_next_value_ce1 = 1'd0;
reg           litepcieendpoint_next_value_ce2 = 1'd0;
reg           litepcieendpoint_next_value_ce3 = 1'd0;
wire          litepcieendpoint_ongoing0;
reg           litepcieendpoint_ongoing1 = 1'd0;
reg     [2:0] litepcieendpoint_req_queue_consume = 3'd0;
wire          litepcieendpoint_req_queue_do_read;
wire          litepcieendpoint_req_queue_fifo_in_first;
wire          litepcieendpoint_req_queue_fifo_in_last;
wire    [7:0] litepcieendpoint_req_queue_fifo_in_payload_channel;
wire    [2:0] litepcieendpoint_req_queue_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_req_queue_fifo_in_payload_user_id;
wire          litepcieendpoint_req_queue_fifo_out_first;
wire          litepcieendpoint_req_queue_fifo_out_last;
wire    [7:0] litepcieendpoint_req_queue_fifo_out_payload_channel;
wire    [2:0] litepcieendpoint_req_queue_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_req_queue_fifo_out_payload_user_id;
reg     [3:0] litepcieendpoint_req_queue_level0 = 4'd0;
wire    [3:0] litepcieendpoint_req_queue_level1;
reg     [2:0] litepcieendpoint_req_queue_produce = 3'd0;
wire    [2:0] litepcieendpoint_req_queue_rdport_adr;
wire   [20:0] litepcieendpoint_req_queue_rdport_dat_r;
wire          litepcieendpoint_req_queue_rdport_re;
wire          litepcieendpoint_req_queue_re;
reg           litepcieendpoint_req_queue_readable = 1'd0;
reg           litepcieendpoint_req_queue_replace = 1'd0;
reg           litepcieendpoint_req_queue_sink_first = 1'd0;
reg           litepcieendpoint_req_queue_sink_last = 1'd0;
wire    [7:0] litepcieendpoint_req_queue_sink_payload_channel;
wire    [2:0] litepcieendpoint_req_queue_sink_payload_tag;
wire    [7:0] litepcieendpoint_req_queue_sink_payload_user_id;
wire          litepcieendpoint_req_queue_sink_ready;
reg           litepcieendpoint_req_queue_sink_valid = 1'd0;
wire          litepcieendpoint_req_queue_source_first;
wire          litepcieendpoint_req_queue_source_last;
wire    [7:0] litepcieendpoint_req_queue_source_payload_channel;
wire    [2:0] litepcieendpoint_req_queue_source_payload_tag;
wire    [7:0] litepcieendpoint_req_queue_source_payload_user_id;
reg           litepcieendpoint_req_queue_source_ready = 1'd0;
wire          litepcieendpoint_req_queue_source_valid;
wire   [20:0] litepcieendpoint_req_queue_syncfifo_din;
wire   [20:0] litepcieendpoint_req_queue_syncfifo_dout;
wire          litepcieendpoint_req_queue_syncfifo_re;
wire          litepcieendpoint_req_queue_syncfifo_readable;
wire          litepcieendpoint_req_queue_syncfifo_we;
wire          litepcieendpoint_req_queue_syncfifo_writable;
reg     [2:0] litepcieendpoint_req_queue_wrport_adr = 3'd0;
wire   [20:0] litepcieendpoint_req_queue_wrport_dat_r;
wire   [20:0] litepcieendpoint_req_queue_wrport_dat_w;
wire          litepcieendpoint_req_queue_wrport_we;
reg     [1:0] litepcieendpoint_request = 2'd0;
wire          litepcieendpoint_sel0;
reg           litepcieendpoint_sel1 = 1'd0;
reg           litepcieendpoint_sel_ongoing = 1'd0;
wire          litepcieendpoint_sink_first;
wire          litepcieendpoint_sink_last;
wire   [63:0] litepcieendpoint_sink_payload_adr;
wire    [7:0] litepcieendpoint_sink_payload_channel;
wire   [63:0] litepcieendpoint_sink_payload_dat;
wire    [9:0] litepcieendpoint_sink_payload_len;
wire   [15:0] litepcieendpoint_sink_payload_req_id;
wire    [7:0] litepcieendpoint_sink_payload_tag;
wire    [7:0] litepcieendpoint_sink_payload_user_id;
wire          litepcieendpoint_sink_payload_we;
reg           litepcieendpoint_sink_ready = 1'd0;
wire          litepcieendpoint_sink_valid;
reg           litepcieendpoint_source_first = 1'd0;
reg           litepcieendpoint_source_last = 1'd0;
reg    [31:0] litepcieendpoint_source_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_source_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_source_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_source_payload_dat = 64'd0;
reg           litepcieendpoint_source_payload_end = 1'd0;
reg           litepcieendpoint_source_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_source_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_source_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_source_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_source_payload_user_id = 8'd0;
reg           litepcieendpoint_source_ready = 1'd0;
reg           litepcieendpoint_source_valid = 1'd0;
reg     [1:0] litepcieendpoint_state = 2'd0;
reg           litepcieendpoint_status0_first = 1'd1;
wire          litepcieendpoint_status0_last;
wire          litepcieendpoint_status0_ongoing0;
reg           litepcieendpoint_status0_ongoing1 = 1'd0;
reg           litepcieendpoint_status1_first = 1'd1;
wire          litepcieendpoint_status1_last;
wire          litepcieendpoint_status1_ongoing0;
reg           litepcieendpoint_status1_ongoing1 = 1'd0;
reg     [7:0] litepcieendpoint_syncfifo0_consume = 8'd0;
wire          litepcieendpoint_syncfifo0_do_read;
wire          litepcieendpoint_syncfifo0_fifo_in_first;
wire          litepcieendpoint_syncfifo0_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo0_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo0_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo0_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo0_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo0_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo0_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo0_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo0_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo0_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo0_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo0_fifo_out_first;
wire          litepcieendpoint_syncfifo0_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo0_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo0_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo0_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo0_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo0_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo0_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo0_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo0_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo0_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo0_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo0_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo0_level1;
reg     [7:0] litepcieendpoint_syncfifo0_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo0_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo0_rdport_dat_r;
wire          litepcieendpoint_syncfifo0_rdport_re;
wire          litepcieendpoint_syncfifo0_re;
reg           litepcieendpoint_syncfifo0_readable = 1'd0;
reg           litepcieendpoint_syncfifo0_replace = 1'd0;
reg           litepcieendpoint_syncfifo0_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo0_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo0_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo0_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo0_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo0_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo0_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo0_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo0_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo0_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo0_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo0_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo0_sink_ready;
reg           litepcieendpoint_syncfifo0_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo0_source_first;
wire          litepcieendpoint_syncfifo0_source_last;
wire   [31:0] litepcieendpoint_syncfifo0_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo0_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo0_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo0_source_payload_dat;
wire          litepcieendpoint_syncfifo0_source_payload_end;
wire          litepcieendpoint_syncfifo0_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo0_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo0_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo0_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo0_source_payload_user_id;
reg           litepcieendpoint_syncfifo0_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo0_source_valid;
wire  [165:0] litepcieendpoint_syncfifo0_syncfifo0_din;
wire  [165:0] litepcieendpoint_syncfifo0_syncfifo0_dout;
wire          litepcieendpoint_syncfifo0_syncfifo0_re;
wire          litepcieendpoint_syncfifo0_syncfifo0_readable;
wire          litepcieendpoint_syncfifo0_syncfifo0_we;
wire          litepcieendpoint_syncfifo0_syncfifo0_writable;
reg     [7:0] litepcieendpoint_syncfifo0_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo0_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo0_wrport_dat_w;
wire          litepcieendpoint_syncfifo0_wrport_we;
reg     [7:0] litepcieendpoint_syncfifo1_consume = 8'd0;
wire          litepcieendpoint_syncfifo1_do_read;
wire          litepcieendpoint_syncfifo1_fifo_in_first;
wire          litepcieendpoint_syncfifo1_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo1_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo1_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo1_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo1_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo1_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo1_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo1_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo1_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo1_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo1_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo1_fifo_out_first;
wire          litepcieendpoint_syncfifo1_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo1_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo1_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo1_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo1_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo1_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo1_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo1_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo1_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo1_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo1_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo1_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo1_level1;
reg     [7:0] litepcieendpoint_syncfifo1_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo1_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo1_rdport_dat_r;
wire          litepcieendpoint_syncfifo1_rdport_re;
wire          litepcieendpoint_syncfifo1_re;
reg           litepcieendpoint_syncfifo1_readable = 1'd0;
reg           litepcieendpoint_syncfifo1_replace = 1'd0;
reg           litepcieendpoint_syncfifo1_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo1_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo1_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo1_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo1_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo1_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo1_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo1_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo1_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo1_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo1_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo1_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo1_sink_ready;
reg           litepcieendpoint_syncfifo1_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo1_source_first;
wire          litepcieendpoint_syncfifo1_source_last;
wire   [31:0] litepcieendpoint_syncfifo1_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo1_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo1_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo1_source_payload_dat;
wire          litepcieendpoint_syncfifo1_source_payload_end;
wire          litepcieendpoint_syncfifo1_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo1_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo1_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo1_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo1_source_payload_user_id;
reg           litepcieendpoint_syncfifo1_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo1_source_valid;
wire  [165:0] litepcieendpoint_syncfifo1_syncfifo1_din;
wire  [165:0] litepcieendpoint_syncfifo1_syncfifo1_dout;
wire          litepcieendpoint_syncfifo1_syncfifo1_re;
wire          litepcieendpoint_syncfifo1_syncfifo1_readable;
wire          litepcieendpoint_syncfifo1_syncfifo1_we;
wire          litepcieendpoint_syncfifo1_syncfifo1_writable;
reg     [7:0] litepcieendpoint_syncfifo1_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo1_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo1_wrport_dat_w;
wire          litepcieendpoint_syncfifo1_wrport_we;
reg     [7:0] litepcieendpoint_syncfifo2_consume = 8'd0;
wire          litepcieendpoint_syncfifo2_do_read;
wire          litepcieendpoint_syncfifo2_fifo_in_first;
wire          litepcieendpoint_syncfifo2_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo2_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo2_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo2_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo2_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo2_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo2_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo2_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo2_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo2_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo2_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo2_fifo_out_first;
wire          litepcieendpoint_syncfifo2_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo2_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo2_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo2_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo2_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo2_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo2_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo2_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo2_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo2_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo2_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo2_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo2_level1;
reg     [7:0] litepcieendpoint_syncfifo2_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo2_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo2_rdport_dat_r;
wire          litepcieendpoint_syncfifo2_rdport_re;
wire          litepcieendpoint_syncfifo2_re;
reg           litepcieendpoint_syncfifo2_readable = 1'd0;
reg           litepcieendpoint_syncfifo2_replace = 1'd0;
reg           litepcieendpoint_syncfifo2_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo2_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo2_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo2_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo2_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo2_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo2_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo2_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo2_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo2_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo2_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo2_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo2_sink_ready;
reg           litepcieendpoint_syncfifo2_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo2_source_first;
wire          litepcieendpoint_syncfifo2_source_last;
wire   [31:0] litepcieendpoint_syncfifo2_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo2_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo2_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo2_source_payload_dat;
wire          litepcieendpoint_syncfifo2_source_payload_end;
wire          litepcieendpoint_syncfifo2_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo2_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo2_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo2_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo2_source_payload_user_id;
reg           litepcieendpoint_syncfifo2_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo2_source_valid;
wire  [165:0] litepcieendpoint_syncfifo2_syncfifo2_din;
wire  [165:0] litepcieendpoint_syncfifo2_syncfifo2_dout;
wire          litepcieendpoint_syncfifo2_syncfifo2_re;
wire          litepcieendpoint_syncfifo2_syncfifo2_readable;
wire          litepcieendpoint_syncfifo2_syncfifo2_we;
wire          litepcieendpoint_syncfifo2_syncfifo2_writable;
reg     [7:0] litepcieendpoint_syncfifo2_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo2_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo2_wrport_dat_w;
wire          litepcieendpoint_syncfifo2_wrport_we;
reg     [7:0] litepcieendpoint_syncfifo3_consume = 8'd0;
wire          litepcieendpoint_syncfifo3_do_read;
wire          litepcieendpoint_syncfifo3_fifo_in_first;
wire          litepcieendpoint_syncfifo3_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo3_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo3_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo3_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo3_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo3_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo3_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo3_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo3_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo3_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo3_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo3_fifo_out_first;
wire          litepcieendpoint_syncfifo3_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo3_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo3_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo3_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo3_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo3_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo3_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo3_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo3_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo3_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo3_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo3_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo3_level1;
reg     [7:0] litepcieendpoint_syncfifo3_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo3_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo3_rdport_dat_r;
wire          litepcieendpoint_syncfifo3_rdport_re;
wire          litepcieendpoint_syncfifo3_re;
reg           litepcieendpoint_syncfifo3_readable = 1'd0;
reg           litepcieendpoint_syncfifo3_replace = 1'd0;
reg           litepcieendpoint_syncfifo3_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo3_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo3_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo3_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo3_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo3_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo3_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo3_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo3_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo3_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo3_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo3_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo3_sink_ready;
reg           litepcieendpoint_syncfifo3_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo3_source_first;
wire          litepcieendpoint_syncfifo3_source_last;
wire   [31:0] litepcieendpoint_syncfifo3_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo3_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo3_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo3_source_payload_dat;
wire          litepcieendpoint_syncfifo3_source_payload_end;
wire          litepcieendpoint_syncfifo3_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo3_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo3_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo3_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo3_source_payload_user_id;
reg           litepcieendpoint_syncfifo3_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo3_source_valid;
wire  [165:0] litepcieendpoint_syncfifo3_syncfifo3_din;
wire  [165:0] litepcieendpoint_syncfifo3_syncfifo3_dout;
wire          litepcieendpoint_syncfifo3_syncfifo3_re;
wire          litepcieendpoint_syncfifo3_syncfifo3_readable;
wire          litepcieendpoint_syncfifo3_syncfifo3_we;
wire          litepcieendpoint_syncfifo3_syncfifo3_writable;
reg     [7:0] litepcieendpoint_syncfifo3_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo3_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo3_wrport_dat_w;
wire          litepcieendpoint_syncfifo3_wrport_we;
reg     [7:0] litepcieendpoint_syncfifo4_consume = 8'd0;
wire          litepcieendpoint_syncfifo4_do_read;
wire          litepcieendpoint_syncfifo4_fifo_in_first;
wire          litepcieendpoint_syncfifo4_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo4_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo4_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo4_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo4_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo4_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo4_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo4_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo4_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo4_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo4_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo4_fifo_out_first;
wire          litepcieendpoint_syncfifo4_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo4_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo4_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo4_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo4_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo4_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo4_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo4_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo4_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo4_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo4_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo4_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo4_level1;
reg     [7:0] litepcieendpoint_syncfifo4_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo4_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo4_rdport_dat_r;
wire          litepcieendpoint_syncfifo4_rdport_re;
wire          litepcieendpoint_syncfifo4_re;
reg           litepcieendpoint_syncfifo4_readable = 1'd0;
reg           litepcieendpoint_syncfifo4_replace = 1'd0;
reg           litepcieendpoint_syncfifo4_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo4_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo4_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo4_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo4_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo4_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo4_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo4_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo4_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo4_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo4_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo4_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo4_sink_ready;
reg           litepcieendpoint_syncfifo4_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo4_source_first;
wire          litepcieendpoint_syncfifo4_source_last;
wire   [31:0] litepcieendpoint_syncfifo4_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo4_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo4_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo4_source_payload_dat;
wire          litepcieendpoint_syncfifo4_source_payload_end;
wire          litepcieendpoint_syncfifo4_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo4_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo4_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo4_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo4_source_payload_user_id;
reg           litepcieendpoint_syncfifo4_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo4_source_valid;
wire  [165:0] litepcieendpoint_syncfifo4_syncfifo4_din;
wire  [165:0] litepcieendpoint_syncfifo4_syncfifo4_dout;
wire          litepcieendpoint_syncfifo4_syncfifo4_re;
wire          litepcieendpoint_syncfifo4_syncfifo4_readable;
wire          litepcieendpoint_syncfifo4_syncfifo4_we;
wire          litepcieendpoint_syncfifo4_syncfifo4_writable;
reg     [7:0] litepcieendpoint_syncfifo4_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo4_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo4_wrport_dat_w;
wire          litepcieendpoint_syncfifo4_wrport_we;
reg     [7:0] litepcieendpoint_syncfifo5_consume = 8'd0;
wire          litepcieendpoint_syncfifo5_do_read;
wire          litepcieendpoint_syncfifo5_fifo_in_first;
wire          litepcieendpoint_syncfifo5_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo5_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo5_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo5_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo5_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo5_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo5_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo5_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo5_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo5_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo5_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo5_fifo_out_first;
wire          litepcieendpoint_syncfifo5_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo5_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo5_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo5_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo5_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo5_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo5_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo5_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo5_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo5_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo5_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo5_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo5_level1;
reg     [7:0] litepcieendpoint_syncfifo5_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo5_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo5_rdport_dat_r;
wire          litepcieendpoint_syncfifo5_rdport_re;
wire          litepcieendpoint_syncfifo5_re;
reg           litepcieendpoint_syncfifo5_readable = 1'd0;
reg           litepcieendpoint_syncfifo5_replace = 1'd0;
reg           litepcieendpoint_syncfifo5_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo5_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo5_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo5_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo5_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo5_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo5_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo5_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo5_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo5_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo5_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo5_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo5_sink_ready;
reg           litepcieendpoint_syncfifo5_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo5_source_first;
wire          litepcieendpoint_syncfifo5_source_last;
wire   [31:0] litepcieendpoint_syncfifo5_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo5_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo5_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo5_source_payload_dat;
wire          litepcieendpoint_syncfifo5_source_payload_end;
wire          litepcieendpoint_syncfifo5_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo5_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo5_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo5_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo5_source_payload_user_id;
reg           litepcieendpoint_syncfifo5_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo5_source_valid;
wire  [165:0] litepcieendpoint_syncfifo5_syncfifo5_din;
wire  [165:0] litepcieendpoint_syncfifo5_syncfifo5_dout;
wire          litepcieendpoint_syncfifo5_syncfifo5_re;
wire          litepcieendpoint_syncfifo5_syncfifo5_readable;
wire          litepcieendpoint_syncfifo5_syncfifo5_we;
wire          litepcieendpoint_syncfifo5_syncfifo5_writable;
reg     [7:0] litepcieendpoint_syncfifo5_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo5_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo5_wrport_dat_w;
wire          litepcieendpoint_syncfifo5_wrport_we;
reg     [7:0] litepcieendpoint_syncfifo6_consume = 8'd0;
wire          litepcieendpoint_syncfifo6_do_read;
wire          litepcieendpoint_syncfifo6_fifo_in_first;
wire          litepcieendpoint_syncfifo6_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo6_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo6_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo6_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo6_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo6_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo6_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo6_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo6_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo6_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo6_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo6_fifo_out_first;
wire          litepcieendpoint_syncfifo6_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo6_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo6_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo6_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo6_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo6_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo6_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo6_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo6_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo6_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo6_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo6_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo6_level1;
reg     [7:0] litepcieendpoint_syncfifo6_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo6_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo6_rdport_dat_r;
wire          litepcieendpoint_syncfifo6_rdport_re;
wire          litepcieendpoint_syncfifo6_re;
reg           litepcieendpoint_syncfifo6_readable = 1'd0;
reg           litepcieendpoint_syncfifo6_replace = 1'd0;
reg           litepcieendpoint_syncfifo6_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo6_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo6_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo6_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo6_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo6_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo6_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo6_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo6_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo6_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo6_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo6_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo6_sink_ready;
reg           litepcieendpoint_syncfifo6_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo6_source_first;
wire          litepcieendpoint_syncfifo6_source_last;
wire   [31:0] litepcieendpoint_syncfifo6_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo6_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo6_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo6_source_payload_dat;
wire          litepcieendpoint_syncfifo6_source_payload_end;
wire          litepcieendpoint_syncfifo6_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo6_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo6_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo6_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo6_source_payload_user_id;
reg           litepcieendpoint_syncfifo6_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo6_source_valid;
wire  [165:0] litepcieendpoint_syncfifo6_syncfifo6_din;
wire  [165:0] litepcieendpoint_syncfifo6_syncfifo6_dout;
wire          litepcieendpoint_syncfifo6_syncfifo6_re;
wire          litepcieendpoint_syncfifo6_syncfifo6_readable;
wire          litepcieendpoint_syncfifo6_syncfifo6_we;
wire          litepcieendpoint_syncfifo6_syncfifo6_writable;
reg     [7:0] litepcieendpoint_syncfifo6_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo6_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo6_wrport_dat_w;
wire          litepcieendpoint_syncfifo6_wrport_we;
reg     [7:0] litepcieendpoint_syncfifo7_consume = 8'd0;
wire          litepcieendpoint_syncfifo7_do_read;
wire          litepcieendpoint_syncfifo7_fifo_in_first;
wire          litepcieendpoint_syncfifo7_fifo_in_last;
wire   [31:0] litepcieendpoint_syncfifo7_fifo_in_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo7_fifo_in_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo7_fifo_in_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo7_fifo_in_payload_dat;
wire          litepcieendpoint_syncfifo7_fifo_in_payload_end;
wire          litepcieendpoint_syncfifo7_fifo_in_payload_err;
wire    [9:0] litepcieendpoint_syncfifo7_fifo_in_payload_len;
wire   [15:0] litepcieendpoint_syncfifo7_fifo_in_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo7_fifo_in_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo7_fifo_in_payload_user_id;
wire          litepcieendpoint_syncfifo7_fifo_out_first;
wire          litepcieendpoint_syncfifo7_fifo_out_last;
wire   [31:0] litepcieendpoint_syncfifo7_fifo_out_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo7_fifo_out_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo7_fifo_out_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo7_fifo_out_payload_dat;
wire          litepcieendpoint_syncfifo7_fifo_out_payload_end;
wire          litepcieendpoint_syncfifo7_fifo_out_payload_err;
wire    [9:0] litepcieendpoint_syncfifo7_fifo_out_payload_len;
wire   [15:0] litepcieendpoint_syncfifo7_fifo_out_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo7_fifo_out_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo7_fifo_out_payload_user_id;
reg     [8:0] litepcieendpoint_syncfifo7_level0 = 9'd0;
wire    [8:0] litepcieendpoint_syncfifo7_level1;
reg     [7:0] litepcieendpoint_syncfifo7_produce = 8'd0;
wire    [7:0] litepcieendpoint_syncfifo7_rdport_adr;
wire  [165:0] litepcieendpoint_syncfifo7_rdport_dat_r;
wire          litepcieendpoint_syncfifo7_rdport_re;
wire          litepcieendpoint_syncfifo7_re;
reg           litepcieendpoint_syncfifo7_readable = 1'd0;
reg           litepcieendpoint_syncfifo7_replace = 1'd0;
reg           litepcieendpoint_syncfifo7_sink_first = 1'd0;
reg           litepcieendpoint_syncfifo7_sink_last = 1'd0;
reg    [31:0] litepcieendpoint_syncfifo7_sink_payload_adr = 32'd0;
reg     [7:0] litepcieendpoint_syncfifo7_sink_payload_channel = 8'd0;
reg    [15:0] litepcieendpoint_syncfifo7_sink_payload_cmp_id = 16'd0;
reg    [63:0] litepcieendpoint_syncfifo7_sink_payload_dat = 64'd0;
reg           litepcieendpoint_syncfifo7_sink_payload_end = 1'd0;
reg           litepcieendpoint_syncfifo7_sink_payload_err = 1'd0;
reg     [9:0] litepcieendpoint_syncfifo7_sink_payload_len = 10'd0;
reg    [15:0] litepcieendpoint_syncfifo7_sink_payload_req_id = 16'd0;
reg     [7:0] litepcieendpoint_syncfifo7_sink_payload_tag = 8'd0;
reg     [7:0] litepcieendpoint_syncfifo7_sink_payload_user_id = 8'd0;
wire          litepcieendpoint_syncfifo7_sink_ready;
reg           litepcieendpoint_syncfifo7_sink_valid = 1'd0;
wire          litepcieendpoint_syncfifo7_source_first;
wire          litepcieendpoint_syncfifo7_source_last;
wire   [31:0] litepcieendpoint_syncfifo7_source_payload_adr;
wire    [7:0] litepcieendpoint_syncfifo7_source_payload_channel;
wire   [15:0] litepcieendpoint_syncfifo7_source_payload_cmp_id;
wire   [63:0] litepcieendpoint_syncfifo7_source_payload_dat;
wire          litepcieendpoint_syncfifo7_source_payload_end;
wire          litepcieendpoint_syncfifo7_source_payload_err;
wire    [9:0] litepcieendpoint_syncfifo7_source_payload_len;
wire   [15:0] litepcieendpoint_syncfifo7_source_payload_req_id;
wire    [7:0] litepcieendpoint_syncfifo7_source_payload_tag;
wire    [7:0] litepcieendpoint_syncfifo7_source_payload_user_id;
reg           litepcieendpoint_syncfifo7_source_ready = 1'd0;
wire          litepcieendpoint_syncfifo7_source_valid;
wire  [165:0] litepcieendpoint_syncfifo7_syncfifo7_din;
wire  [165:0] litepcieendpoint_syncfifo7_syncfifo7_dout;
wire          litepcieendpoint_syncfifo7_syncfifo7_re;
wire          litepcieendpoint_syncfifo7_syncfifo7_readable;
wire          litepcieendpoint_syncfifo7_syncfifo7_we;
wire          litepcieendpoint_syncfifo7_syncfifo7_writable;
reg     [7:0] litepcieendpoint_syncfifo7_wrport_adr = 8'd0;
wire  [165:0] litepcieendpoint_syncfifo7_wrport_dat_r;
wire  [165:0] litepcieendpoint_syncfifo7_wrport_dat_w;
wire          litepcieendpoint_syncfifo7_wrport_we;
reg     [2:0] litepcieendpoint_tag_queue_consume = 3'd0;
wire          litepcieendpoint_tag_queue_do_read;
wire          litepcieendpoint_tag_queue_fifo_in_first;
wire          litepcieendpoint_tag_queue_fifo_in_last;
wire    [2:0] litepcieendpoint_tag_queue_fifo_in_payload_tag;
wire          litepcieendpoint_tag_queue_fifo_out_first;
wire          litepcieendpoint_tag_queue_fifo_out_last;
wire    [2:0] litepcieendpoint_tag_queue_fifo_out_payload_tag;
reg     [3:0] litepcieendpoint_tag_queue_level0 = 4'd0;
wire    [3:0] litepcieendpoint_tag_queue_level1;
reg     [2:0] litepcieendpoint_tag_queue_produce = 3'd0;
wire    [2:0] litepcieendpoint_tag_queue_rdport_adr;
wire    [4:0] litepcieendpoint_tag_queue_rdport_dat_r;
wire          litepcieendpoint_tag_queue_rdport_re;
wire          litepcieendpoint_tag_queue_re;
reg           litepcieendpoint_tag_queue_readable = 1'd0;
reg           litepcieendpoint_tag_queue_replace = 1'd0;
reg           litepcieendpoint_tag_queue_sink_first = 1'd0;
reg           litepcieendpoint_tag_queue_sink_last = 1'd0;
reg     [2:0] litepcieendpoint_tag_queue_sink_payload_tag = 3'd0;
wire          litepcieendpoint_tag_queue_sink_ready;
reg           litepcieendpoint_tag_queue_sink_valid = 1'd0;
wire          litepcieendpoint_tag_queue_source_first;
wire          litepcieendpoint_tag_queue_source_last;
wire    [2:0] litepcieendpoint_tag_queue_source_payload_tag;
reg           litepcieendpoint_tag_queue_source_ready = 1'd0;
wire          litepcieendpoint_tag_queue_source_valid;
wire    [4:0] litepcieendpoint_tag_queue_syncfifo_din;
wire    [4:0] litepcieendpoint_tag_queue_syncfifo_dout;
wire          litepcieendpoint_tag_queue_syncfifo_re;
wire          litepcieendpoint_tag_queue_syncfifo_readable;
wire          litepcieendpoint_tag_queue_syncfifo_we;
wire          litepcieendpoint_tag_queue_syncfifo_writable;
reg     [2:0] litepcieendpoint_tag_queue_wrport_adr = 3'd0;
wire    [4:0] litepcieendpoint_tag_queue_wrport_dat_r;
wire    [4:0] litepcieendpoint_tag_queue_wrport_dat_w;
wire          litepcieendpoint_tag_queue_wrport_we;
reg     [1:0] litepciewishbonemaster_next_state = 2'd0;
reg     [1:0] litepciewishbonemaster_state = 2'd0;
(* dont_touch = "true" *)
wire          pcie_clk;
wire          pcie_rst;
wire          pclk_clk;
reg           pclk_rst = 1'd0;
wire          refclk_pcie_clk;
wire    [2:0] request;
(* dont_touch = "true" *)
wire          rfic_clk;
reg           rfic_clk_1 = 1'd0;
reg           rfic_rst = 1'd0;
wire          rfic_rst_1;
reg     [2:0] rxheaderinserter_next_state = 3'd0;
reg     [2:0] rxheaderinserter_state = 3'd0;
wire          s7pciephy_mmcm_fb;
wire          s7pciephy_reset0;
wire          s7pciephy_reset1;
wire          s7pciephy_reset2;
wire          s7pciephy_reset3;
wire          s7pciephy_reset4;
wire          s7pciephy_reset5;
wire          s7pciephy_reset6;
wire          s7pciephy_reset7;
reg     [1:0] s7spiflash_next_state = 2'd0;
reg     [1:0] s7spiflash_state = 2'd0;
reg     [1:0] scheduler_next_state = 2'd0;
reg     [1:0] scheduler_state = 2'd0;
reg           shared_ack = 1'd0;
wire   [29:0] shared_adr;
wire    [1:0] shared_bte;
wire    [2:0] shared_cti;
wire          shared_cyc;
reg    [31:0] shared_dat_r = 32'd0;
wire   [31:0] shared_dat_w;
wire          shared_err;
wire    [3:0] shared_sel;
wire          shared_stb;
wire          shared_we;
wire          si5351_litei2c_grant;
reg     [4:0] si5351_litei2c_next_state = 5'd0;
wire          si5351_litei2c_request;
wire          si5351_litei2c_rx_demux_sel;
wire          si5351_litei2c_rx_demux_sink_first;
wire          si5351_litei2c_rx_demux_sink_last;
wire   [31:0] si5351_litei2c_rx_demux_sink_payload_data;
wire          si5351_litei2c_rx_demux_sink_payload_nack;
wire          si5351_litei2c_rx_demux_sink_payload_unfinished_rx;
wire          si5351_litei2c_rx_demux_sink_payload_unfinished_tx;
reg           si5351_litei2c_rx_demux_sink_ready = 1'd0;
wire          si5351_litei2c_rx_demux_sink_valid;
reg           si5351_litei2c_rx_demux_source_first = 1'd0;
reg           si5351_litei2c_rx_demux_source_last = 1'd0;
reg    [31:0] si5351_litei2c_rx_demux_source_payload_data = 32'd0;
reg           si5351_litei2c_rx_demux_source_payload_nack = 1'd0;
reg           si5351_litei2c_rx_demux_source_payload_unfinished_rx = 1'd0;
reg           si5351_litei2c_rx_demux_source_payload_unfinished_tx = 1'd0;
wire          si5351_litei2c_rx_demux_source_ready;
reg           si5351_litei2c_rx_demux_source_valid = 1'd0;
reg     [4:0] si5351_litei2c_state = 5'd0;
wire          si5351_litei2c_tx_mux_sel;
wire          si5351_litei2c_tx_mux_sink_first;
wire          si5351_litei2c_tx_mux_sink_last;
wire    [6:0] si5351_litei2c_tx_mux_sink_payload_addr;
wire   [31:0] si5351_litei2c_tx_mux_sink_payload_data;
wire    [2:0] si5351_litei2c_tx_mux_sink_payload_len_rx;
wire    [2:0] si5351_litei2c_tx_mux_sink_payload_len_tx;
wire          si5351_litei2c_tx_mux_sink_payload_recover;
reg           si5351_litei2c_tx_mux_sink_ready = 1'd0;
wire          si5351_litei2c_tx_mux_sink_valid;
reg           si5351_litei2c_tx_mux_source_first = 1'd0;
reg           si5351_litei2c_tx_mux_source_last = 1'd0;
reg     [6:0] si5351_litei2c_tx_mux_source_payload_addr = 7'd0;
reg    [31:0] si5351_litei2c_tx_mux_source_payload_data = 32'd0;
reg     [2:0] si5351_litei2c_tx_mux_source_payload_len_rx = 3'd0;
reg     [2:0] si5351_litei2c_tx_mux_source_payload_len_tx = 3'd0;
reg           si5351_litei2c_tx_mux_source_payload_recover = 1'd0;
wire          si5351_litei2c_tx_mux_source_ready;
reg           si5351_litei2c_tx_mux_source_valid = 1'd0;
reg     [3:0] si5351_resetinserter_next_state = 4'd0;
reg     [3:0] si5351_resetinserter_state = 4'd0;
wire          slave_sel;
reg           slave_sel_r = 1'd0;
reg           sync_array_muxed = 1'd0;
(* dont_touch = "true" *)
wire          sys_clk;
wire          sys_rst;
wire          time_clk;
reg           time_rst = 1'd0;
wire          to1380_clk;
wire          to1380_rst;
wire          to1531_clk;
wire          to1531_rst;
wire          to2632_clk;
wire          to2632_rst;
wire          to3033_clk;
wire          to3033_rst;
wire          to3224_clk;
wire          to3224_rst;
wire          to7252_clk;
wire          to7252_rst;
wire          to7415_clk;
wire          to7415_rst;
reg     [2:0] txheaderextracter_next_state = 3'd0;
reg     [2:0] txheaderextracter_state = 3'd0;
reg     [2:0] uartbone_next_state = 3'd0;
reg     [2:0] uartbone_state = 3'd0;
wire          userclk1_clk;
wire          userclk1_rst;
wire          userclk2_clk;
wire          userclk2_rst;
wire          wait_1;
reg           wishbone2csr_next_state = 1'd0;
reg           wishbone2csr_state = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign basesoc_time_sync_i = basesoc_time_gen_time0;
assign basesoc_time_sys = basesoc_time_sync_o;
assign basesoc_pps_rise = (basesoc_pps_sys & (~basesoc_pps_sys_d));
assign refclk_pcie_clk = basesoc_s7pciephy_pcie_refclk;
assign basesoc_s7pciephy_msi_valid = basesoc_basesoc_msi_source_valid;
assign basesoc_basesoc_msi_source_ready = basesoc_s7pciephy_msi_ready;
assign basesoc_s7pciephy_msi_first = basesoc_basesoc_msi_source_first;
assign basesoc_s7pciephy_msi_last = basesoc_basesoc_msi_source_last;
assign basesoc_s7pciephy_msi_payload_dat = basesoc_basesoc_msi_source_payload_dat;
always @(*) begin
    basesoc_basesoc_msi_irqs <= 32'd0;
    basesoc_basesoc_msi_irqs[0] <= basesoc_basesoc_reader_irq;
    basesoc_basesoc_msi_irqs[1] <= basesoc_basesoc_writer_irq;
end
assign basesoc_basesoc_synchronizer_pps = basesoc_pps_rise;
assign basesoc_rx_header = 63'd6531726500807662245;
assign basesoc_rx_timestamp = basesoc_time_sys;
assign basesoc_ad9361_sink_sink_valid = basesoc_tx_source_valid;
assign basesoc_tx_source_ready = basesoc_ad9361_sink_sink_ready;
assign basesoc_ad9361_sink_sink_first = basesoc_tx_source_first;
assign basesoc_ad9361_sink_sink_last = basesoc_tx_source_last;
assign basesoc_ad9361_sink_sink_payload_data = basesoc_tx_source_payload_data;
assign basesoc_ad9361_sink_sink_payload_timestamp = basesoc_tx_source_payload_timestamp;
assign basesoc_rx_sink_valid = basesoc_ad9361_source_source_valid;
assign basesoc_ad9361_source_source_ready = basesoc_rx_sink_ready;
assign basesoc_rx_sink_first = basesoc_ad9361_source_source_first;
assign basesoc_rx_sink_last = basesoc_ad9361_source_source_last;
assign basesoc_rx_sink_payload_data = basesoc_ad9361_source_source_payload_data;
assign basesoc_mux_endpoint0_sink_valid = basesoc_basesoc_buffering_next_source_valid;
assign basesoc_basesoc_buffering_next_source_ready = basesoc_mux_endpoint0_sink_ready;
assign basesoc_mux_endpoint0_sink_first = basesoc_basesoc_buffering_next_source_first;
assign basesoc_mux_endpoint0_sink_last = basesoc_basesoc_buffering_next_source_last;
assign basesoc_mux_endpoint0_sink_payload_data = basesoc_basesoc_buffering_next_source_payload_data;
always @(*) begin
    basesoc_tx_reset0 <= 1'd0;
    if ((basesoc_mux_sel == 1'd0)) begin
        basesoc_tx_reset0 <= (~basesoc_basesoc_synchronizer_synced);
    end
end
assign basesoc_tx_sink_valid = basesoc_mux_source_valid;
assign basesoc_mux_source_ready = basesoc_tx_sink_ready;
assign basesoc_tx_sink_first = basesoc_mux_source_first;
assign basesoc_tx_sink_last = basesoc_mux_source_last;
assign basesoc_tx_sink_payload_data = basesoc_mux_source_payload_data;
assign basesoc_demux_sink_valid = basesoc_rx_source_valid;
assign basesoc_rx_source_ready = basesoc_demux_sink_ready;
assign basesoc_demux_sink_first = basesoc_rx_source_first;
assign basesoc_demux_sink_last = basesoc_rx_source_last;
assign basesoc_demux_sink_payload_data = basesoc_rx_source_payload_data;
assign basesoc_basesoc_buffering_next_sink_valid = basesoc_demux_endpoint0_source_valid;
assign basesoc_demux_endpoint0_source_ready = basesoc_basesoc_buffering_next_sink_ready;
assign basesoc_basesoc_buffering_next_sink_first = basesoc_demux_endpoint0_source_first;
assign basesoc_basesoc_buffering_next_sink_last = basesoc_demux_endpoint0_source_last;
assign basesoc_basesoc_buffering_next_sink_payload_data = basesoc_demux_endpoint0_source_payload_data;
always @(*) begin
    basesoc_rx_reset0 <= 1'd0;
    if ((basesoc_demux_sel == 1'd0)) begin
        basesoc_rx_reset0 <= (~basesoc_basesoc_synchronizer_synced);
    end
end
always @(*) begin
    basesoc_crg_rst <= 1'd0;
    if (basesoc_basesoc_soc_rst) begin
        basesoc_crg_rst <= 1'd1;
    end
end
assign basesoc_basesoc_bus_error = error;
assign basesoc_adapted_interface_dat_w = basesoc_si5351_bus_dat_w;
assign basesoc_si5351_bus_dat_r = basesoc_adapted_interface_dat_r;
assign basesoc_adapted_interface_sel = basesoc_si5351_bus_sel;
assign basesoc_adapted_interface_cyc = basesoc_si5351_bus_cyc;
assign basesoc_adapted_interface_stb = basesoc_si5351_bus_stb;
assign basesoc_si5351_bus_ack = basesoc_adapted_interface_ack;
assign basesoc_adapted_interface_we = basesoc_si5351_bus_we;
assign basesoc_adapted_interface_cti = basesoc_si5351_bus_cti;
assign basesoc_adapted_interface_bte = basesoc_si5351_bus_bte;
assign basesoc_si5351_bus_err = basesoc_adapted_interface_err;
assign basesoc_adapted_interface_adr = basesoc_si5351_bus_adr[31:2];
assign shared_adr = comb_array_muxed0;
assign shared_dat_w = comb_array_muxed1;
assign shared_sel = comb_array_muxed2;
assign shared_cyc = comb_array_muxed3;
assign shared_stb = comb_array_muxed4;
assign shared_we = comb_array_muxed5;
assign shared_cti = comb_array_muxed6;
assign shared_bte = comb_array_muxed7;
assign basesoc_adapted_interface_dat_r = shared_dat_r;
assign basesoc_basesoc_jtagbone_wishbone_dat_r = shared_dat_r;
assign basesoc_basesoc_mmap_bus_dat_r = shared_dat_r;
assign basesoc_adapted_interface_ack = (shared_ack & (grant == 1'd0));
assign basesoc_basesoc_jtagbone_wishbone_ack = (shared_ack & (grant == 1'd1));
assign basesoc_basesoc_mmap_bus_ack = (shared_ack & (grant == 2'd2));
assign basesoc_adapted_interface_err = (shared_err & (grant == 1'd0));
assign basesoc_basesoc_jtagbone_wishbone_err = (shared_err & (grant == 1'd1));
assign basesoc_basesoc_mmap_bus_err = (shared_err & (grant == 2'd2));
assign request = {basesoc_basesoc_mmap_bus_cyc, basesoc_basesoc_jtagbone_wishbone_cyc, basesoc_adapted_interface_cyc};
assign slave_sel = (shared_adr[29:14] == 1'd0);
assign interface0_adr = shared_adr;
assign interface0_dat_w = shared_dat_w;
assign interface0_sel = shared_sel;
assign interface0_stb = shared_stb;
assign interface0_we = shared_we;
assign interface0_cti = shared_cti;
assign interface0_bte = shared_bte;
assign interface0_cyc = (shared_cyc & slave_sel);
assign shared_err = interface0_err;
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
    error <= 1'd0;
    shared_ack <= 1'd0;
    shared_dat_r <= 32'd0;
    shared_ack <= interface0_ack;
    shared_dat_r <= ({32{slave_sel_r}} & interface0_dat_r);
    if (done) begin
        shared_dat_r <= 32'd4294967295;
        shared_ack <= 1'd1;
        error <= 1'd1;
    end
end
assign done = (count == 1'd0);
assign basesoc_basesoc_bus_errors_status = basesoc_basesoc_bus_errors;
assign basesoc_crg_reset = basesoc_crg_rst;
assign clk200_clk = idelay_clk;
assign clk200_rst = idelay_rst;
assign clk100_clk = basesoc_crg_clkin;
assign basesoc_crg_clkin = clk100;
assign sys_clk = basesoc_crg_clkout_buf0;
assign clk10_clk = basesoc_crg_clkout_buf1;
assign idelay_clk = basesoc_crg_clkout_buf2;
assign basesoc_si5351_version0 = basesoc_si5351_version1;
assign basesoc_si5351_clk_in_src0 = basesoc_si5351_clk_in_src1;
assign basesoc_si5351_sequencer_reset = basesoc_si5351_seq_reset;
assign basesoc_si5351_seq_done = basesoc_si5351_done;
assign basesoc_si5351_litei2cphycore_active = basesoc_si5351_crossbar_active;
assign basesoc_si5351_master_sink_sink_valid = basesoc_si5351_user_port_source_valid;
assign basesoc_si5351_user_port_source_ready = basesoc_si5351_master_sink_sink_ready;
assign basesoc_si5351_master_sink_sink_first = basesoc_si5351_user_port_source_first;
assign basesoc_si5351_master_sink_sink_last = basesoc_si5351_user_port_source_last;
assign basesoc_si5351_master_sink_sink_payload_data = basesoc_si5351_user_port_source_payload_data;
assign basesoc_si5351_master_sink_sink_payload_nack = basesoc_si5351_user_port_source_payload_nack;
assign basesoc_si5351_master_sink_sink_payload_unfinished_tx = basesoc_si5351_user_port_source_payload_unfinished_tx;
assign basesoc_si5351_master_sink_sink_payload_unfinished_rx = basesoc_si5351_user_port_source_payload_unfinished_rx;
assign basesoc_si5351_user_port_sink_valid = basesoc_si5351_master_source_source_valid;
assign basesoc_si5351_master_source_source_ready = basesoc_si5351_user_port_sink_ready;
assign basesoc_si5351_user_port_sink_first = basesoc_si5351_master_source_source_first;
assign basesoc_si5351_user_port_sink_last = basesoc_si5351_master_source_source_last;
assign basesoc_si5351_user_port_sink_payload_data = basesoc_si5351_master_source_source_payload_data;
assign basesoc_si5351_user_port_sink_payload_addr = basesoc_si5351_master_source_source_payload_addr;
assign basesoc_si5351_user_port_sink_payload_len_tx = basesoc_si5351_master_source_source_payload_len_tx;
assign basesoc_si5351_user_port_sink_payload_len_rx = basesoc_si5351_master_source_source_payload_len_rx;
assign basesoc_si5351_user_port_sink_payload_recover = basesoc_si5351_master_source_source_payload_recover;
assign basesoc_si5351_litei2cphycore_sink_valid = basesoc_si5351_crossbar_source_valid;
assign basesoc_si5351_crossbar_source_ready = basesoc_si5351_litei2cphycore_sink_ready;
assign basesoc_si5351_litei2cphycore_sink_first = basesoc_si5351_crossbar_source_first;
assign basesoc_si5351_litei2cphycore_sink_last = basesoc_si5351_crossbar_source_last;
assign basesoc_si5351_litei2cphycore_sink_payload_data = basesoc_si5351_crossbar_source_payload_data;
assign basesoc_si5351_litei2cphycore_sink_payload_addr = basesoc_si5351_crossbar_source_payload_addr;
assign basesoc_si5351_litei2cphycore_sink_payload_len_tx = basesoc_si5351_crossbar_source_payload_len_tx;
assign basesoc_si5351_litei2cphycore_sink_payload_len_rx = basesoc_si5351_crossbar_source_payload_len_rx;
assign basesoc_si5351_litei2cphycore_sink_payload_recover = basesoc_si5351_crossbar_source_payload_recover;
assign basesoc_si5351_crossbar_sink_valid = basesoc_si5351_litei2cphycore_source_valid;
assign basesoc_si5351_litei2cphycore_source_ready = basesoc_si5351_crossbar_sink_ready;
assign basesoc_si5351_crossbar_sink_first = basesoc_si5351_litei2cphycore_source_first;
assign basesoc_si5351_crossbar_sink_last = basesoc_si5351_litei2cphycore_source_last;
assign basesoc_si5351_crossbar_sink_payload_data = basesoc_si5351_litei2cphycore_source_payload_data;
assign basesoc_si5351_crossbar_sink_payload_nack = basesoc_si5351_litei2cphycore_source_payload_nack;
assign basesoc_si5351_crossbar_sink_payload_unfinished_tx = basesoc_si5351_litei2cphycore_source_payload_unfinished_tx;
assign basesoc_si5351_crossbar_sink_payload_unfinished_rx = basesoc_si5351_litei2cphycore_source_payload_unfinished_rx;
always @(*) begin
    basesoc_si5351_litei2cphycore_len_tx_capped <= 3'd0;
    if ((basesoc_si5351_litei2cphycore_sink_payload_len_tx > 3'd4)) begin
        basesoc_si5351_litei2cphycore_len_tx_capped <= 3'd4;
    end else begin
        basesoc_si5351_litei2cphycore_len_tx_capped <= basesoc_si5351_litei2cphycore_sink_payload_len_tx;
    end
end
assign basesoc_si5351_litei2cphycore_i2c_speed_mode = basesoc_si5351_litei2cphycore_storage;
always @(*) begin
    basesoc_si5351_litei2cphycore_litei2cclkgen_div <= 9'd0;
    case (basesoc_si5351_litei2cphycore_i2c_speed_mode_delayed)
        1'd0: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_div <= 9'd312;
        end
        1'd1: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_div <= 7'd78;
        end
        2'd2: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_div <= 5'd31;
        end
    endcase
end
assign basesoc_si5351_litei2cphycore_litei2cclkgen_tx = ((basesoc_si5351_litei2cphycore_litei2cclkgen_en & (basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt == 1'd1)) & (basesoc_si5351_litei2cphycore_litei2cclkgen_cnt == basesoc_si5351_litei2cphycore_litei2cclkgen_div));
assign basesoc_si5351_litei2cphycore_litei2cclkgen_rx = ((basesoc_si5351_litei2cphycore_litei2cclkgen_en & (basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt == 2'd3)) & (basesoc_si5351_litei2cphycore_litei2cclkgen_cnt == basesoc_si5351_litei2cphycore_litei2cclkgen_div));
always @(*) begin
    basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value5 <= 3'd0;
    basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value_ce5 <= 1'd0;
    basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value4 <= 3'd0;
    basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value_ce4 <= 1'd0;
    basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd0;
    basesoc_si5351_litei2cphycore_litei2cclkgen_keep_low <= 1'd0;
    basesoc_si5351_litei2cphycore_litei2cclkgen_suppress <= 1'd0;
    basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value0 <= 1'd0;
    basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value_ce0 <= 1'd0;
    basesoc_si5351_litei2cphycore_sda_o <= 1'd0;
    basesoc_si5351_litei2cphycore_sda_oe <= 1'd0;
    basesoc_si5351_litei2cphycore_sink_ready <= 1'd0;
    basesoc_si5351_litei2cphycore_source_last <= 1'd0;
    basesoc_si5351_litei2cphycore_source_payload_data <= 32'd0;
    basesoc_si5351_litei2cphycore_source_payload_nack <= 1'd0;
    basesoc_si5351_litei2cphycore_source_payload_unfinished_rx <= 1'd0;
    basesoc_si5351_litei2cphycore_source_payload_unfinished_tx <= 1'd0;
    basesoc_si5351_litei2cphycore_source_valid <= 1'd0;
    basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value2 <= 7'd0;
    basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value_ce2 <= 1'd0;
    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= 8'd0;
    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd0;
    basesoc_si5351_litei2cphycore_sr_in_shift <= 1'd0;
    basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value6 <= 32'd0;
    basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value_ce6 <= 1'd0;
    basesoc_si5351_litei2cphycore_sr_out_en <= 1'd0;
    basesoc_si5351_litei2cphycore_sr_out_load <= 1'd0;
    basesoc_si5351_litei2cphycore_sr_out_shift <= 1'd0;
    basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value1 <= 1'd0;
    basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value_ce1 <= 1'd0;
    si5351_litei2c_next_state <= 5'd0;
    if (basesoc_si5351_litei2cphycore_sr_out_en) begin
        basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
        basesoc_si5351_litei2cphycore_sda_o <= basesoc_si5351_litei2cphycore_sr_out[31];
    end
    si5351_litei2c_next_state <= si5351_litei2c_state;
    case (si5351_litei2c_state)
        1'd1: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd0;
            basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value2 <= basesoc_si5351_litei2cphycore_sink_payload_addr;
            basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value_ce2 <= 1'd1;
            basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= 1'd0;
            basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                if (basesoc_si5351_litei2cphycore_sink_payload_recover) begin
                    si5351_litei2c_next_state <= 5'd27;
                end else begin
                    si5351_litei2c_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= basesoc_si5351_litei2cphycore_sr_addr[6];
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                if ((basesoc_si5351_litei2cphycore_sr_cnt == 3'd6)) begin
                    si5351_litei2c_next_state <= 2'd3;
                end else begin
                    basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value2 <= (basesoc_si5351_litei2cphycore_sr_addr <<< 1'd1);
                    basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value_ce2 <= 1'd1;
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= (basesoc_si5351_litei2cphycore_sr_cnt + 1'd1);
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
                end
            end
        end
        2'd3: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            if (((basesoc_si5351_litei2cphycore_sink_payload_len_tx > 1'd0) & (~basesoc_si5351_litei2cphycore_tx_done))) begin
                basesoc_si5351_litei2cphycore_sda_o <= 1'd0;
            end else begin
                if ((basesoc_si5351_litei2cphycore_sink_payload_len_rx > 1'd0)) begin
                    basesoc_si5351_litei2cphycore_sda_o <= 1'd1;
                end else begin
                    basesoc_si5351_litei2cphycore_sda_o <= 1'd0;
                end
            end
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 3'd4;
            end
        end
        3'd4: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd0;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_rx) begin
                if (basesoc_si5351_litei2cphycore_sda_i) begin
                    si5351_litei2c_next_state <= 4'd12;
                end else begin
                    if (((basesoc_si5351_litei2cphycore_sink_payload_len_tx > 1'd0) & (~basesoc_si5351_litei2cphycore_tx_done))) begin
                        si5351_litei2c_next_state <= 3'd5;
                    end else begin
                        if ((basesoc_si5351_litei2cphycore_sink_payload_len_rx > 1'd0)) begin
                            si5351_litei2c_next_state <= 4'd15;
                        end else begin
                            si5351_litei2c_next_state <= 5'd22;
                        end
                    end
                end
            end
        end
        3'd5: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= 1'd0;
            basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
            basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value4 <= 1'd0;
            basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value_ce4 <= 1'd1;
            basesoc_si5351_litei2cphycore_sr_out_load <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 3'd6;
            end
        end
        3'd6: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sr_out_en <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                if ((basesoc_si5351_litei2cphycore_sr_cnt == 3'd7)) begin
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= 1'd0;
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
                    si5351_litei2c_next_state <= 3'd7;
                    basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value4 <= (basesoc_si5351_litei2cphycore_bytes_send + 1'd1);
                    basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value_ce4 <= 1'd1;
                end else begin
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= (basesoc_si5351_litei2cphycore_sr_cnt + 1'd1);
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
                    basesoc_si5351_litei2cphycore_sr_out_shift <= 1'd1;
                end
            end
        end
        3'd7: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sr_out_en <= 1'd0;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd0;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_rx) begin
                if (basesoc_si5351_litei2cphycore_sda_i) begin
                    si5351_litei2c_next_state <= 4'd12;
                end else begin
                    if (((basesoc_si5351_litei2cphycore_bytes_send == 3'd4) & (basesoc_si5351_litei2cphycore_sink_payload_len_tx > 3'd4))) begin
                        si5351_litei2c_next_state <= 4'd9;
                    end else begin
                        if ((basesoc_si5351_litei2cphycore_bytes_send < basesoc_si5351_litei2cphycore_sink_payload_len_tx)) begin
                            si5351_litei2c_next_state <= 4'd8;
                        end else begin
                            basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value1 <= 1'd1;
                            basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value_ce1 <= 1'd1;
                            if ((basesoc_si5351_litei2cphycore_sink_payload_len_rx > 1'd0)) begin
                                si5351_litei2c_next_state <= 4'd13;
                            end else begin
                                si5351_litei2c_next_state <= 5'd22;
                            end
                        end
                    end
                end
            end
        end
        4'd8: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                basesoc_si5351_litei2cphycore_sr_out_shift <= 1'd1;
                si5351_litei2c_next_state <= 3'd6;
            end
        end
        4'd9: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sink_ready <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 4'd10;
            end
        end
        4'd10: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd0;
            basesoc_si5351_litei2cphycore_litei2cclkgen_keep_low <= 1'd1;
            basesoc_si5351_litei2cphycore_source_payload_unfinished_tx <= 1'd1;
            basesoc_si5351_litei2cphycore_source_valid <= 1'd1;
            basesoc_si5351_litei2cphycore_source_last <= 1'd1;
            if (basesoc_si5351_litei2cphycore_source_ready) begin
                si5351_litei2c_next_state <= 4'd11;
            end
        end
        4'd11: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd0;
            basesoc_si5351_litei2cphycore_litei2cclkgen_keep_low <= 1'd1;
            basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value1 <= 1'd0;
            basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value_ce1 <= 1'd1;
            if ((basesoc_si5351_litei2cphycore_active & basesoc_si5351_litei2cphycore_sink_valid)) begin
                si5351_litei2c_next_state <= 3'd5;
            end
        end
        4'd12: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value0 <= 1'd1;
            basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value_ce0 <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 5'd23;
            end
        end
        4'd13: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 4'd14;
            end
        end
        4'd14: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_rx) begin
                si5351_litei2c_next_state <= 1'd1;
            end
        end
        4'd15: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= 1'd0;
            basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
            basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value5 <= 1'd0;
            basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value_ce5 <= 1'd1;
            basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value6 <= 1'd0;
            basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value_ce6 <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 5'd16;
            end
        end
        5'd16: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_rx) begin
                basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= (basesoc_si5351_litei2cphycore_sr_cnt + 1'd1);
                basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
                basesoc_si5351_litei2cphycore_sr_in_shift <= 1'd1;
                if ((basesoc_si5351_litei2cphycore_sr_cnt == 3'd7)) begin
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= 1'd0;
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
                    basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value5 <= (basesoc_si5351_litei2cphycore_bytes_recv + 1'd1);
                    basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value_ce5 <= 1'd1;
                    si5351_litei2c_next_state <= 5'd17;
                end
            end
        end
        5'd17: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                if ((basesoc_si5351_litei2cphycore_bytes_recv < basesoc_si5351_litei2cphycore_sink_payload_len_rx)) begin
                    si5351_litei2c_next_state <= 5'd18;
                end else begin
                    si5351_litei2c_next_state <= 5'd19;
                end
            end
        end
        5'd18: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd0;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= 1'd0;
                basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
                if ((basesoc_si5351_litei2cphycore_bytes_recv == 3'd4)) begin
                    basesoc_si5351_litei2cphycore_sink_ready <= 1'd1;
                    si5351_litei2c_next_state <= 5'd20;
                end else begin
                    si5351_litei2c_next_state <= 5'd16;
                end
            end
        end
        5'd19: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 5'd23;
            end
        end
        5'd20: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd0;
            basesoc_si5351_litei2cphycore_litei2cclkgen_keep_low <= 1'd1;
            basesoc_si5351_litei2cphycore_source_payload_data <= basesoc_si5351_litei2cphycore_sr_in;
            basesoc_si5351_litei2cphycore_source_payload_unfinished_rx <= 1'd1;
            basesoc_si5351_litei2cphycore_source_valid <= 1'd1;
            basesoc_si5351_litei2cphycore_source_last <= 1'd1;
            if (basesoc_si5351_litei2cphycore_source_ready) begin
                si5351_litei2c_next_state <= 5'd21;
            end
        end
        5'd21: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd0;
            basesoc_si5351_litei2cphycore_litei2cclkgen_keep_low <= 1'd1;
            if ((basesoc_si5351_litei2cphycore_active & basesoc_si5351_litei2cphycore_sink_valid)) begin
                si5351_litei2c_next_state <= 4'd15;
            end
        end
        5'd22: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 5'd23;
            end
        end
        5'd23: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_rx) begin
                basesoc_si5351_litei2cphycore_sda_o <= 1'd1;
                si5351_litei2c_next_state <= 5'd24;
            end else begin
                basesoc_si5351_litei2cphycore_sda_o <= 1'd0;
            end
        end
        5'd24: begin
            basesoc_si5351_litei2cphycore_sink_ready <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd1;
            si5351_litei2c_next_state <= 5'd25;
        end
        5'd25: begin
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd1;
            basesoc_si5351_litei2cphycore_source_payload_data <= basesoc_si5351_litei2cphycore_sr_in;
            basesoc_si5351_litei2cphycore_source_payload_nack <= basesoc_si5351_litei2cphycore_nack;
            basesoc_si5351_litei2cphycore_source_valid <= 1'd1;
            basesoc_si5351_litei2cphycore_source_last <= 1'd1;
            if (basesoc_si5351_litei2cphycore_source_ready) begin
                si5351_litei2c_next_state <= 5'd26;
            end
        end
        5'd26: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_litei2cclkgen_suppress <= 1'd1;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_rx) begin
                si5351_litei2c_next_state <= 1'd0;
            end
        end
        5'd27: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd1;
            if ((basesoc_si5351_litei2cphycore_sr_cnt < 4'd9)) begin
                if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3 <= (basesoc_si5351_litei2cphycore_sr_cnt + 1'd1);
                    basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3 <= 1'd1;
                end
            end else begin
                if (basesoc_si5351_litei2cphycore_litei2cclkgen_rx) begin
                    si5351_litei2c_next_state <= 5'd28;
                end
            end
        end
        5'd28: begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_en <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_oe <= 1'd1;
            basesoc_si5351_litei2cphycore_sda_o <= 1'd0;
            if (basesoc_si5351_litei2cphycore_litei2cclkgen_tx) begin
                si5351_litei2c_next_state <= 5'd23;
            end
        end
        default: begin
            basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value0 <= 1'd0;
            basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value_ce0 <= 1'd1;
            basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value1 <= 1'd0;
            basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value_ce1 <= 1'd1;
            if ((basesoc_si5351_litei2cphycore_active & basesoc_si5351_litei2cphycore_sink_valid)) begin
                si5351_litei2c_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_si5351_internal_port_sink_valid = basesoc_si5351_user_port_sink_valid;
assign basesoc_si5351_user_port_sink_ready = basesoc_si5351_internal_port_sink_ready;
assign basesoc_si5351_internal_port_sink_first = basesoc_si5351_user_port_sink_first;
assign basesoc_si5351_internal_port_sink_last = basesoc_si5351_user_port_sink_last;
assign basesoc_si5351_internal_port_sink_payload_data = basesoc_si5351_user_port_sink_payload_data;
assign basesoc_si5351_internal_port_sink_payload_addr = basesoc_si5351_user_port_sink_payload_addr;
assign basesoc_si5351_internal_port_sink_payload_len_tx = basesoc_si5351_user_port_sink_payload_len_tx;
assign basesoc_si5351_internal_port_sink_payload_len_rx = basesoc_si5351_user_port_sink_payload_len_rx;
assign basesoc_si5351_internal_port_sink_payload_recover = basesoc_si5351_user_port_sink_payload_recover;
assign basesoc_si5351_user_port_source_valid = basesoc_si5351_internal_port_source_valid;
assign basesoc_si5351_internal_port_source_ready = basesoc_si5351_user_port_source_ready;
assign basesoc_si5351_user_port_source_first = basesoc_si5351_internal_port_source_first;
assign basesoc_si5351_user_port_source_last = basesoc_si5351_internal_port_source_last;
assign basesoc_si5351_user_port_source_payload_data = basesoc_si5351_internal_port_source_payload_data;
assign basesoc_si5351_user_port_source_payload_nack = basesoc_si5351_internal_port_source_payload_nack;
assign basesoc_si5351_user_port_source_payload_unfinished_tx = basesoc_si5351_internal_port_source_payload_unfinished_tx;
assign basesoc_si5351_user_port_source_payload_unfinished_rx = basesoc_si5351_internal_port_source_payload_unfinished_rx;
assign basesoc_si5351_request = basesoc_si5351_master_active;
assign si5351_litei2c_tx_mux_sink_valid = basesoc_si5351_internal_port_sink_valid;
assign basesoc_si5351_internal_port_sink_ready = si5351_litei2c_tx_mux_sink_ready;
assign si5351_litei2c_tx_mux_sink_first = basesoc_si5351_internal_port_sink_first;
assign si5351_litei2c_tx_mux_sink_last = basesoc_si5351_internal_port_sink_last;
assign si5351_litei2c_tx_mux_sink_payload_data = basesoc_si5351_internal_port_sink_payload_data;
assign si5351_litei2c_tx_mux_sink_payload_addr = basesoc_si5351_internal_port_sink_payload_addr;
assign si5351_litei2c_tx_mux_sink_payload_len_tx = basesoc_si5351_internal_port_sink_payload_len_tx;
assign si5351_litei2c_tx_mux_sink_payload_len_rx = basesoc_si5351_internal_port_sink_payload_len_rx;
assign si5351_litei2c_tx_mux_sink_payload_recover = basesoc_si5351_internal_port_sink_payload_recover;
assign basesoc_si5351_internal_port_source_valid = si5351_litei2c_rx_demux_source_valid;
assign si5351_litei2c_rx_demux_source_ready = basesoc_si5351_internal_port_source_ready;
assign basesoc_si5351_internal_port_source_first = si5351_litei2c_rx_demux_source_first;
assign basesoc_si5351_internal_port_source_last = si5351_litei2c_rx_demux_source_last;
assign basesoc_si5351_internal_port_source_payload_data = si5351_litei2c_rx_demux_source_payload_data;
assign basesoc_si5351_internal_port_source_payload_nack = si5351_litei2c_rx_demux_source_payload_nack;
assign basesoc_si5351_internal_port_source_payload_unfinished_tx = si5351_litei2c_rx_demux_source_payload_unfinished_tx;
assign basesoc_si5351_internal_port_source_payload_unfinished_rx = si5351_litei2c_rx_demux_source_payload_unfinished_rx;
assign si5351_litei2c_request = {basesoc_si5351_request};
assign basesoc_si5351_crossbar_source_valid = si5351_litei2c_tx_mux_source_valid;
assign si5351_litei2c_tx_mux_source_ready = basesoc_si5351_crossbar_source_ready;
assign basesoc_si5351_crossbar_source_first = si5351_litei2c_tx_mux_source_first;
assign basesoc_si5351_crossbar_source_last = si5351_litei2c_tx_mux_source_last;
assign basesoc_si5351_crossbar_source_payload_data = si5351_litei2c_tx_mux_source_payload_data;
assign basesoc_si5351_crossbar_source_payload_addr = si5351_litei2c_tx_mux_source_payload_addr;
assign basesoc_si5351_crossbar_source_payload_len_tx = si5351_litei2c_tx_mux_source_payload_len_tx;
assign basesoc_si5351_crossbar_source_payload_len_rx = si5351_litei2c_tx_mux_source_payload_len_rx;
assign basesoc_si5351_crossbar_source_payload_recover = si5351_litei2c_tx_mux_source_payload_recover;
assign si5351_litei2c_tx_mux_sel = si5351_litei2c_grant;
assign si5351_litei2c_rx_demux_sink_valid = basesoc_si5351_crossbar_sink_valid;
assign basesoc_si5351_crossbar_sink_ready = si5351_litei2c_rx_demux_sink_ready;
assign si5351_litei2c_rx_demux_sink_first = basesoc_si5351_crossbar_sink_first;
assign si5351_litei2c_rx_demux_sink_last = basesoc_si5351_crossbar_sink_last;
assign si5351_litei2c_rx_demux_sink_payload_data = basesoc_si5351_crossbar_sink_payload_data;
assign si5351_litei2c_rx_demux_sink_payload_nack = basesoc_si5351_crossbar_sink_payload_nack;
assign si5351_litei2c_rx_demux_sink_payload_unfinished_tx = basesoc_si5351_crossbar_sink_payload_unfinished_tx;
assign si5351_litei2c_rx_demux_sink_payload_unfinished_rx = basesoc_si5351_crossbar_sink_payload_unfinished_rx;
assign si5351_litei2c_rx_demux_sel = si5351_litei2c_grant;
always @(*) begin
    basesoc_si5351_crossbar_active <= 1'd0;
    case (si5351_litei2c_grant)
        1'd0: begin
            basesoc_si5351_crossbar_active <= basesoc_si5351_master_active;
        end
    endcase
end
assign si5351_litei2c_grant = 1'd0;
always @(*) begin
    si5351_litei2c_tx_mux_sink_ready <= 1'd0;
    si5351_litei2c_tx_mux_source_first <= 1'd0;
    si5351_litei2c_tx_mux_source_last <= 1'd0;
    si5351_litei2c_tx_mux_source_payload_addr <= 7'd0;
    si5351_litei2c_tx_mux_source_payload_data <= 32'd0;
    si5351_litei2c_tx_mux_source_payload_len_rx <= 3'd0;
    si5351_litei2c_tx_mux_source_payload_len_tx <= 3'd0;
    si5351_litei2c_tx_mux_source_payload_recover <= 1'd0;
    si5351_litei2c_tx_mux_source_valid <= 1'd0;
    case (si5351_litei2c_tx_mux_sel)
        1'd0: begin
            si5351_litei2c_tx_mux_source_valid <= si5351_litei2c_tx_mux_sink_valid;
            si5351_litei2c_tx_mux_sink_ready <= si5351_litei2c_tx_mux_source_ready;
            si5351_litei2c_tx_mux_source_first <= si5351_litei2c_tx_mux_sink_first;
            si5351_litei2c_tx_mux_source_last <= si5351_litei2c_tx_mux_sink_last;
            si5351_litei2c_tx_mux_source_payload_data <= si5351_litei2c_tx_mux_sink_payload_data;
            si5351_litei2c_tx_mux_source_payload_addr <= si5351_litei2c_tx_mux_sink_payload_addr;
            si5351_litei2c_tx_mux_source_payload_len_tx <= si5351_litei2c_tx_mux_sink_payload_len_tx;
            si5351_litei2c_tx_mux_source_payload_len_rx <= si5351_litei2c_tx_mux_sink_payload_len_rx;
            si5351_litei2c_tx_mux_source_payload_recover <= si5351_litei2c_tx_mux_sink_payload_recover;
        end
    endcase
end
always @(*) begin
    si5351_litei2c_rx_demux_sink_ready <= 1'd0;
    si5351_litei2c_rx_demux_source_first <= 1'd0;
    si5351_litei2c_rx_demux_source_last <= 1'd0;
    si5351_litei2c_rx_demux_source_payload_data <= 32'd0;
    si5351_litei2c_rx_demux_source_payload_nack <= 1'd0;
    si5351_litei2c_rx_demux_source_payload_unfinished_rx <= 1'd0;
    si5351_litei2c_rx_demux_source_payload_unfinished_tx <= 1'd0;
    si5351_litei2c_rx_demux_source_valid <= 1'd0;
    case (si5351_litei2c_rx_demux_sel)
        1'd0: begin
            si5351_litei2c_rx_demux_source_valid <= si5351_litei2c_rx_demux_sink_valid;
            si5351_litei2c_rx_demux_sink_ready <= si5351_litei2c_rx_demux_source_ready;
            si5351_litei2c_rx_demux_source_first <= si5351_litei2c_rx_demux_sink_first;
            si5351_litei2c_rx_demux_source_last <= si5351_litei2c_rx_demux_sink_last;
            si5351_litei2c_rx_demux_source_payload_data <= si5351_litei2c_rx_demux_sink_payload_data;
            si5351_litei2c_rx_demux_source_payload_nack <= si5351_litei2c_rx_demux_sink_payload_nack;
            si5351_litei2c_rx_demux_source_payload_unfinished_tx <= si5351_litei2c_rx_demux_sink_payload_unfinished_tx;
            si5351_litei2c_rx_demux_source_payload_unfinished_rx <= si5351_litei2c_rx_demux_sink_payload_unfinished_rx;
        end
    endcase
end
assign basesoc_si5351_master_rx_fifo_sink_valid = basesoc_si5351_master_sink_sink_valid;
assign basesoc_si5351_master_sink_sink_ready = basesoc_si5351_master_rx_fifo_sink_ready;
assign basesoc_si5351_master_rx_fifo_sink_first = basesoc_si5351_master_sink_sink_first;
assign basesoc_si5351_master_rx_fifo_sink_last = basesoc_si5351_master_sink_sink_last;
assign basesoc_si5351_master_rx_fifo_sink_payload_data = basesoc_si5351_master_sink_sink_payload_data;
assign basesoc_si5351_master_rx_fifo_sink_payload_nack = basesoc_si5351_master_sink_sink_payload_nack;
assign basesoc_si5351_master_rx_fifo_sink_payload_unfinished_tx = basesoc_si5351_master_sink_sink_payload_unfinished_tx;
assign basesoc_si5351_master_rx_fifo_sink_payload_unfinished_rx = basesoc_si5351_master_sink_sink_payload_unfinished_rx;
assign basesoc_si5351_master_source_source_valid = basesoc_si5351_master_tx_fifo_source_valid;
assign basesoc_si5351_master_tx_fifo_source_ready = basesoc_si5351_master_source_source_ready;
assign basesoc_si5351_master_source_source_first = basesoc_si5351_master_tx_fifo_source_first;
assign basesoc_si5351_master_source_source_last = basesoc_si5351_master_tx_fifo_source_last;
assign basesoc_si5351_master_source_source_payload_data = basesoc_si5351_master_tx_fifo_source_payload_data;
assign basesoc_si5351_master_source_source_payload_addr = basesoc_si5351_master_tx_fifo_source_payload_addr;
assign basesoc_si5351_master_source_source_payload_len_tx = basesoc_si5351_master_tx_fifo_source_payload_len_tx;
assign basesoc_si5351_master_source_source_payload_len_rx = basesoc_si5351_master_tx_fifo_source_payload_len_rx;
assign basesoc_si5351_master_source_source_payload_recover = basesoc_si5351_master_tx_fifo_source_payload_recover;
assign basesoc_si5351_master_active = basesoc_si5351_master_active_storage;
always @(*) begin
    basesoc_si5351_master_tx_fifo_sink_valid <= 1'd0;
    if (basesoc_si5351_master_rxtx_re) begin
        basesoc_si5351_master_tx_fifo_sink_valid <= 1'd1;
    end
end
assign basesoc_si5351_master_tx_ready = basesoc_si5351_master_tx_fifo_sink_ready;
assign basesoc_si5351_master_tx_fifo_sink_payload_data = basesoc_si5351_master_rxtx_r;
assign basesoc_si5351_master_tx_fifo_sink_payload_addr = basesoc_si5351_master_addr_storage;
assign basesoc_si5351_master_tx_fifo_sink_payload_len_tx = basesoc_si5351_master_len_tx;
assign basesoc_si5351_master_tx_fifo_sink_payload_len_rx = basesoc_si5351_master_len_rx;
assign basesoc_si5351_master_tx_fifo_sink_payload_recover = basesoc_si5351_master_recover;
assign basesoc_si5351_master_tx_fifo_sink_last = 1'd1;
always @(*) begin
    basesoc_si5351_master_rx_fifo_source_ready <= 1'd0;
    if (basesoc_si5351_master_rxtx_we) begin
        basesoc_si5351_master_rx_fifo_source_ready <= 1'd1;
    end
end
assign basesoc_si5351_master_rx_ready = basesoc_si5351_master_rx_fifo_source_valid;
assign basesoc_si5351_master_nack = basesoc_si5351_master_rx_fifo_source_payload_nack;
assign basesoc_si5351_master_tx_unfinished = basesoc_si5351_master_rx_fifo_source_payload_unfinished_tx;
assign basesoc_si5351_master_rx_unfinished = basesoc_si5351_master_rx_fifo_source_payload_unfinished_rx;
assign basesoc_si5351_master_rxtx_w = basesoc_si5351_master_rx_fifo_source_payload_data;
assign basesoc_si5351_master_tx_fifo_syncfifo_din = {basesoc_si5351_master_tx_fifo_fifo_in_last, basesoc_si5351_master_tx_fifo_fifo_in_first, basesoc_si5351_master_tx_fifo_fifo_in_payload_recover, basesoc_si5351_master_tx_fifo_fifo_in_payload_len_rx, basesoc_si5351_master_tx_fifo_fifo_in_payload_len_tx, basesoc_si5351_master_tx_fifo_fifo_in_payload_addr, basesoc_si5351_master_tx_fifo_fifo_in_payload_data};
assign {basesoc_si5351_master_tx_fifo_fifo_out_last, basesoc_si5351_master_tx_fifo_fifo_out_first, basesoc_si5351_master_tx_fifo_fifo_out_payload_recover, basesoc_si5351_master_tx_fifo_fifo_out_payload_len_rx, basesoc_si5351_master_tx_fifo_fifo_out_payload_len_tx, basesoc_si5351_master_tx_fifo_fifo_out_payload_addr, basesoc_si5351_master_tx_fifo_fifo_out_payload_data} = basesoc_si5351_master_tx_fifo_syncfifo_dout;
assign basesoc_si5351_master_tx_fifo_sink_ready = basesoc_si5351_master_tx_fifo_syncfifo_writable;
assign basesoc_si5351_master_tx_fifo_syncfifo_we = basesoc_si5351_master_tx_fifo_sink_valid;
assign basesoc_si5351_master_tx_fifo_fifo_in_first = basesoc_si5351_master_tx_fifo_sink_first;
assign basesoc_si5351_master_tx_fifo_fifo_in_last = basesoc_si5351_master_tx_fifo_sink_last;
assign basesoc_si5351_master_tx_fifo_fifo_in_payload_data = basesoc_si5351_master_tx_fifo_sink_payload_data;
assign basesoc_si5351_master_tx_fifo_fifo_in_payload_addr = basesoc_si5351_master_tx_fifo_sink_payload_addr;
assign basesoc_si5351_master_tx_fifo_fifo_in_payload_len_tx = basesoc_si5351_master_tx_fifo_sink_payload_len_tx;
assign basesoc_si5351_master_tx_fifo_fifo_in_payload_len_rx = basesoc_si5351_master_tx_fifo_sink_payload_len_rx;
assign basesoc_si5351_master_tx_fifo_fifo_in_payload_recover = basesoc_si5351_master_tx_fifo_sink_payload_recover;
assign basesoc_si5351_master_tx_fifo_source_valid = basesoc_si5351_master_tx_fifo_syncfifo_readable;
assign basesoc_si5351_master_tx_fifo_source_first = basesoc_si5351_master_tx_fifo_fifo_out_first;
assign basesoc_si5351_master_tx_fifo_source_last = basesoc_si5351_master_tx_fifo_fifo_out_last;
assign basesoc_si5351_master_tx_fifo_source_payload_data = basesoc_si5351_master_tx_fifo_fifo_out_payload_data;
assign basesoc_si5351_master_tx_fifo_source_payload_addr = basesoc_si5351_master_tx_fifo_fifo_out_payload_addr;
assign basesoc_si5351_master_tx_fifo_source_payload_len_tx = basesoc_si5351_master_tx_fifo_fifo_out_payload_len_tx;
assign basesoc_si5351_master_tx_fifo_source_payload_len_rx = basesoc_si5351_master_tx_fifo_fifo_out_payload_len_rx;
assign basesoc_si5351_master_tx_fifo_source_payload_recover = basesoc_si5351_master_tx_fifo_fifo_out_payload_recover;
assign basesoc_si5351_master_tx_fifo_syncfifo_re = basesoc_si5351_master_tx_fifo_source_ready;
always @(*) begin
    basesoc_si5351_master_tx_fifo_wrport_adr <= 3'd0;
    if (basesoc_si5351_master_tx_fifo_replace) begin
        basesoc_si5351_master_tx_fifo_wrport_adr <= (basesoc_si5351_master_tx_fifo_produce - 1'd1);
    end else begin
        basesoc_si5351_master_tx_fifo_wrport_adr <= basesoc_si5351_master_tx_fifo_produce;
    end
end
assign basesoc_si5351_master_tx_fifo_wrport_dat_w = basesoc_si5351_master_tx_fifo_syncfifo_din;
assign basesoc_si5351_master_tx_fifo_wrport_we = (basesoc_si5351_master_tx_fifo_syncfifo_we & (basesoc_si5351_master_tx_fifo_syncfifo_writable | basesoc_si5351_master_tx_fifo_replace));
assign basesoc_si5351_master_tx_fifo_do_read = (basesoc_si5351_master_tx_fifo_syncfifo_readable & basesoc_si5351_master_tx_fifo_syncfifo_re);
assign basesoc_si5351_master_tx_fifo_rdport_adr = basesoc_si5351_master_tx_fifo_consume;
assign basesoc_si5351_master_tx_fifo_syncfifo_dout = basesoc_si5351_master_tx_fifo_rdport_dat_r;
assign basesoc_si5351_master_tx_fifo_syncfifo_writable = (basesoc_si5351_master_tx_fifo_level != 4'd8);
assign basesoc_si5351_master_tx_fifo_syncfifo_readable = (basesoc_si5351_master_tx_fifo_level != 1'd0);
assign basesoc_si5351_master_rx_fifo_syncfifo_din = {basesoc_si5351_master_rx_fifo_fifo_in_last, basesoc_si5351_master_rx_fifo_fifo_in_first, basesoc_si5351_master_rx_fifo_fifo_in_payload_unfinished_rx, basesoc_si5351_master_rx_fifo_fifo_in_payload_unfinished_tx, basesoc_si5351_master_rx_fifo_fifo_in_payload_nack, basesoc_si5351_master_rx_fifo_fifo_in_payload_data};
assign {basesoc_si5351_master_rx_fifo_fifo_out_last, basesoc_si5351_master_rx_fifo_fifo_out_first, basesoc_si5351_master_rx_fifo_fifo_out_payload_unfinished_rx, basesoc_si5351_master_rx_fifo_fifo_out_payload_unfinished_tx, basesoc_si5351_master_rx_fifo_fifo_out_payload_nack, basesoc_si5351_master_rx_fifo_fifo_out_payload_data} = basesoc_si5351_master_rx_fifo_syncfifo_dout;
assign basesoc_si5351_master_rx_fifo_sink_ready = basesoc_si5351_master_rx_fifo_syncfifo_writable;
assign basesoc_si5351_master_rx_fifo_syncfifo_we = basesoc_si5351_master_rx_fifo_sink_valid;
assign basesoc_si5351_master_rx_fifo_fifo_in_first = basesoc_si5351_master_rx_fifo_sink_first;
assign basesoc_si5351_master_rx_fifo_fifo_in_last = basesoc_si5351_master_rx_fifo_sink_last;
assign basesoc_si5351_master_rx_fifo_fifo_in_payload_data = basesoc_si5351_master_rx_fifo_sink_payload_data;
assign basesoc_si5351_master_rx_fifo_fifo_in_payload_nack = basesoc_si5351_master_rx_fifo_sink_payload_nack;
assign basesoc_si5351_master_rx_fifo_fifo_in_payload_unfinished_tx = basesoc_si5351_master_rx_fifo_sink_payload_unfinished_tx;
assign basesoc_si5351_master_rx_fifo_fifo_in_payload_unfinished_rx = basesoc_si5351_master_rx_fifo_sink_payload_unfinished_rx;
assign basesoc_si5351_master_rx_fifo_source_valid = basesoc_si5351_master_rx_fifo_syncfifo_readable;
assign basesoc_si5351_master_rx_fifo_source_first = basesoc_si5351_master_rx_fifo_fifo_out_first;
assign basesoc_si5351_master_rx_fifo_source_last = basesoc_si5351_master_rx_fifo_fifo_out_last;
assign basesoc_si5351_master_rx_fifo_source_payload_data = basesoc_si5351_master_rx_fifo_fifo_out_payload_data;
assign basesoc_si5351_master_rx_fifo_source_payload_nack = basesoc_si5351_master_rx_fifo_fifo_out_payload_nack;
assign basesoc_si5351_master_rx_fifo_source_payload_unfinished_tx = basesoc_si5351_master_rx_fifo_fifo_out_payload_unfinished_tx;
assign basesoc_si5351_master_rx_fifo_source_payload_unfinished_rx = basesoc_si5351_master_rx_fifo_fifo_out_payload_unfinished_rx;
assign basesoc_si5351_master_rx_fifo_syncfifo_re = basesoc_si5351_master_rx_fifo_source_ready;
always @(*) begin
    basesoc_si5351_master_rx_fifo_wrport_adr <= 3'd0;
    if (basesoc_si5351_master_rx_fifo_replace) begin
        basesoc_si5351_master_rx_fifo_wrport_adr <= (basesoc_si5351_master_rx_fifo_produce - 1'd1);
    end else begin
        basesoc_si5351_master_rx_fifo_wrport_adr <= basesoc_si5351_master_rx_fifo_produce;
    end
end
assign basesoc_si5351_master_rx_fifo_wrport_dat_w = basesoc_si5351_master_rx_fifo_syncfifo_din;
assign basesoc_si5351_master_rx_fifo_wrport_we = (basesoc_si5351_master_rx_fifo_syncfifo_we & (basesoc_si5351_master_rx_fifo_syncfifo_writable | basesoc_si5351_master_rx_fifo_replace));
assign basesoc_si5351_master_rx_fifo_do_read = (basesoc_si5351_master_rx_fifo_syncfifo_readable & basesoc_si5351_master_rx_fifo_syncfifo_re);
assign basesoc_si5351_master_rx_fifo_rdport_adr = basesoc_si5351_master_rx_fifo_consume;
assign basesoc_si5351_master_rx_fifo_syncfifo_dout = basesoc_si5351_master_rx_fifo_rdport_dat_r;
assign basesoc_si5351_master_rx_fifo_syncfifo_writable = (basesoc_si5351_master_rx_fifo_level != 4'd8);
assign basesoc_si5351_master_rx_fifo_syncfifo_readable = (basesoc_si5351_master_rx_fifo_level != 1'd0);
always @(*) begin
    basesoc_si5351_adr_si5351_resetinserter_next_value <= 7'd0;
    basesoc_si5351_adr_si5351_resetinserter_next_value_ce <= 1'd0;
    basesoc_si5351_bus_adr <= 32'd0;
    basesoc_si5351_bus_cyc <= 1'd0;
    basesoc_si5351_bus_dat_w <= 32'd0;
    basesoc_si5351_bus_sel <= 4'd0;
    basesoc_si5351_bus_stb <= 1'd0;
    basesoc_si5351_bus_we <= 1'd0;
    basesoc_si5351_done <= 1'd0;
    si5351_resetinserter_next_state <= 4'd0;
    si5351_resetinserter_next_state <= si5351_resetinserter_state;
    case (si5351_resetinserter_state)
        1'd1: begin
            basesoc_si5351_bus_stb <= 1'd1;
            basesoc_si5351_bus_cyc <= 1'd1;
            basesoc_si5351_bus_we <= 1'd0;
            basesoc_si5351_bus_adr <= 16'd40980;
            basesoc_si5351_bus_sel <= 4'd15;
            if (basesoc_si5351_bus_ack) begin
                if ((basesoc_si5351_bus_dat_r & 2'd2)) begin
                    si5351_resetinserter_next_state <= 2'd2;
                end else begin
                    si5351_resetinserter_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            basesoc_si5351_bus_stb <= 1'd1;
            basesoc_si5351_bus_cyc <= 1'd1;
            basesoc_si5351_bus_we <= 1'd0;
            basesoc_si5351_bus_adr <= 16'd40976;
            basesoc_si5351_bus_sel <= 4'd15;
            if (basesoc_si5351_bus_ack) begin
                si5351_resetinserter_next_state <= 1'd1;
            end
        end
        2'd3: begin
            basesoc_si5351_bus_stb <= 1'd1;
            basesoc_si5351_bus_cyc <= 1'd1;
            basesoc_si5351_bus_we <= 1'd0;
            basesoc_si5351_bus_adr <= 16'd40980;
            basesoc_si5351_bus_sel <= 4'd15;
            if (basesoc_si5351_bus_ack) begin
                if ((basesoc_si5351_bus_dat_r & 1'd1)) begin
                    si5351_resetinserter_next_state <= 3'd4;
                end else begin
                    si5351_resetinserter_next_state <= 2'd3;
                end
            end
        end
        3'd4: begin
            basesoc_si5351_bus_stb <= 1'd1;
            basesoc_si5351_bus_cyc <= 1'd1;
            basesoc_si5351_bus_we <= 1'd1;
            basesoc_si5351_bus_adr <= 16'd40964;
            basesoc_si5351_bus_sel <= 4'd15;
            basesoc_si5351_bus_dat_w <= 1'd1;
            if (basesoc_si5351_bus_ack) begin
                si5351_resetinserter_next_state <= 3'd5;
            end
        end
        3'd5: begin
            basesoc_si5351_bus_stb <= 1'd1;
            basesoc_si5351_bus_cyc <= 1'd1;
            basesoc_si5351_bus_we <= 1'd1;
            basesoc_si5351_bus_adr <= 16'd40968;
            basesoc_si5351_bus_sel <= 4'd15;
            basesoc_si5351_bus_dat_w <= 2'd2;
            if (basesoc_si5351_bus_ack) begin
                si5351_resetinserter_next_state <= 3'd6;
            end
        end
        3'd6: begin
            basesoc_si5351_bus_stb <= 1'd1;
            basesoc_si5351_bus_cyc <= 1'd1;
            basesoc_si5351_bus_we <= 1'd1;
            basesoc_si5351_bus_adr <= 16'd40972;
            basesoc_si5351_bus_sel <= 4'd15;
            basesoc_si5351_bus_dat_w <= 7'd96;
            if (basesoc_si5351_bus_ack) begin
                si5351_resetinserter_next_state <= 3'd7;
            end
        end
        3'd7: begin
            basesoc_si5351_bus_stb <= 1'd1;
            basesoc_si5351_bus_cyc <= 1'd1;
            basesoc_si5351_bus_we <= 1'd1;
            basesoc_si5351_bus_adr <= 16'd40976;
            basesoc_si5351_bus_sel <= 4'd15;
            basesoc_si5351_bus_dat_w <= basesoc_si5351_dat_r;
            if (basesoc_si5351_bus_ack) begin
                basesoc_si5351_adr_si5351_resetinserter_next_value <= (basesoc_si5351_adr + 1'd1);
                basesoc_si5351_adr_si5351_resetinserter_next_value_ce <= 1'd1;
                if ((basesoc_si5351_adr == 7'd87)) begin
                    si5351_resetinserter_next_state <= 4'd8;
                end else begin
                    si5351_resetinserter_next_state <= 2'd2;
                end
            end
        end
        4'd8: begin
            basesoc_si5351_done <= 1'd1;
        end
        default: begin
            basesoc_si5351_adr_si5351_resetinserter_next_value <= 1'd0;
            basesoc_si5351_adr_si5351_resetinserter_next_value_ce <= 1'd1;
            si5351_resetinserter_next_state <= 1'd1;
        end
    endcase
end
assign time_clk = si5351_clk1;
assign basesoc_time_gen_time_read_ps_i = basesoc_time_gen_read;
assign basesoc_time_gen_time_write_ps_i = basesoc_time_gen_write1;
assign basesoc_time_gen_write0 = basesoc_time_gen_time_write_ps_o;
assign basesoc_time_gen_time_change_ps_i = (basesoc_time_gen_write1 | basesoc_time_gen_time_adjustment_re);
assign basesoc_time_gen_time_change = basesoc_time_gen_time_change_ps_o;
assign basesoc_time_gen_time_read_ps_o = (basesoc_time_gen_time_read_ps_toggle_o ^ basesoc_time_gen_time_read_ps_toggle_o_r);
assign basesoc_time_gen_time_write_ps_o = (basesoc_time_gen_time_write_ps_toggle_o ^ basesoc_time_gen_time_write_ps_toggle_o_r);
assign basesoc_time_gen_time_change_ps_o = (basesoc_time_gen_time_change_ps_toggle_o ^ basesoc_time_gen_time_change_ps_toggle_o_r);
assign basesoc_time_sync_wait = (~basesoc_time_sync_ping_i);
assign basesoc_time_sync_ping_i = ((basesoc_time_sync_starter | basesoc_time_sync_pong_o) | basesoc_time_sync_done);
assign basesoc_time_sync_pong_i = basesoc_time_sync_ping_o1;
assign basesoc_time_sync_ping_o0 = (basesoc_time_sync_ping_toggle_o ^ basesoc_time_sync_ping_toggle_o_r);
assign basesoc_time_sync_pong_o = (basesoc_time_sync_pong_toggle_o ^ basesoc_time_sync_pong_toggle_o_r);
assign basesoc_time_sync_done = (basesoc_time_sync_count == 1'd0);
assign basesoc_ppsgenerator_reset = basesoc_time_gen_time_change;
assign basesoc_ppsgenerator_wait = (~basesoc_ppsgenerator_start);
assign basesoc_ppsgenerator_pps = (~basesoc_ppsgenerator_done);
always @(*) begin
    basesoc_ppsgenerator_start <= 1'd0;
    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value <= 64'd0;
    basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce <= 1'd0;
    clockdomainsrenamer_next_state <= 1'd0;
    clockdomainsrenamer_next_state <= clockdomainsrenamer_state;
    case (clockdomainsrenamer_state)
        1'd1: begin
            if ((basesoc_time_gen_time0 > basesoc_ppsgenerator_time_next)) begin
                basesoc_ppsgenerator_start <= 1'd1;
                basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value <= (basesoc_ppsgenerator_time_next + 30'd1000000000);
                basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce <= 1'd1;
            end
        end
        default: begin
            basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value <= 31'd1500000000;
            basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce <= 1'd1;
            if ((basesoc_time_gen_time0 != 1'd0)) begin
                clockdomainsrenamer_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_ppsgenerator_done = (basesoc_ppsgenerator_count == 1'd0);
assign jtag_clk = basesoc_basesoc_jtagbone_phy_jtag_tck;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_valid = basesoc_basesoc_jtagbone_phy_sink_valid;
assign basesoc_basesoc_jtagbone_phy_sink_ready = basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_ready;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_first = basesoc_basesoc_jtagbone_phy_sink_first;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_last = basesoc_basesoc_jtagbone_phy_sink_last;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_payload_data = basesoc_basesoc_jtagbone_phy_sink_payload_data;
assign basesoc_basesoc_jtagbone_phy_source_valid = basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_valid;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_ready = basesoc_basesoc_jtagbone_phy_source_ready;
assign basesoc_basesoc_jtagbone_phy_source_first = basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_first;
assign basesoc_basesoc_jtagbone_phy_source_last = basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_last;
assign basesoc_basesoc_jtagbone_phy_source_payload_data = basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_payload_data;
assign basesoc_basesoc_jtagbone_phy_fsm_reset = (basesoc_basesoc_jtagbone_phy_jtag_reset | basesoc_basesoc_jtagbone_phy_jtag_capture);
assign from1380_clk = sys_clk;
assign to1380_clk = jtag_clk;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cd_rst = (sys_rst | jtag_rst);
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_valid = basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_valid;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_ready = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_ready;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_first = basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_first;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_last = basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_last;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_payload_data = basesoc_basesoc_jtagbone_phy_tx_cdc_sink_sink_payload_data;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_valid;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_ready = basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_ready;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_first = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_first;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_last = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_last;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_payload_data = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_payload_data;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_din = {basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_last, basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_first, basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_payload_data};
assign {basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_last, basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_first, basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_payload_data} = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_dout;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_ready = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_writable;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_we = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_valid;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_first = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_first;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_last = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_last;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_in_payload_data = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_sink_payload_data;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_valid = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_readable;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_first = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_first;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_last = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_last;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_payload_data = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_fifo_out_payload_data;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_re = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_source_ready;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_ce = (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_writable & basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_we);
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_ce = (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_readable & basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_re);
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_writable = (((basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q[2] == basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_consume_wdomain[2]) | (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q[1] == basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_consume_wdomain[1])) | (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q[0] != basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_consume_wdomain[0]));
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_readable = (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q != basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_produce_rdomain);
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_adr = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_binary[1:0];
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_dat_w = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_din;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_we = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_ce;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_rdport_adr = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary[1:0];
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_asyncfifo_dout = basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_ce) begin
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next_binary <= (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next_binary <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next = (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next_binary ^ basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_ce) begin
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary <= (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next = (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary ^ basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign from1531_clk = jtag_clk;
assign to1531_clk = sys_clk;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cd_rst = (jtag_rst | sys_rst);
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_valid = basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_valid;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_ready = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_ready;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_first = basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_first;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_last = basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_last;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_payload_data = basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_payload_data;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_valid = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_valid;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_ready = basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_ready;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_first = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_first;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_last = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_last;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_source_source_payload_data = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_payload_data;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_din = {basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_last, basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_first, basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_payload_data};
assign {basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_last, basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_first, basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_payload_data} = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_dout;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_ready = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_writable;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_we = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_valid;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_first = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_first;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_last = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_last;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_in_payload_data = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_sink_payload_data;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_valid = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_readable;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_first = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_first;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_last = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_last;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_payload_data = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_fifo_out_payload_data;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_re = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_source_ready;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_ce = (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_writable & basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_we);
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_ce = (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_readable & basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_re);
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_writable = (((basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q[2] == basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_consume_wdomain[2]) | (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q[1] == basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_consume_wdomain[1])) | (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q[0] != basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_consume_wdomain[0]));
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_readable = (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q != basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_produce_rdomain);
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_adr = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary[1:0];
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_dat_w = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_din;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_we = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_ce;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_rdport_adr = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary[1:0];
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_asyncfifo_dout = basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_ce) begin
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary <= (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next = (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary ^ basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_ce) begin
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary <= (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next = (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary ^ basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary[2:1]);
always @(*) begin
    basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2 <= 3'd0;
    basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value_ce2 <= 1'd0;
    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1 <= 8'd0;
    basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value_ce1 <= 1'd0;
    basesoc_basesoc_jtagbone_phy_jtag_tdo <= 1'd0;
    basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value3 <= 1'd0;
    basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value_ce3 <= 1'd0;
    basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_payload_data <= 8'd0;
    basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_valid <= 1'd0;
    basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_ready <= 1'd0;
    basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value0 <= 1'd0;
    basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value_ce0 <= 1'd0;
    jtagphy_next_state <= 2'd0;
    jtagphy_next_state <= jtagphy_state;
    case (jtagphy_state)
        1'd1: begin
            basesoc_basesoc_jtagbone_phy_jtag_tdo <= basesoc_basesoc_jtagbone_phy_data;
            if (basesoc_basesoc_jtagbone_phy_jtag_shift) begin
                basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2 <= (basesoc_basesoc_jtagbone_phy_count + 1'd1);
                basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value_ce2 <= 1'd1;
                basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1 <= {basesoc_basesoc_jtagbone_phy_jtag_tdi, basesoc_basesoc_jtagbone_phy_data[7:1]};
                basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value_ce1 <= 1'd1;
                if ((basesoc_basesoc_jtagbone_phy_count == 3'd7)) begin
                    jtagphy_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            basesoc_basesoc_jtagbone_phy_jtag_tdo <= basesoc_basesoc_jtagbone_phy_valid;
            if (basesoc_basesoc_jtagbone_phy_jtag_shift) begin
                basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_valid <= basesoc_basesoc_jtagbone_phy_jtag_tdi;
                basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_payload_data <= basesoc_basesoc_jtagbone_phy_data;
                basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value3 <= basesoc_basesoc_jtagbone_phy_rx_cdc_sink_sink_ready;
                basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value_ce3 <= 1'd1;
                jtagphy_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_basesoc_jtagbone_phy_jtag_tdo <= basesoc_basesoc_jtagbone_phy_ready;
            if (basesoc_basesoc_jtagbone_phy_jtag_shift) begin
                basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_ready <= basesoc_basesoc_jtagbone_phy_jtag_tdi;
                basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value0 <= basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_valid;
                basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value_ce0 <= 1'd1;
                basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1 <= basesoc_basesoc_jtagbone_phy_tx_cdc_source_source_payload_data;
                basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value_ce1 <= 1'd1;
                basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2 <= 1'd0;
                basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value_ce2 <= 1'd1;
                jtagphy_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_basesoc_jtagbone_wait = (~basesoc_basesoc_jtagbone_is_ongoing);
assign basesoc_basesoc_jtagbone_reset = basesoc_basesoc_jtagbone_done;
assign basesoc_basesoc_jtagbone_wishbone_adr = basesoc_basesoc_jtagbone_address;
assign basesoc_basesoc_jtagbone_wishbone_dat_w = basesoc_basesoc_jtagbone_data;
assign basesoc_basesoc_jtagbone_wishbone_sel = 4'd15;
always @(*) begin
    basesoc_basesoc_jtagbone_phy_sink_payload_data <= 8'd0;
    case (basesoc_basesoc_jtagbone_data_bytes_count)
        1'd0: begin
            basesoc_basesoc_jtagbone_phy_sink_payload_data <= basesoc_basesoc_jtagbone_data[31:24];
        end
        1'd1: begin
            basesoc_basesoc_jtagbone_phy_sink_payload_data <= basesoc_basesoc_jtagbone_data[31:16];
        end
        2'd2: begin
            basesoc_basesoc_jtagbone_phy_sink_payload_data <= basesoc_basesoc_jtagbone_data[31:8];
        end
        2'd3: begin
            basesoc_basesoc_jtagbone_phy_sink_payload_data <= basesoc_basesoc_jtagbone_data;
        end
    endcase
end
assign basesoc_basesoc_jtagbone_phy_sink_last = ((basesoc_basesoc_jtagbone_data_bytes_count == 2'd3) & (basesoc_basesoc_jtagbone_words_count == (basesoc_basesoc_jtagbone_length - 1'd1)));
always @(*) begin
    basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value1 <= 2'd0;
    basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value_ce1 <= 1'd0;
    basesoc_basesoc_jtagbone_address_uartbone_next_value5 <= 32'd0;
    basesoc_basesoc_jtagbone_address_uartbone_next_value_ce5 <= 1'd0;
    basesoc_basesoc_jtagbone_cmd_uartbone_next_value3 <= 8'd0;
    basesoc_basesoc_jtagbone_cmd_uartbone_next_value_ce3 <= 1'd0;
    basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value0 <= 2'd0;
    basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd0;
    basesoc_basesoc_jtagbone_data_uartbone_next_value7 <= 32'd0;
    basesoc_basesoc_jtagbone_data_uartbone_next_value_ce7 <= 1'd0;
    basesoc_basesoc_jtagbone_incr_uartbone_next_value6 <= 1'd0;
    basesoc_basesoc_jtagbone_incr_uartbone_next_value_ce6 <= 1'd0;
    basesoc_basesoc_jtagbone_is_ongoing <= 1'd0;
    basesoc_basesoc_jtagbone_length_uartbone_next_value4 <= 8'd0;
    basesoc_basesoc_jtagbone_length_uartbone_next_value_ce4 <= 1'd0;
    basesoc_basesoc_jtagbone_phy_sink_valid <= 1'd0;
    basesoc_basesoc_jtagbone_phy_source_ready <= 1'd0;
    basesoc_basesoc_jtagbone_wishbone_cyc <= 1'd0;
    basesoc_basesoc_jtagbone_wishbone_stb <= 1'd0;
    basesoc_basesoc_jtagbone_wishbone_we <= 1'd0;
    basesoc_basesoc_jtagbone_words_count_uartbone_next_value2 <= 8'd0;
    basesoc_basesoc_jtagbone_words_count_uartbone_next_value_ce2 <= 1'd0;
    uartbone_next_state <= 3'd0;
    uartbone_next_state <= uartbone_state;
    case (uartbone_state)
        1'd1: begin
            basesoc_basesoc_jtagbone_phy_source_ready <= 1'd1;
            if (basesoc_basesoc_jtagbone_phy_source_valid) begin
                basesoc_basesoc_jtagbone_length_uartbone_next_value4 <= basesoc_basesoc_jtagbone_phy_source_payload_data;
                basesoc_basesoc_jtagbone_length_uartbone_next_value_ce4 <= 1'd1;
                uartbone_next_state <= 2'd2;
            end
        end
        2'd2: begin
            basesoc_basesoc_jtagbone_phy_source_ready <= 1'd1;
            if (basesoc_basesoc_jtagbone_phy_source_valid) begin
                basesoc_basesoc_jtagbone_address_uartbone_next_value5 <= {basesoc_basesoc_jtagbone_address, basesoc_basesoc_jtagbone_phy_source_payload_data};
                basesoc_basesoc_jtagbone_address_uartbone_next_value_ce5 <= 1'd1;
                basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value1 <= (basesoc_basesoc_jtagbone_addr_bytes_count + 1'd1);
                basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value_ce1 <= 1'd1;
                if ((basesoc_basesoc_jtagbone_addr_bytes_count == 2'd3)) begin
                    if (((basesoc_basesoc_jtagbone_cmd == 1'd1) | (basesoc_basesoc_jtagbone_cmd == 2'd3))) begin
                        basesoc_basesoc_jtagbone_incr_uartbone_next_value6 <= (basesoc_basesoc_jtagbone_cmd == 1'd1);
                        basesoc_basesoc_jtagbone_incr_uartbone_next_value_ce6 <= 1'd1;
                        uartbone_next_state <= 2'd3;
                    end else begin
                        if (((basesoc_basesoc_jtagbone_cmd == 2'd2) | (basesoc_basesoc_jtagbone_cmd == 3'd4))) begin
                            basesoc_basesoc_jtagbone_incr_uartbone_next_value6 <= (basesoc_basesoc_jtagbone_cmd == 2'd2);
                            basesoc_basesoc_jtagbone_incr_uartbone_next_value_ce6 <= 1'd1;
                            uartbone_next_state <= 3'd5;
                        end else begin
                            uartbone_next_state <= 1'd0;
                        end
                    end
                end
            end
        end
        2'd3: begin
            basesoc_basesoc_jtagbone_phy_source_ready <= 1'd1;
            if (basesoc_basesoc_jtagbone_phy_source_valid) begin
                basesoc_basesoc_jtagbone_data_uartbone_next_value7 <= {basesoc_basesoc_jtagbone_data, basesoc_basesoc_jtagbone_phy_source_payload_data};
                basesoc_basesoc_jtagbone_data_uartbone_next_value_ce7 <= 1'd1;
                basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value0 <= (basesoc_basesoc_jtagbone_data_bytes_count + 1'd1);
                basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd1;
                if ((basesoc_basesoc_jtagbone_data_bytes_count == 2'd3)) begin
                    uartbone_next_state <= 3'd4;
                end
            end
        end
        3'd4: begin
            basesoc_basesoc_jtagbone_phy_source_ready <= 1'd0;
            basesoc_basesoc_jtagbone_wishbone_stb <= 1'd1;
            basesoc_basesoc_jtagbone_wishbone_we <= 1'd1;
            basesoc_basesoc_jtagbone_wishbone_cyc <= 1'd1;
            if (basesoc_basesoc_jtagbone_wishbone_ack) begin
                basesoc_basesoc_jtagbone_words_count_uartbone_next_value2 <= (basesoc_basesoc_jtagbone_words_count + 1'd1);
                basesoc_basesoc_jtagbone_words_count_uartbone_next_value_ce2 <= 1'd1;
                basesoc_basesoc_jtagbone_address_uartbone_next_value5 <= (basesoc_basesoc_jtagbone_address + basesoc_basesoc_jtagbone_incr);
                basesoc_basesoc_jtagbone_address_uartbone_next_value_ce5 <= 1'd1;
                if ((basesoc_basesoc_jtagbone_words_count == (basesoc_basesoc_jtagbone_length - 1'd1))) begin
                    uartbone_next_state <= 1'd0;
                end else begin
                    uartbone_next_state <= 2'd3;
                end
            end
        end
        3'd5: begin
            basesoc_basesoc_jtagbone_phy_source_ready <= 1'd0;
            basesoc_basesoc_jtagbone_wishbone_stb <= 1'd1;
            basesoc_basesoc_jtagbone_wishbone_we <= 1'd0;
            basesoc_basesoc_jtagbone_wishbone_cyc <= 1'd1;
            if (basesoc_basesoc_jtagbone_wishbone_ack) begin
                basesoc_basesoc_jtagbone_data_uartbone_next_value7 <= basesoc_basesoc_jtagbone_wishbone_dat_r;
                basesoc_basesoc_jtagbone_data_uartbone_next_value_ce7 <= 1'd1;
                uartbone_next_state <= 3'd6;
            end
        end
        3'd6: begin
            basesoc_basesoc_jtagbone_phy_source_ready <= 1'd0;
            basesoc_basesoc_jtagbone_phy_sink_valid <= 1'd1;
            if (basesoc_basesoc_jtagbone_phy_sink_ready) begin
                basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value0 <= (basesoc_basesoc_jtagbone_data_bytes_count + 1'd1);
                basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd1;
                if ((basesoc_basesoc_jtagbone_data_bytes_count == 2'd3)) begin
                    basesoc_basesoc_jtagbone_words_count_uartbone_next_value2 <= (basesoc_basesoc_jtagbone_words_count + 1'd1);
                    basesoc_basesoc_jtagbone_words_count_uartbone_next_value_ce2 <= 1'd1;
                    basesoc_basesoc_jtagbone_address_uartbone_next_value5 <= (basesoc_basesoc_jtagbone_address + basesoc_basesoc_jtagbone_incr);
                    basesoc_basesoc_jtagbone_address_uartbone_next_value_ce5 <= 1'd1;
                    if ((basesoc_basesoc_jtagbone_words_count == (basesoc_basesoc_jtagbone_length - 1'd1))) begin
                        uartbone_next_state <= 1'd0;
                    end else begin
                        uartbone_next_state <= 3'd5;
                    end
                end
            end
        end
        default: begin
            basesoc_basesoc_jtagbone_is_ongoing <= 1'd1;
            basesoc_basesoc_jtagbone_phy_source_ready <= 1'd1;
            basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value0 <= 1'd0;
            basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value_ce0 <= 1'd1;
            basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value1 <= 1'd0;
            basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value_ce1 <= 1'd1;
            basesoc_basesoc_jtagbone_words_count_uartbone_next_value2 <= 1'd0;
            basesoc_basesoc_jtagbone_words_count_uartbone_next_value_ce2 <= 1'd1;
            if (basesoc_basesoc_jtagbone_phy_source_valid) begin
                basesoc_basesoc_jtagbone_cmd_uartbone_next_value3 <= basesoc_basesoc_jtagbone_phy_source_payload_data;
                basesoc_basesoc_jtagbone_cmd_uartbone_next_value_ce3 <= 1'd1;
                uartbone_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_basesoc_jtagbone_done = (basesoc_basesoc_jtagbone_count == 1'd0);
assign basesoc_leds_wait = (~basesoc_leds_done);
always @(*) begin
    basesoc_leds_leds <= 1'd0;
    if ((basesoc_leds_mode == 1'd1)) begin
        basesoc_leds_leds <= basesoc_leds_storage;
    end else begin
        basesoc_leds_leds <= basesoc_leds_chaser;
    end
end
assign basesoc = (basesoc_leds_leds ^ 1'd0);
assign basesoc_leds_done = (basesoc_leds_count == 1'd0);
assign basesoc_icap_reset = (~(basesoc_icap_write | basesoc_icap_read));
assign basesoc_icap_i_icap = {{basesoc_icap__i[24], basesoc_icap__i[25], basesoc_icap__i[26], basesoc_icap__i[27], basesoc_icap__i[28], basesoc_icap__i[29], basesoc_icap__i[30], basesoc_icap__i[31]}, {basesoc_icap__i[16], basesoc_icap__i[17], basesoc_icap__i[18], basesoc_icap__i[19], basesoc_icap__i[20], basesoc_icap__i[21], basesoc_icap__i[22], basesoc_icap__i[23]}, {basesoc_icap__i[8], basesoc_icap__i[9], basesoc_icap__i[10], basesoc_icap__i[11], basesoc_icap__i[12], basesoc_icap__i[13], basesoc_icap__i[14], basesoc_icap__i[15]}, {basesoc_icap__i[0], basesoc_icap__i[1], basesoc_icap__i[2], basesoc_icap__i[3], basesoc_icap__i[4], basesoc_icap__i[5], basesoc_icap__i[6], basesoc_icap__i[7]}};
assign basesoc_icap__o = {{basesoc_icap_o_icap[24], basesoc_icap_o_icap[25], basesoc_icap_o_icap[26], basesoc_icap_o_icap[27], basesoc_icap_o_icap[28], basesoc_icap_o_icap[29], basesoc_icap_o_icap[30], basesoc_icap_o_icap[31]}, {basesoc_icap_o_icap[16], basesoc_icap_o_icap[17], basesoc_icap_o_icap[18], basesoc_icap_o_icap[19], basesoc_icap_o_icap[20], basesoc_icap_o_icap[21], basesoc_icap_o_icap[22], basesoc_icap_o_icap[23]}, {basesoc_icap_o_icap[8], basesoc_icap_o_icap[9], basesoc_icap_o_icap[10], basesoc_icap_o_icap[11], basesoc_icap_o_icap[12], basesoc_icap_o_icap[13], basesoc_icap_o_icap[14], basesoc_icap_o_icap[15]}, {basesoc_icap_o_icap[0], basesoc_icap_o_icap[1], basesoc_icap_o_icap[2], basesoc_icap_o_icap[3], basesoc_icap_o_icap[4], basesoc_icap_o_icap[5], basesoc_icap_o_icap[6], basesoc_icap_o_icap[7]}};
assign basesoc_icap_done_status = basesoc_icap_done;
assign basesoc_icap_read = basesoc_icap_read_storage;
always @(*) begin
    basesoc_icap_data_dat_w <= 32'd0;
    basesoc_icap_data_we <= 1'd0;
    if (basesoc_icap_done) begin
        basesoc_icap_data_we <= 1'd1;
        basesoc_icap_data_dat_w <= basesoc_icap_read_data;
    end
end
always @(*) begin
    basesoc_icap__i <= 32'd0;
    basesoc_icap_count_icap_next_value0 <= 4'd0;
    basesoc_icap_count_icap_next_value_ce0 <= 1'd0;
    basesoc_icap_csib <= 1'd1;
    basesoc_icap_done <= 1'd0;
    basesoc_icap_rdwrb <= 1'd0;
    basesoc_icap_read_data_icap_next_value1 <= 32'd0;
    basesoc_icap_read_data_icap_next_value_ce1 <= 1'd0;
    icap_resetinserter_next_state <= 3'd0;
    icap_resetinserter_next_state <= icap_resetinserter_state;
    case (icap_resetinserter_state)
        1'd1: begin
            basesoc_icap_csib <= 1'd0;
            basesoc_icap_rdwrb <= 1'd0;
            case (basesoc_icap_count)
                1'd0: begin
                    basesoc_icap__i <= 30'd536870912;
                end
                1'd1: begin
                    basesoc_icap__i <= 32'd2862175590;
                end
                2'd2: begin
                    basesoc_icap__i <= 30'd536870912;
                end
                2'd3: begin
                    basesoc_icap__i <= 30'd536870912;
                end
            endcase
            basesoc_icap_count_icap_next_value0 <= (basesoc_icap_count + 1'd1);
            basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
            if ((basesoc_icap_count == 2'd3)) begin
                basesoc_icap_count_icap_next_value0 <= 1'd0;
                basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
                if (basesoc_icap_write) begin
                    icap_resetinserter_next_state <= 2'd2;
                end else begin
                    icap_resetinserter_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            basesoc_icap_csib <= 1'd0;
            basesoc_icap_rdwrb <= 1'd0;
            case (basesoc_icap_count)
                1'd0: begin
                    basesoc_icap__i <= ((30'd805306368 | (basesoc_icap_addr <<< 4'd13)) | 1'd1);
                end
                1'd1: begin
                    basesoc_icap__i <= basesoc_icap_write_data;
                end
                2'd2: begin
                    basesoc_icap__i <= 30'd536870912;
                end
                2'd3: begin
                    basesoc_icap__i <= 30'd536870912;
                end
            endcase
            basesoc_icap_count_icap_next_value0 <= (basesoc_icap_count + 1'd1);
            basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
            if ((basesoc_icap_count == 2'd3)) begin
                basesoc_icap_count_icap_next_value0 <= 1'd0;
                basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
                icap_resetinserter_next_state <= 3'd4;
            end
        end
        2'd3: begin
            basesoc_icap_csib <= 1'd0;
            basesoc_icap_rdwrb <= 1'd0;
            case (basesoc_icap_count)
                1'd0: begin
                    basesoc_icap__i <= ((30'd671088640 | (basesoc_icap_addr <<< 4'd13)) | 1'd1);
                end
                1'd1: begin
                    basesoc_icap__i <= 30'd536870912;
                end
                2'd2: begin
                    basesoc_icap__i <= 30'd536870912;
                end
                2'd3: begin
                    basesoc_icap_csib <= 1'd1;
                    basesoc_icap_rdwrb <= 1'd1;
                    basesoc_icap__i <= 30'd536870912;
                end
                3'd4: begin
                    basesoc_icap_csib <= 1'd0;
                    basesoc_icap_rdwrb <= 1'd1;
                    basesoc_icap__i <= 30'd536870912;
                end
                3'd5: begin
                    basesoc_icap_csib <= 1'd0;
                    basesoc_icap_rdwrb <= 1'd1;
                    basesoc_icap__i <= 30'd536870912;
                end
                3'd6: begin
                    basesoc_icap_csib <= 1'd0;
                    basesoc_icap_rdwrb <= 1'd1;
                    basesoc_icap__i <= 30'd536870912;
                end
                3'd7: begin
                    basesoc_icap_csib <= 1'd0;
                    basesoc_icap_rdwrb <= 1'd1;
                    basesoc_icap__i <= 30'd536870912;
                end
                4'd8: begin
                    basesoc_icap_csib <= 1'd0;
                    basesoc_icap_rdwrb <= 1'd1;
                    basesoc_icap__i <= 30'd536870912;
                end
            endcase
            basesoc_icap_count_icap_next_value0 <= (basesoc_icap_count + 1'd1);
            basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
            if ((basesoc_icap_count == 3'd7)) begin
                basesoc_icap_read_data_icap_next_value1 <= basesoc_icap__o;
                basesoc_icap_read_data_icap_next_value_ce1 <= 1'd1;
                basesoc_icap_count_icap_next_value0 <= 1'd0;
                basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
                icap_resetinserter_next_state <= 3'd4;
            end
        end
        3'd4: begin
            basesoc_icap_csib <= 1'd0;
            basesoc_icap_rdwrb <= 1'd0;
            case (basesoc_icap_count)
                1'd0: begin
                    basesoc_icap__i <= 30'd805339137;
                end
                1'd1: begin
                    basesoc_icap__i <= 4'd13;
                end
                2'd2: begin
                    basesoc_icap__i <= 30'd536870912;
                end
                2'd3: begin
                    basesoc_icap__i <= 30'd536870912;
                end
            endcase
            basesoc_icap_count_icap_next_value0 <= (basesoc_icap_count + 1'd1);
            basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
            if ((basesoc_icap_count == 2'd3)) begin
                basesoc_icap_count_icap_next_value0 <= 1'd0;
                basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
                icap_resetinserter_next_state <= 3'd5;
            end
        end
        3'd5: begin
            basesoc_icap_csib <= 1'd1;
            basesoc_icap_rdwrb <= 1'd0;
            basesoc_icap__i <= 32'd4294967295;
            basesoc_icap_done <= 1'd1;
        end
        default: begin
            basesoc_icap_csib <= 1'd1;
            basesoc_icap_rdwrb <= 1'd0;
            basesoc_icap__i <= 32'd4294967295;
            if ((basesoc_icap_write | basesoc_icap_read)) begin
                basesoc_icap_count_icap_next_value0 <= 1'd0;
                basesoc_icap_count_icap_next_value_ce0 <= 1'd1;
                icap_resetinserter_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    basesoc_icap_addr <= 5'd0;
    basesoc_icap_write <= 1'd0;
    basesoc_icap_write_data <= 32'd0;
    icap_fsm_next_state <= 1'd0;
    basesoc_icap_addr <= basesoc_icap_addr_storage;
    basesoc_icap_write_data <= basesoc_icap_data_storage;
    basesoc_icap_write <= basesoc_icap_write_storage;
    icap_fsm_next_state <= icap_fsm_state;
    case (icap_fsm_state)
        1'd1: begin
            basesoc_icap_addr <= 3'd4;
            basesoc_icap_write <= 1'd1;
            basesoc_icap_write_data <= 4'd15;
        end
        default: begin
            if (basesoc_icap_reload) begin
                icap_fsm_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    basesoc_dadr <= 7'd0;
    basesoc_den <= 1'd0;
    if ((~basesoc_drp_en)) begin
        basesoc_den <= basesoc_eoc;
        basesoc_dadr <= basesoc_channel;
    end
end
assign flash_cs_n = basesoc_flash_cs_n_storage;
assign flash_mosi = basesoc_flash_pads_mosi;
assign basesoc_flash_pads_miso = flash_miso;
assign basesoc_flash_start0 = basesoc_flash_start1;
assign basesoc_flash_length0 = basesoc_flash_length1;
assign basesoc_flash_done1 = basesoc_flash_done0;
assign basesoc_flash_mode0 = 1'd0;
assign basesoc_flash_mosi = basesoc_flash_mosi_storage;
assign basesoc_flash_miso_status = basesoc_flash_miso;
assign basesoc_flash_cs = basesoc_flash_sel;
assign basesoc_flash_cs_mode = basesoc_flash_mode1;
assign basesoc_flash_loopback = basesoc_flash_mode2;
assign basesoc_flash_clk_rise = (basesoc_flash_clk_divider1 == (basesoc_flash_clk_divider0[15:1] - 1'd1));
assign basesoc_flash_clk_fall = (basesoc_flash_clk_divider1 == (basesoc_flash_clk_divider0 - 1'd1));
always @(*) begin
    basesoc_flash_clk_enable <= 1'd0;
    basesoc_flash_count_s7spiflash_next_value <= 6'd0;
    basesoc_flash_count_s7spiflash_next_value_ce <= 1'd0;
    basesoc_flash_done0 <= 1'd0;
    basesoc_flash_irq <= 1'd0;
    basesoc_flash_miso_latch <= 1'd0;
    basesoc_flash_mosi_latch <= 1'd0;
    basesoc_flash_xfer_enable <= 1'd0;
    s7spiflash_next_state <= 2'd0;
    s7spiflash_next_state <= s7spiflash_state;
    case (s7spiflash_state)
        1'd1: begin
            basesoc_flash_count_s7spiflash_next_value <= 1'd0;
            basesoc_flash_count_s7spiflash_next_value_ce <= 1'd1;
            if (basesoc_flash_clk_fall) begin
                basesoc_flash_xfer_enable <= 1'd1;
                s7spiflash_next_state <= 2'd2;
            end
        end
        2'd2: begin
            basesoc_flash_clk_enable <= 1'd1;
            basesoc_flash_xfer_enable <= 1'd1;
            if (basesoc_flash_clk_fall) begin
                basesoc_flash_count_s7spiflash_next_value <= (basesoc_flash_count + 1'd1);
                basesoc_flash_count_s7spiflash_next_value_ce <= 1'd1;
                if ((basesoc_flash_count == (basesoc_flash_length0 - 1'd1))) begin
                    s7spiflash_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            basesoc_flash_xfer_enable <= 1'd1;
            if (basesoc_flash_clk_rise) begin
                basesoc_flash_miso_latch <= 1'd1;
                basesoc_flash_irq <= 1'd1;
                s7spiflash_next_state <= 1'd0;
            end
        end
        default: begin
            basesoc_flash_done0 <= 1'd1;
            if (basesoc_flash_start0) begin
                basesoc_flash_done0 <= 1'd0;
                basesoc_flash_mosi_latch <= 1'd1;
                s7spiflash_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_s7pciephy_pcie_rst_n = pcie_x1_m2_rst_n;
assign basesoc_s7pciephy_tx_datapath_sink_sink_valid = basesoc_s7pciephy_sink_valid;
assign basesoc_s7pciephy_sink_ready = basesoc_s7pciephy_tx_datapath_sink_sink_ready;
assign basesoc_s7pciephy_tx_datapath_sink_sink_first = basesoc_s7pciephy_sink_first;
assign basesoc_s7pciephy_tx_datapath_sink_sink_last = basesoc_s7pciephy_sink_last;
assign basesoc_s7pciephy_tx_datapath_sink_sink_payload_dat = basesoc_s7pciephy_sink_payload_dat;
assign basesoc_s7pciephy_tx_datapath_sink_sink_payload_be = basesoc_s7pciephy_sink_payload_be;
assign basesoc_s7pciephy_source_valid = basesoc_s7pciephy_rx_datapath_source_source_valid;
assign basesoc_s7pciephy_rx_datapath_source_source_ready = basesoc_s7pciephy_source_ready;
assign basesoc_s7pciephy_source_first = basesoc_s7pciephy_rx_datapath_source_source_first;
assign basesoc_s7pciephy_source_last = basesoc_s7pciephy_rx_datapath_source_source_last;
assign basesoc_s7pciephy_source_payload_dat = basesoc_s7pciephy_rx_datapath_source_source_payload_dat;
assign basesoc_s7pciephy_source_payload_be = basesoc_s7pciephy_rx_datapath_source_source_payload_be;
assign basesoc_s7pciephy_msi_cdc_sink_sink_valid = basesoc_s7pciephy_msi_valid;
assign basesoc_s7pciephy_msi_ready = basesoc_s7pciephy_msi_cdc_sink_sink_ready;
assign basesoc_s7pciephy_msi_cdc_sink_sink_first = basesoc_s7pciephy_msi_first;
assign basesoc_s7pciephy_msi_cdc_sink_sink_last = basesoc_s7pciephy_msi_last;
assign basesoc_s7pciephy_msi_cdc_sink_sink_payload_dat = basesoc_s7pciephy_msi_payload_dat;
always @(*) begin
    basesoc_s7pciephy_max_request_size <= 16'd0;
    case (basesoc_s7pciephy_dcommand[14:12])
        1'd0: begin
            basesoc_s7pciephy_max_request_size <= 8'd128;
        end
        1'd1: begin
            basesoc_s7pciephy_max_request_size <= 9'd256;
        end
        2'd2: begin
            basesoc_s7pciephy_max_request_size <= 10'd512;
        end
        2'd3: begin
            basesoc_s7pciephy_max_request_size <= 10'd512;
        end
        3'd4: begin
            basesoc_s7pciephy_max_request_size <= 10'd512;
        end
        3'd5: begin
            basesoc_s7pciephy_max_request_size <= 10'd512;
        end
    endcase
end
always @(*) begin
    basesoc_s7pciephy_max_payload_size <= 16'd0;
    case (basesoc_s7pciephy_dcommand[7:5])
        1'd0: begin
            basesoc_s7pciephy_max_payload_size <= 8'd128;
        end
        1'd1: begin
            basesoc_s7pciephy_max_payload_size <= 9'd256;
        end
        2'd2: begin
            basesoc_s7pciephy_max_payload_size <= 10'd512;
        end
        2'd3: begin
            basesoc_s7pciephy_max_payload_size <= 10'd512;
        end
        3'd4: begin
            basesoc_s7pciephy_max_payload_size <= 10'd512;
        end
        3'd5: begin
            basesoc_s7pciephy_max_payload_size <= 10'd512;
        end
    endcase
end
assign basesoc_s7pciephy_id = {basesoc_s7pciephy_bus_number, basesoc_s7pciephy_device_number, basesoc_s7pciephy_function_number};
assign basesoc_s7pciephy_bus_master_enable_status = basesoc_s7pciephy_command[2];
assign basesoc_s7pciephy_max_request_size_status = basesoc_s7pciephy_max_request_size;
assign basesoc_s7pciephy_max_payload_size_status = basesoc_s7pciephy_max_payload_size;
assign basesoc_s7pciephy_rx_datapath_sink_sink_first = 1'd0;
assign basesoc_s7pciephy_rx_datapath_sink_sink_last = basesoc_s7pciephy_m_axis_rx_tlast;
assign basesoc_s7pciephy_tx_datapath_pipe_valid_sink_valid = basesoc_s7pciephy_tx_datapath_sink_sink_valid;
assign basesoc_s7pciephy_tx_datapath_sink_sink_ready = basesoc_s7pciephy_tx_datapath_pipe_valid_sink_ready;
assign basesoc_s7pciephy_tx_datapath_pipe_valid_sink_first = basesoc_s7pciephy_tx_datapath_sink_sink_first;
assign basesoc_s7pciephy_tx_datapath_pipe_valid_sink_last = basesoc_s7pciephy_tx_datapath_sink_sink_last;
assign basesoc_s7pciephy_tx_datapath_pipe_valid_sink_payload_dat = basesoc_s7pciephy_tx_datapath_sink_sink_payload_dat;
assign basesoc_s7pciephy_tx_datapath_pipe_valid_sink_payload_be = basesoc_s7pciephy_tx_datapath_sink_sink_payload_be;
assign basesoc_s7pciephy_tx_datapath_cdc_sink_sink_valid = basesoc_s7pciephy_tx_datapath_pipe_valid_source_valid;
assign basesoc_s7pciephy_tx_datapath_pipe_valid_source_ready = basesoc_s7pciephy_tx_datapath_cdc_sink_sink_ready;
assign basesoc_s7pciephy_tx_datapath_cdc_sink_sink_first = basesoc_s7pciephy_tx_datapath_pipe_valid_source_first;
assign basesoc_s7pciephy_tx_datapath_cdc_sink_sink_last = basesoc_s7pciephy_tx_datapath_pipe_valid_source_last;
assign basesoc_s7pciephy_tx_datapath_cdc_sink_sink_payload_dat = basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat;
assign basesoc_s7pciephy_tx_datapath_cdc_sink_sink_payload_be = basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_be;
assign basesoc_s7pciephy_tx_datapath_converter_sink_valid = basesoc_s7pciephy_tx_datapath_cdc_source_source_valid;
assign basesoc_s7pciephy_tx_datapath_cdc_source_source_ready = basesoc_s7pciephy_tx_datapath_converter_sink_ready;
assign basesoc_s7pciephy_tx_datapath_converter_sink_first = basesoc_s7pciephy_tx_datapath_cdc_source_source_first;
assign basesoc_s7pciephy_tx_datapath_converter_sink_last = basesoc_s7pciephy_tx_datapath_cdc_source_source_last;
assign basesoc_s7pciephy_tx_datapath_converter_sink_payload_dat = basesoc_s7pciephy_tx_datapath_cdc_source_source_payload_dat;
assign basesoc_s7pciephy_tx_datapath_converter_sink_payload_be = basesoc_s7pciephy_tx_datapath_cdc_source_source_payload_be;
assign basesoc_s7pciephy_tx_datapath_pipe_ready_sink_valid = basesoc_s7pciephy_tx_datapath_converter_source_valid;
assign basesoc_s7pciephy_tx_datapath_converter_source_ready = basesoc_s7pciephy_tx_datapath_pipe_ready_sink_ready;
assign basesoc_s7pciephy_tx_datapath_pipe_ready_sink_first = basesoc_s7pciephy_tx_datapath_converter_source_first;
assign basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last = basesoc_s7pciephy_tx_datapath_converter_source_last;
assign basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_dat = basesoc_s7pciephy_tx_datapath_converter_source_payload_dat;
assign basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_be = basesoc_s7pciephy_tx_datapath_converter_source_payload_be;
assign basesoc_s7pciephy_tx_datapath_source_source_valid = basesoc_s7pciephy_tx_datapath_pipe_ready_source_valid;
assign basesoc_s7pciephy_tx_datapath_pipe_ready_source_ready = basesoc_s7pciephy_tx_datapath_source_source_ready;
assign basesoc_s7pciephy_tx_datapath_source_source_first = basesoc_s7pciephy_tx_datapath_pipe_ready_source_first;
assign basesoc_s7pciephy_tx_datapath_source_source_last = basesoc_s7pciephy_tx_datapath_pipe_ready_source_last;
assign basesoc_s7pciephy_tx_datapath_source_source_payload_dat = basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_dat;
assign basesoc_s7pciephy_tx_datapath_source_source_payload_be = basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_be;
assign basesoc_s7pciephy_tx_datapath_pipe_valid_sink_ready = ((~basesoc_s7pciephy_tx_datapath_pipe_valid_source_valid) | basesoc_s7pciephy_tx_datapath_pipe_valid_source_ready);
assign from2632_clk = sys_clk;
assign to2632_clk = pcie_clk;
assign basesoc_s7pciephy_tx_datapath_cdc_cd_rst = (sys_rst | pcie_rst);
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_valid = basesoc_s7pciephy_tx_datapath_cdc_sink_sink_valid;
assign basesoc_s7pciephy_tx_datapath_cdc_sink_sink_ready = basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_ready;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_first = basesoc_s7pciephy_tx_datapath_cdc_sink_sink_first;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_last = basesoc_s7pciephy_tx_datapath_cdc_sink_sink_last;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_payload_dat = basesoc_s7pciephy_tx_datapath_cdc_sink_sink_payload_dat;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_payload_be = basesoc_s7pciephy_tx_datapath_cdc_sink_sink_payload_be;
assign basesoc_s7pciephy_tx_datapath_cdc_source_source_valid = basesoc_s7pciephy_tx_datapath_cdc_cdc_source_valid;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_source_ready = basesoc_s7pciephy_tx_datapath_cdc_source_source_ready;
assign basesoc_s7pciephy_tx_datapath_cdc_source_source_first = basesoc_s7pciephy_tx_datapath_cdc_cdc_source_first;
assign basesoc_s7pciephy_tx_datapath_cdc_source_source_last = basesoc_s7pciephy_tx_datapath_cdc_cdc_source_last;
assign basesoc_s7pciephy_tx_datapath_cdc_source_source_payload_dat = basesoc_s7pciephy_tx_datapath_cdc_cdc_source_payload_dat;
assign basesoc_s7pciephy_tx_datapath_cdc_source_source_payload_be = basesoc_s7pciephy_tx_datapath_cdc_cdc_source_payload_be;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_din = {basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_last, basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_first, basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_be, basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_dat};
assign {basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_last, basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_first, basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_be, basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_dat} = basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_dout;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_ready = basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_we = basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_valid;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_first = basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_first;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_last = basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_last;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_dat = basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_payload_dat;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_in_payload_be = basesoc_s7pciephy_tx_datapath_cdc_cdc_sink_payload_be;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_source_valid = basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_source_first = basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_first;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_source_last = basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_last;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_source_payload_dat = basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_dat;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_source_payload_be = basesoc_s7pciephy_tx_datapath_cdc_cdc_fifo_out_payload_be;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_re = basesoc_s7pciephy_tx_datapath_cdc_cdc_source_ready;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce = (basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable & basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_we);
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_ce = (basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable & basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_re);
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_writable = (((basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q[4] == basesoc_s7pciephy_tx_datapath_cdc_cdc_consume_wdomain[4]) | (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q[3] == basesoc_s7pciephy_tx_datapath_cdc_cdc_consume_wdomain[3])) | (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q[2:0] != basesoc_s7pciephy_tx_datapath_cdc_cdc_consume_wdomain[2:0]));
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_readable = (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q != basesoc_s7pciephy_tx_datapath_cdc_cdc_produce_rdomain);
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_adr = basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary[3:0];
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w = basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_din;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_we = basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_rdport_adr = basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary[3:0];
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_asyncfifo_dout = basesoc_s7pciephy_tx_datapath_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary <= 5'd0;
    if (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_ce) begin
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary <= (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next = (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary ^ basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary[4:1]);
always @(*) begin
    basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary <= 5'd0;
    if (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_ce) begin
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary <= (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next = (basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary ^ basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary[4:1]);
assign basesoc_s7pciephy_tx_datapath_converter_converter_sink_valid = basesoc_s7pciephy_tx_datapath_converter_sink_valid;
assign basesoc_s7pciephy_tx_datapath_converter_converter_sink_first = basesoc_s7pciephy_tx_datapath_converter_sink_first;
assign basesoc_s7pciephy_tx_datapath_converter_converter_sink_last = basesoc_s7pciephy_tx_datapath_converter_sink_last;
assign basesoc_s7pciephy_tx_datapath_converter_sink_ready = basesoc_s7pciephy_tx_datapath_converter_converter_sink_ready;
assign basesoc_s7pciephy_tx_datapath_converter_converter_sink_payload_data = {basesoc_s7pciephy_tx_datapath_converter_sink_payload_be, basesoc_s7pciephy_tx_datapath_converter_sink_payload_dat};
assign basesoc_s7pciephy_tx_datapath_converter_source_valid = basesoc_s7pciephy_tx_datapath_converter_source_source_valid;
assign basesoc_s7pciephy_tx_datapath_converter_source_first = basesoc_s7pciephy_tx_datapath_converter_source_source_first;
assign basesoc_s7pciephy_tx_datapath_converter_source_last = basesoc_s7pciephy_tx_datapath_converter_source_source_last;
assign basesoc_s7pciephy_tx_datapath_converter_source_source_ready = basesoc_s7pciephy_tx_datapath_converter_source_ready;
assign {basesoc_s7pciephy_tx_datapath_converter_source_payload_be, basesoc_s7pciephy_tx_datapath_converter_source_payload_dat} = basesoc_s7pciephy_tx_datapath_converter_source_source_payload_data;
assign basesoc_s7pciephy_tx_datapath_converter_source_source_valid = basesoc_s7pciephy_tx_datapath_converter_converter_source_valid;
assign basesoc_s7pciephy_tx_datapath_converter_converter_source_ready = basesoc_s7pciephy_tx_datapath_converter_source_source_ready;
assign basesoc_s7pciephy_tx_datapath_converter_source_source_first = basesoc_s7pciephy_tx_datapath_converter_converter_source_first;
assign basesoc_s7pciephy_tx_datapath_converter_source_source_last = basesoc_s7pciephy_tx_datapath_converter_converter_source_last;
assign basesoc_s7pciephy_tx_datapath_converter_source_source_payload_data = basesoc_s7pciephy_tx_datapath_converter_converter_source_payload_data;
assign basesoc_s7pciephy_tx_datapath_converter_converter_source_valid = basesoc_s7pciephy_tx_datapath_converter_converter_sink_valid;
assign basesoc_s7pciephy_tx_datapath_converter_converter_sink_ready = basesoc_s7pciephy_tx_datapath_converter_converter_source_ready;
assign basesoc_s7pciephy_tx_datapath_converter_converter_source_first = basesoc_s7pciephy_tx_datapath_converter_converter_sink_first;
assign basesoc_s7pciephy_tx_datapath_converter_converter_source_last = basesoc_s7pciephy_tx_datapath_converter_converter_sink_last;
assign basesoc_s7pciephy_tx_datapath_converter_converter_source_payload_data = basesoc_s7pciephy_tx_datapath_converter_converter_sink_payload_data;
assign basesoc_s7pciephy_tx_datapath_converter_converter_source_payload_valid_token_count = 1'd1;
assign basesoc_s7pciephy_tx_datapath_pipe_ready_sink_ready = (~basesoc_s7pciephy_tx_datapath_pipe_ready_valid);
always @(*) begin
    basesoc_s7pciephy_tx_datapath_pipe_ready_source_first <= 1'd0;
    basesoc_s7pciephy_tx_datapath_pipe_ready_source_last <= 1'd0;
    basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_be <= 8'd0;
    basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_dat <= 64'd0;
    basesoc_s7pciephy_tx_datapath_pipe_ready_source_valid <= 1'd0;
    if (basesoc_s7pciephy_tx_datapath_pipe_ready_valid) begin
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_valid <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_first <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_first;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_last <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_last;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_dat <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_be <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be;
    end else begin
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_valid <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_valid;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_first <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_first;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_last <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_dat <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_dat;
        basesoc_s7pciephy_tx_datapath_pipe_ready_source_payload_be <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_be;
    end
end
assign basesoc_s7pciephy_rx_datapath_pipe_ready_sink_valid = basesoc_s7pciephy_rx_datapath_sink_sink_valid;
assign basesoc_s7pciephy_rx_datapath_sink_sink_ready = basesoc_s7pciephy_rx_datapath_pipe_ready_sink_ready;
assign basesoc_s7pciephy_rx_datapath_pipe_ready_sink_first = basesoc_s7pciephy_rx_datapath_sink_sink_first;
assign basesoc_s7pciephy_rx_datapath_pipe_ready_sink_last = basesoc_s7pciephy_rx_datapath_sink_sink_last;
assign basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_dat = basesoc_s7pciephy_rx_datapath_sink_sink_payload_dat;
assign basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_be = basesoc_s7pciephy_rx_datapath_sink_sink_payload_be;
assign basesoc_s7pciephy_rx_datapath_converter_sink_valid = basesoc_s7pciephy_rx_datapath_pipe_ready_source_valid;
assign basesoc_s7pciephy_rx_datapath_pipe_ready_source_ready = basesoc_s7pciephy_rx_datapath_converter_sink_ready;
assign basesoc_s7pciephy_rx_datapath_converter_sink_first = basesoc_s7pciephy_rx_datapath_pipe_ready_source_first;
assign basesoc_s7pciephy_rx_datapath_converter_sink_last = basesoc_s7pciephy_rx_datapath_pipe_ready_source_last;
assign basesoc_s7pciephy_rx_datapath_converter_sink_payload_dat = basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_dat;
assign basesoc_s7pciephy_rx_datapath_converter_sink_payload_be = basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_be;
assign basesoc_s7pciephy_rx_datapath_cdc_sink_sink_valid = basesoc_s7pciephy_rx_datapath_converter_source_valid;
assign basesoc_s7pciephy_rx_datapath_converter_source_ready = basesoc_s7pciephy_rx_datapath_cdc_sink_sink_ready;
assign basesoc_s7pciephy_rx_datapath_cdc_sink_sink_first = basesoc_s7pciephy_rx_datapath_converter_source_first;
assign basesoc_s7pciephy_rx_datapath_cdc_sink_sink_last = basesoc_s7pciephy_rx_datapath_converter_source_last;
assign basesoc_s7pciephy_rx_datapath_cdc_sink_sink_payload_dat = basesoc_s7pciephy_rx_datapath_converter_source_payload_dat;
assign basesoc_s7pciephy_rx_datapath_cdc_sink_sink_payload_be = basesoc_s7pciephy_rx_datapath_converter_source_payload_be;
assign basesoc_s7pciephy_rx_datapath_pipe_valid_sink_valid = basesoc_s7pciephy_rx_datapath_cdc_source_source_valid;
assign basesoc_s7pciephy_rx_datapath_cdc_source_source_ready = basesoc_s7pciephy_rx_datapath_pipe_valid_sink_ready;
assign basesoc_s7pciephy_rx_datapath_pipe_valid_sink_first = basesoc_s7pciephy_rx_datapath_cdc_source_source_first;
assign basesoc_s7pciephy_rx_datapath_pipe_valid_sink_last = basesoc_s7pciephy_rx_datapath_cdc_source_source_last;
assign basesoc_s7pciephy_rx_datapath_pipe_valid_sink_payload_dat = basesoc_s7pciephy_rx_datapath_cdc_source_source_payload_dat;
assign basesoc_s7pciephy_rx_datapath_pipe_valid_sink_payload_be = basesoc_s7pciephy_rx_datapath_cdc_source_source_payload_be;
assign basesoc_s7pciephy_rx_datapath_source_source_valid = basesoc_s7pciephy_rx_datapath_pipe_valid_source_valid;
assign basesoc_s7pciephy_rx_datapath_pipe_valid_source_ready = basesoc_s7pciephy_rx_datapath_source_source_ready;
assign basesoc_s7pciephy_rx_datapath_source_source_first = basesoc_s7pciephy_rx_datapath_pipe_valid_source_first;
assign basesoc_s7pciephy_rx_datapath_source_source_last = basesoc_s7pciephy_rx_datapath_pipe_valid_source_last;
assign basesoc_s7pciephy_rx_datapath_source_source_payload_dat = basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_dat;
assign basesoc_s7pciephy_rx_datapath_source_source_payload_be = basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_be;
assign basesoc_s7pciephy_rx_datapath_pipe_ready_sink_ready = (~basesoc_s7pciephy_rx_datapath_pipe_ready_valid);
always @(*) begin
    basesoc_s7pciephy_rx_datapath_pipe_ready_source_first <= 1'd0;
    basesoc_s7pciephy_rx_datapath_pipe_ready_source_last <= 1'd0;
    basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_be <= 8'd0;
    basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_dat <= 64'd0;
    basesoc_s7pciephy_rx_datapath_pipe_ready_source_valid <= 1'd0;
    if (basesoc_s7pciephy_rx_datapath_pipe_ready_valid) begin
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_valid <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_first <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_first;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_last <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_last;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_dat <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_be <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be;
    end else begin
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_valid <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_valid;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_first <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_first;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_last <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_last;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_dat <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_dat;
        basesoc_s7pciephy_rx_datapath_pipe_ready_source_payload_be <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_be;
    end
end
assign basesoc_s7pciephy_rx_datapath_converter_converter_sink_valid = basesoc_s7pciephy_rx_datapath_converter_sink_valid;
assign basesoc_s7pciephy_rx_datapath_converter_converter_sink_first = basesoc_s7pciephy_rx_datapath_converter_sink_first;
assign basesoc_s7pciephy_rx_datapath_converter_converter_sink_last = basesoc_s7pciephy_rx_datapath_converter_sink_last;
assign basesoc_s7pciephy_rx_datapath_converter_sink_ready = basesoc_s7pciephy_rx_datapath_converter_converter_sink_ready;
assign basesoc_s7pciephy_rx_datapath_converter_converter_sink_payload_data = {basesoc_s7pciephy_rx_datapath_converter_sink_payload_be, basesoc_s7pciephy_rx_datapath_converter_sink_payload_dat};
assign basesoc_s7pciephy_rx_datapath_converter_source_valid = basesoc_s7pciephy_rx_datapath_converter_source_source_valid;
assign basesoc_s7pciephy_rx_datapath_converter_source_first = basesoc_s7pciephy_rx_datapath_converter_source_source_first;
assign basesoc_s7pciephy_rx_datapath_converter_source_last = basesoc_s7pciephy_rx_datapath_converter_source_source_last;
assign basesoc_s7pciephy_rx_datapath_converter_source_source_ready = basesoc_s7pciephy_rx_datapath_converter_source_ready;
assign {basesoc_s7pciephy_rx_datapath_converter_source_payload_be, basesoc_s7pciephy_rx_datapath_converter_source_payload_dat} = basesoc_s7pciephy_rx_datapath_converter_source_source_payload_data;
assign basesoc_s7pciephy_rx_datapath_converter_source_source_valid = basesoc_s7pciephy_rx_datapath_converter_converter_source_valid;
assign basesoc_s7pciephy_rx_datapath_converter_converter_source_ready = basesoc_s7pciephy_rx_datapath_converter_source_source_ready;
assign basesoc_s7pciephy_rx_datapath_converter_source_source_first = basesoc_s7pciephy_rx_datapath_converter_converter_source_first;
assign basesoc_s7pciephy_rx_datapath_converter_source_source_last = basesoc_s7pciephy_rx_datapath_converter_converter_source_last;
assign basesoc_s7pciephy_rx_datapath_converter_source_source_payload_data = basesoc_s7pciephy_rx_datapath_converter_converter_source_payload_data;
assign basesoc_s7pciephy_rx_datapath_converter_converter_source_valid = basesoc_s7pciephy_rx_datapath_converter_converter_sink_valid;
assign basesoc_s7pciephy_rx_datapath_converter_converter_sink_ready = basesoc_s7pciephy_rx_datapath_converter_converter_source_ready;
assign basesoc_s7pciephy_rx_datapath_converter_converter_source_first = basesoc_s7pciephy_rx_datapath_converter_converter_sink_first;
assign basesoc_s7pciephy_rx_datapath_converter_converter_source_last = basesoc_s7pciephy_rx_datapath_converter_converter_sink_last;
assign basesoc_s7pciephy_rx_datapath_converter_converter_source_payload_data = basesoc_s7pciephy_rx_datapath_converter_converter_sink_payload_data;
assign basesoc_s7pciephy_rx_datapath_converter_converter_source_payload_valid_token_count = 1'd1;
assign from3033_clk = pcie_clk;
assign to3033_clk = sys_clk;
assign basesoc_s7pciephy_rx_datapath_cdc_cd_rst = (pcie_rst | sys_rst);
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_valid = basesoc_s7pciephy_rx_datapath_cdc_sink_sink_valid;
assign basesoc_s7pciephy_rx_datapath_cdc_sink_sink_ready = basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_ready;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_first = basesoc_s7pciephy_rx_datapath_cdc_sink_sink_first;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_last = basesoc_s7pciephy_rx_datapath_cdc_sink_sink_last;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_payload_dat = basesoc_s7pciephy_rx_datapath_cdc_sink_sink_payload_dat;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_payload_be = basesoc_s7pciephy_rx_datapath_cdc_sink_sink_payload_be;
assign basesoc_s7pciephy_rx_datapath_cdc_source_source_valid = basesoc_s7pciephy_rx_datapath_cdc_cdc_source_valid;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_source_ready = basesoc_s7pciephy_rx_datapath_cdc_source_source_ready;
assign basesoc_s7pciephy_rx_datapath_cdc_source_source_first = basesoc_s7pciephy_rx_datapath_cdc_cdc_source_first;
assign basesoc_s7pciephy_rx_datapath_cdc_source_source_last = basesoc_s7pciephy_rx_datapath_cdc_cdc_source_last;
assign basesoc_s7pciephy_rx_datapath_cdc_source_source_payload_dat = basesoc_s7pciephy_rx_datapath_cdc_cdc_source_payload_dat;
assign basesoc_s7pciephy_rx_datapath_cdc_source_source_payload_be = basesoc_s7pciephy_rx_datapath_cdc_cdc_source_payload_be;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_din = {basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_last, basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_first, basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_be, basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_dat};
assign {basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_last, basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_first, basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_be, basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_dat} = basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_dout;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_ready = basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_we = basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_valid;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_first = basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_first;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_last = basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_last;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_dat = basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_payload_dat;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_in_payload_be = basesoc_s7pciephy_rx_datapath_cdc_cdc_sink_payload_be;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_source_valid = basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_source_first = basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_first;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_source_last = basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_last;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_source_payload_dat = basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_dat;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_source_payload_be = basesoc_s7pciephy_rx_datapath_cdc_cdc_fifo_out_payload_be;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_re = basesoc_s7pciephy_rx_datapath_cdc_cdc_source_ready;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce = (basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable & basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_we);
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_ce = (basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable & basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_re);
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_writable = (((basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q[4] == basesoc_s7pciephy_rx_datapath_cdc_cdc_consume_wdomain[4]) | (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q[3] == basesoc_s7pciephy_rx_datapath_cdc_cdc_consume_wdomain[3])) | (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q[2:0] != basesoc_s7pciephy_rx_datapath_cdc_cdc_consume_wdomain[2:0]));
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_readable = (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q != basesoc_s7pciephy_rx_datapath_cdc_cdc_produce_rdomain);
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_adr = basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary[3:0];
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_dat_w = basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_din;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_we = basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_rdport_adr = basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary[3:0];
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_asyncfifo_dout = basesoc_s7pciephy_rx_datapath_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary <= 5'd0;
    if (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_ce) begin
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary <= (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next = (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary ^ basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary[4:1]);
always @(*) begin
    basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary <= 5'd0;
    if (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_ce) begin
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary <= (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next = (basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary ^ basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary[4:1]);
assign basesoc_s7pciephy_rx_datapath_pipe_valid_sink_ready = ((~basesoc_s7pciephy_rx_datapath_pipe_valid_source_valid) | basesoc_s7pciephy_rx_datapath_pipe_valid_source_ready);
assign from3224_clk = sys_clk;
assign to3224_clk = pcie_clk;
assign basesoc_s7pciephy_msi_cdc_cd_rst = (sys_rst | pcie_rst);
assign basesoc_s7pciephy_msi_cdc_cdc_sink_valid = basesoc_s7pciephy_msi_cdc_sink_sink_valid;
assign basesoc_s7pciephy_msi_cdc_sink_sink_ready = basesoc_s7pciephy_msi_cdc_cdc_sink_ready;
assign basesoc_s7pciephy_msi_cdc_cdc_sink_first = basesoc_s7pciephy_msi_cdc_sink_sink_first;
assign basesoc_s7pciephy_msi_cdc_cdc_sink_last = basesoc_s7pciephy_msi_cdc_sink_sink_last;
assign basesoc_s7pciephy_msi_cdc_cdc_sink_payload_dat = basesoc_s7pciephy_msi_cdc_sink_sink_payload_dat;
assign basesoc_s7pciephy_msi_cdc_source_source_valid = basesoc_s7pciephy_msi_cdc_cdc_source_valid;
assign basesoc_s7pciephy_msi_cdc_cdc_source_ready = basesoc_s7pciephy_msi_cdc_source_source_ready;
assign basesoc_s7pciephy_msi_cdc_source_source_first = basesoc_s7pciephy_msi_cdc_cdc_source_first;
assign basesoc_s7pciephy_msi_cdc_source_source_last = basesoc_s7pciephy_msi_cdc_cdc_source_last;
assign basesoc_s7pciephy_msi_cdc_source_source_payload_dat = basesoc_s7pciephy_msi_cdc_cdc_source_payload_dat;
assign basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_din = {basesoc_s7pciephy_msi_cdc_cdc_fifo_in_last, basesoc_s7pciephy_msi_cdc_cdc_fifo_in_first, basesoc_s7pciephy_msi_cdc_cdc_fifo_in_payload_dat};
assign {basesoc_s7pciephy_msi_cdc_cdc_fifo_out_last, basesoc_s7pciephy_msi_cdc_cdc_fifo_out_first, basesoc_s7pciephy_msi_cdc_cdc_fifo_out_payload_dat} = basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_dout;
assign basesoc_s7pciephy_msi_cdc_cdc_sink_ready = basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_writable;
assign basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_we = basesoc_s7pciephy_msi_cdc_cdc_sink_valid;
assign basesoc_s7pciephy_msi_cdc_cdc_fifo_in_first = basesoc_s7pciephy_msi_cdc_cdc_sink_first;
assign basesoc_s7pciephy_msi_cdc_cdc_fifo_in_last = basesoc_s7pciephy_msi_cdc_cdc_sink_last;
assign basesoc_s7pciephy_msi_cdc_cdc_fifo_in_payload_dat = basesoc_s7pciephy_msi_cdc_cdc_sink_payload_dat;
assign basesoc_s7pciephy_msi_cdc_cdc_source_valid = basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_readable;
assign basesoc_s7pciephy_msi_cdc_cdc_source_first = basesoc_s7pciephy_msi_cdc_cdc_fifo_out_first;
assign basesoc_s7pciephy_msi_cdc_cdc_source_last = basesoc_s7pciephy_msi_cdc_cdc_fifo_out_last;
assign basesoc_s7pciephy_msi_cdc_cdc_source_payload_dat = basesoc_s7pciephy_msi_cdc_cdc_fifo_out_payload_dat;
assign basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_re = basesoc_s7pciephy_msi_cdc_cdc_source_ready;
assign basesoc_s7pciephy_msi_cdc_cdc_graycounter0_ce = (basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_writable & basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_we);
assign basesoc_s7pciephy_msi_cdc_cdc_graycounter1_ce = (basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_readable & basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_re);
assign basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_writable = (((basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q[2] == basesoc_s7pciephy_msi_cdc_cdc_consume_wdomain[2]) | (basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q[1] == basesoc_s7pciephy_msi_cdc_cdc_consume_wdomain[1])) | (basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q[0] != basesoc_s7pciephy_msi_cdc_cdc_consume_wdomain[0]));
assign basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_readable = (basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q != basesoc_s7pciephy_msi_cdc_cdc_produce_rdomain);
assign basesoc_s7pciephy_msi_cdc_cdc_wrport_adr = basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_binary[1:0];
assign basesoc_s7pciephy_msi_cdc_cdc_wrport_dat_w = basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_din;
assign basesoc_s7pciephy_msi_cdc_cdc_wrport_we = basesoc_s7pciephy_msi_cdc_cdc_graycounter0_ce;
assign basesoc_s7pciephy_msi_cdc_cdc_rdport_adr = basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary[1:0];
assign basesoc_s7pciephy_msi_cdc_cdc_asyncfifo_dout = basesoc_s7pciephy_msi_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (basesoc_s7pciephy_msi_cdc_cdc_graycounter0_ce) begin
        basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary <= (basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary <= basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next = (basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary ^ basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (basesoc_s7pciephy_msi_cdc_cdc_graycounter1_ce) begin
        basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary <= (basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary <= basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next = (basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary ^ basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign basesoc_s7pciephy_clkin = basesoc_s7pciephy_pipe_txoutclk_bufg;
assign clk125_clk = basesoc_s7pciephy_clkout_buf0;
assign clk250_clk = basesoc_s7pciephy_clkout_buf1;
assign userclk1_clk = basesoc_s7pciephy_clkout_buf2;
assign userclk2_clk = basesoc_s7pciephy_clkout_buf3;
assign basesoc_basesoc_depacketizer_sink_sink_valid = basesoc_s7pciephy_source_valid;
assign basesoc_s7pciephy_source_ready = basesoc_basesoc_depacketizer_sink_sink_ready;
assign basesoc_basesoc_depacketizer_sink_sink_first = basesoc_s7pciephy_source_first;
assign basesoc_basesoc_depacketizer_sink_sink_last = basesoc_s7pciephy_source_last;
assign basesoc_basesoc_depacketizer_sink_sink_payload_dat = basesoc_s7pciephy_source_payload_dat;
assign basesoc_basesoc_depacketizer_sink_sink_payload_be = basesoc_s7pciephy_source_payload_be;
assign basesoc_s7pciephy_sink_valid = basesoc_basesoc_packetizer_source_valid;
assign basesoc_basesoc_packetizer_source_ready = basesoc_s7pciephy_sink_ready;
assign basesoc_s7pciephy_sink_first = basesoc_basesoc_packetizer_source_first;
assign basesoc_s7pciephy_sink_last = basesoc_basesoc_packetizer_source_last;
assign basesoc_s7pciephy_sink_payload_dat = basesoc_basesoc_packetizer_source_payload_dat;
assign basesoc_s7pciephy_sink_payload_be = basesoc_basesoc_packetizer_source_payload_be;
assign basesoc_basesoc_slave_source_valid = basesoc_basesoc_depacketizer_req_source_valid;
assign basesoc_basesoc_depacketizer_req_source_ready = basesoc_basesoc_slave_source_ready;
assign basesoc_basesoc_slave_source_first = basesoc_basesoc_depacketizer_req_source_first;
assign basesoc_basesoc_slave_source_last = basesoc_basesoc_depacketizer_req_source_last;
assign basesoc_basesoc_slave_source_payload_req_id = basesoc_basesoc_depacketizer_req_source_payload_req_id;
assign basesoc_basesoc_slave_source_payload_we = basesoc_basesoc_depacketizer_req_source_payload_we;
assign basesoc_basesoc_slave_source_payload_adr = basesoc_basesoc_depacketizer_req_source_payload_adr;
assign basesoc_basesoc_slave_source_payload_len = basesoc_basesoc_depacketizer_req_source_payload_len;
assign basesoc_basesoc_slave_source_payload_tag = basesoc_basesoc_depacketizer_req_source_payload_tag;
assign basesoc_basesoc_slave_source_payload_dat = basesoc_basesoc_depacketizer_req_source_payload_dat;
assign basesoc_basesoc_slave_source_payload_channel = basesoc_basesoc_depacketizer_req_source_payload_channel;
assign basesoc_basesoc_slave_source_payload_user_id = basesoc_basesoc_depacketizer_req_source_payload_user_id;
assign basesoc_basesoc_packetizer_cmp_sink_valid = basesoc_basesoc_slave_sink_valid;
assign basesoc_basesoc_slave_sink_ready = basesoc_basesoc_packetizer_cmp_sink_ready;
assign basesoc_basesoc_packetizer_cmp_sink_first = basesoc_basesoc_slave_sink_first;
assign basesoc_basesoc_packetizer_cmp_sink_last = basesoc_basesoc_slave_sink_last;
assign basesoc_basesoc_packetizer_cmp_sink_payload_req_id = basesoc_basesoc_slave_sink_payload_req_id;
assign basesoc_basesoc_packetizer_cmp_sink_payload_cmp_id = basesoc_basesoc_slave_sink_payload_cmp_id;
assign basesoc_basesoc_packetizer_cmp_sink_payload_adr = basesoc_basesoc_slave_sink_payload_adr;
assign basesoc_basesoc_packetizer_cmp_sink_payload_len = basesoc_basesoc_slave_sink_payload_len;
assign basesoc_basesoc_packetizer_cmp_sink_payload_end = basesoc_basesoc_slave_sink_payload_end;
assign basesoc_basesoc_packetizer_cmp_sink_payload_err = basesoc_basesoc_slave_sink_payload_err;
assign basesoc_basesoc_packetizer_cmp_sink_payload_tag = basesoc_basesoc_slave_sink_payload_tag;
assign basesoc_basesoc_packetizer_cmp_sink_payload_dat = basesoc_basesoc_slave_sink_payload_dat;
assign basesoc_basesoc_packetizer_cmp_sink_payload_channel = basesoc_basesoc_slave_sink_payload_channel;
assign basesoc_basesoc_packetizer_cmp_sink_payload_user_id = basesoc_basesoc_slave_sink_payload_user_id;
assign basesoc_basesoc_packetizer_req_sink_valid = basesoc_basesoc_master_sink_valid;
assign basesoc_basesoc_master_sink_ready = basesoc_basesoc_packetizer_req_sink_ready;
assign basesoc_basesoc_packetizer_req_sink_first = basesoc_basesoc_master_sink_first;
assign basesoc_basesoc_packetizer_req_sink_last = basesoc_basesoc_master_sink_last;
assign basesoc_basesoc_packetizer_req_sink_payload_req_id = basesoc_basesoc_master_sink_payload_req_id;
assign basesoc_basesoc_packetizer_req_sink_payload_we = basesoc_basesoc_master_sink_payload_we;
assign basesoc_basesoc_packetizer_req_sink_payload_adr = basesoc_basesoc_master_sink_payload_adr;
assign basesoc_basesoc_packetizer_req_sink_payload_len = basesoc_basesoc_master_sink_payload_len;
assign basesoc_basesoc_packetizer_req_sink_payload_tag = basesoc_basesoc_master_sink_payload_tag;
assign basesoc_basesoc_packetizer_req_sink_payload_dat = basesoc_basesoc_master_sink_payload_dat;
assign basesoc_basesoc_packetizer_req_sink_payload_channel = basesoc_basesoc_master_sink_payload_channel;
assign basesoc_basesoc_packetizer_req_sink_payload_user_id = basesoc_basesoc_master_sink_payload_user_id;
assign basesoc_basesoc_master_source_valid = basesoc_basesoc_depacketizer_cmp_source_valid;
assign basesoc_basesoc_depacketizer_cmp_source_ready = basesoc_basesoc_master_source_ready;
assign basesoc_basesoc_master_source_first = basesoc_basesoc_depacketizer_cmp_source_first;
assign basesoc_basesoc_master_source_last = basesoc_basesoc_depacketizer_cmp_source_last;
assign basesoc_basesoc_master_source_payload_req_id = basesoc_basesoc_depacketizer_cmp_source_payload_req_id;
assign basesoc_basesoc_master_source_payload_cmp_id = basesoc_basesoc_depacketizer_cmp_source_payload_cmp_id;
assign basesoc_basesoc_master_source_payload_adr = basesoc_basesoc_depacketizer_cmp_source_payload_adr;
assign basesoc_basesoc_master_source_payload_len = basesoc_basesoc_depacketizer_cmp_source_payload_len;
assign basesoc_basesoc_master_source_payload_end = basesoc_basesoc_depacketizer_cmp_source_payload_end;
assign basesoc_basesoc_master_source_payload_err = basesoc_basesoc_depacketizer_cmp_source_payload_err;
assign basesoc_basesoc_master_source_payload_tag = basesoc_basesoc_depacketizer_cmp_source_payload_tag;
assign basesoc_basesoc_master_source_payload_dat = basesoc_basesoc_depacketizer_cmp_source_payload_dat;
assign basesoc_basesoc_master_source_payload_channel = basesoc_basesoc_depacketizer_cmp_source_payload_channel;
assign basesoc_basesoc_master_source_payload_user_id = basesoc_basesoc_depacketizer_cmp_source_payload_user_id;
assign basesoc_basesoc_depacketizer_header_extracter_sink_valid = basesoc_basesoc_depacketizer_sink_sink_valid;
assign basesoc_basesoc_depacketizer_sink_sink_ready = basesoc_basesoc_depacketizer_header_extracter_sink_ready;
assign basesoc_basesoc_depacketizer_header_extracter_sink_first = basesoc_basesoc_depacketizer_sink_sink_first;
assign basesoc_basesoc_depacketizer_header_extracter_sink_last = basesoc_basesoc_depacketizer_sink_sink_last;
assign basesoc_basesoc_depacketizer_header_extracter_sink_payload_dat = basesoc_basesoc_depacketizer_sink_sink_payload_dat;
assign basesoc_basesoc_depacketizer_header_extracter_sink_payload_be = basesoc_basesoc_depacketizer_sink_sink_payload_be;
assign basesoc_basesoc_depacketizer_endpoint0_ready = 1'd1;
assign basesoc_basesoc_depacketizer_dispatch_sink_valid = basesoc_basesoc_depacketizer_header_extracter_source_valid;
assign basesoc_basesoc_depacketizer_header_extracter_source_ready = basesoc_basesoc_depacketizer_dispatch_sink_ready;
assign basesoc_basesoc_depacketizer_dispatch_sink_first = basesoc_basesoc_depacketizer_header_extracter_source_first;
assign basesoc_basesoc_depacketizer_dispatch_sink_last = basesoc_basesoc_depacketizer_header_extracter_source_last;
assign basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[30:29];
assign basesoc_basesoc_depacketizer_dispatch_sink_payload_type = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[28:24];
always @(*) begin
    basesoc_basesoc_depacketizer_dispatch_sink_payload_dat <= 64'd0;
    basesoc_basesoc_depacketizer_dispatch_sink_payload_dat[31:0] <= {basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[7:0], basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[15:8], basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[23:16], basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[31:24]};
    basesoc_basesoc_depacketizer_dispatch_sink_payload_dat[63:32] <= {basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[39:32], basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[47:40], basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[55:48], basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[63:56]};
end
always @(*) begin
    basesoc_basesoc_depacketizer_dispatch_sink_payload_be <= 8'd0;
    basesoc_basesoc_depacketizer_dispatch_sink_payload_be[3:0] <= {basesoc_basesoc_depacketizer_header_extracter_source_payload_be[0], basesoc_basesoc_depacketizer_header_extracter_source_payload_be[1], basesoc_basesoc_depacketizer_header_extracter_source_payload_be[2], basesoc_basesoc_depacketizer_header_extracter_source_payload_be[3]};
    basesoc_basesoc_depacketizer_dispatch_sink_payload_be[7:4] <= {basesoc_basesoc_depacketizer_header_extracter_source_payload_be[4], basesoc_basesoc_depacketizer_header_extracter_source_payload_be[5], basesoc_basesoc_depacketizer_header_extracter_source_payload_be[6], basesoc_basesoc_depacketizer_header_extracter_source_payload_be[7]};
end
assign basesoc_basesoc_depacketizer_tlp_req_valid = basesoc_basesoc_depacketizer_endpoint1_valid;
assign basesoc_basesoc_depacketizer_endpoint1_ready = basesoc_basesoc_depacketizer_tlp_req_ready;
assign basesoc_basesoc_depacketizer_tlp_req_first = basesoc_basesoc_depacketizer_endpoint1_first;
assign basesoc_basesoc_depacketizer_tlp_req_last = basesoc_basesoc_depacketizer_endpoint1_last;
assign basesoc_basesoc_depacketizer_tlp_req_payload_dat = basesoc_basesoc_depacketizer_endpoint1_payload_dat;
assign basesoc_basesoc_depacketizer_tlp_req_payload_be = basesoc_basesoc_depacketizer_endpoint1_payload_be;
assign basesoc_basesoc_depacketizer_tlp_req_payload_address = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[127:64];
assign basesoc_basesoc_depacketizer_tlp_req_payload_attr = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[13:12];
assign basesoc_basesoc_depacketizer_tlp_req_payload_ep = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[14];
assign basesoc_basesoc_depacketizer_tlp_req_payload_first_be = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[35:32];
always @(*) begin
    basesoc_basesoc_depacketizer_tlp_req_payload_fmt <= 2'd0;
    basesoc_basesoc_depacketizer_tlp_req_payload_fmt <= basesoc_basesoc_depacketizer_endpoint1_payload_fmt;
    basesoc_basesoc_depacketizer_tlp_req_payload_fmt <= basesoc_basesoc_depacketizer_header_extracter_source_payload_header[30:29];
end
assign basesoc_basesoc_depacketizer_tlp_req_payload_last_be = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[39:36];
assign basesoc_basesoc_depacketizer_tlp_req_payload_length = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[9:0];
assign basesoc_basesoc_depacketizer_tlp_req_payload_requester_id = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[63:48];
assign basesoc_basesoc_depacketizer_tlp_req_payload_tag = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[47:40];
assign basesoc_basesoc_depacketizer_tlp_req_payload_tc = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[22:20];
assign basesoc_basesoc_depacketizer_tlp_req_payload_td = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[15];
always @(*) begin
    basesoc_basesoc_depacketizer_tlp_req_payload_type <= 5'd0;
    basesoc_basesoc_depacketizer_tlp_req_payload_type <= basesoc_basesoc_depacketizer_endpoint1_payload_type;
    basesoc_basesoc_depacketizer_tlp_req_payload_type <= basesoc_basesoc_depacketizer_header_extracter_source_payload_header[28:24];
end
assign basesoc_basesoc_depacketizer_req_source_valid = basesoc_basesoc_depacketizer_tlp_req_valid;
assign basesoc_basesoc_depacketizer_req_source_payload_we = (basesoc_basesoc_depacketizer_tlp_req_valid & ({basesoc_basesoc_depacketizer_tlp_req_payload_fmt, basesoc_basesoc_depacketizer_tlp_req_payload_type} == 7'd64));
assign basesoc_basesoc_depacketizer_tlp_req_ready = basesoc_basesoc_depacketizer_req_source_ready;
assign basesoc_basesoc_depacketizer_req_source_first = basesoc_basesoc_depacketizer_tlp_req_first;
assign basesoc_basesoc_depacketizer_req_source_last = basesoc_basesoc_depacketizer_tlp_req_last;
assign basesoc_basesoc_depacketizer_req_source_payload_adr = ($signed({1'd0, basesoc_basesoc_depacketizer_tlp_req_payload_address}) & -33'd4293918721);
assign basesoc_basesoc_depacketizer_req_source_payload_len = basesoc_basesoc_depacketizer_tlp_req_payload_length;
assign basesoc_basesoc_depacketizer_req_source_payload_req_id = basesoc_basesoc_depacketizer_tlp_req_payload_requester_id;
assign basesoc_basesoc_depacketizer_req_source_payload_tag = basesoc_basesoc_depacketizer_tlp_req_payload_tag;
assign basesoc_basesoc_depacketizer_req_source_payload_dat = basesoc_basesoc_depacketizer_tlp_req_payload_dat;
always @(*) begin
    basesoc_basesoc_depacketizer_dispatcher_sel0 <= 2'd0;
    basesoc_basesoc_depacketizer_dispatcher_sel0 <= 1'd0;
    if ((({basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt, basesoc_basesoc_depacketizer_dispatch_sink_payload_type} == 1'd0) | ({basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt, basesoc_basesoc_depacketizer_dispatch_sink_payload_type} == 7'd64))) begin
        basesoc_basesoc_depacketizer_dispatcher_sel0 <= 1'd1;
    end
    if ((({basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt, basesoc_basesoc_depacketizer_dispatch_sink_payload_type} == 7'd74) | ({basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt, basesoc_basesoc_depacketizer_dispatch_sink_payload_type} == 4'd10))) begin
        basesoc_basesoc_depacketizer_dispatcher_sel0 <= 2'd2;
    end
end
assign basesoc_basesoc_depacketizer_tlp_cmp_valid = basesoc_basesoc_depacketizer_endpoint2_valid;
assign basesoc_basesoc_depacketizer_endpoint2_ready = basesoc_basesoc_depacketizer_tlp_cmp_ready;
assign basesoc_basesoc_depacketizer_tlp_cmp_first = basesoc_basesoc_depacketizer_endpoint2_first;
assign basesoc_basesoc_depacketizer_tlp_cmp_last = basesoc_basesoc_depacketizer_endpoint2_last;
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_dat = basesoc_basesoc_depacketizer_endpoint2_payload_dat;
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_be = basesoc_basesoc_depacketizer_endpoint2_payload_be;
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_attr = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[13:12];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_bcm = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[44];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_byte_count = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[43:32];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_completer_id = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[63:48];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_ep = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[14];
always @(*) begin
    basesoc_basesoc_depacketizer_tlp_cmp_payload_fmt <= 2'd0;
    basesoc_basesoc_depacketizer_tlp_cmp_payload_fmt <= basesoc_basesoc_depacketizer_endpoint2_payload_fmt;
    basesoc_basesoc_depacketizer_tlp_cmp_payload_fmt <= basesoc_basesoc_depacketizer_header_extracter_source_payload_header[30:29];
end
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_length = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[9:0];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_lower_address = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[70:64];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_requester_id = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[95:80];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_status = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[47:45];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_tag = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[79:72];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_tc = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[22:20];
assign basesoc_basesoc_depacketizer_tlp_cmp_payload_td = basesoc_basesoc_depacketizer_header_extracter_source_payload_header[15];
always @(*) begin
    basesoc_basesoc_depacketizer_tlp_cmp_payload_type <= 5'd0;
    basesoc_basesoc_depacketizer_tlp_cmp_payload_type <= basesoc_basesoc_depacketizer_endpoint2_payload_type;
    basesoc_basesoc_depacketizer_tlp_cmp_payload_type <= basesoc_basesoc_depacketizer_header_extracter_source_payload_header[28:24];
end
assign basesoc_basesoc_depacketizer_cmp_source_valid = basesoc_basesoc_depacketizer_tlp_cmp_valid;
assign basesoc_basesoc_depacketizer_tlp_cmp_ready = basesoc_basesoc_depacketizer_cmp_source_ready;
assign basesoc_basesoc_depacketizer_cmp_source_first = basesoc_basesoc_depacketizer_tlp_cmp_first;
assign basesoc_basesoc_depacketizer_cmp_source_last = basesoc_basesoc_depacketizer_tlp_cmp_last;
assign basesoc_basesoc_depacketizer_cmp_source_payload_len = basesoc_basesoc_depacketizer_tlp_cmp_payload_length;
assign basesoc_basesoc_depacketizer_cmp_source_payload_end = (basesoc_basesoc_depacketizer_tlp_cmp_payload_length == basesoc_basesoc_depacketizer_tlp_cmp_payload_byte_count[11:2]);
assign basesoc_basesoc_depacketizer_cmp_source_payload_adr = basesoc_basesoc_depacketizer_tlp_cmp_payload_lower_address;
assign basesoc_basesoc_depacketizer_cmp_source_payload_req_id = basesoc_basesoc_depacketizer_tlp_cmp_payload_requester_id;
assign basesoc_basesoc_depacketizer_cmp_source_payload_cmp_id = basesoc_basesoc_depacketizer_tlp_cmp_payload_completer_id;
assign basesoc_basesoc_depacketizer_cmp_source_payload_err = (basesoc_basesoc_depacketizer_tlp_cmp_payload_status != 1'd0);
assign basesoc_basesoc_depacketizer_cmp_source_payload_tag = basesoc_basesoc_depacketizer_tlp_cmp_payload_tag;
assign basesoc_basesoc_depacketizer_cmp_source_payload_dat = basesoc_basesoc_depacketizer_tlp_cmp_payload_dat;
always @(*) begin
    basesoc_basesoc_depacketizer_header_extracter_source_payload_dat <= 64'd0;
    basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[31:0] <= basesoc_basesoc_depacketizer_header_extracter_dat[63:32];
    basesoc_basesoc_depacketizer_header_extracter_source_payload_dat[63:32] <= basesoc_basesoc_depacketizer_header_extracter_sink_payload_dat[31:0];
end
always @(*) begin
    basesoc_basesoc_depacketizer_header_extracter_source_payload_be <= 8'd0;
    basesoc_basesoc_depacketizer_header_extracter_source_payload_be[3:0] <= basesoc_basesoc_depacketizer_header_extracter_be[7:4];
    basesoc_basesoc_depacketizer_header_extracter_source_payload_be[7:4] <= basesoc_basesoc_depacketizer_header_extracter_sink_payload_be[3:0];
end
always @(*) begin
    basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value2 <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value_ce2 <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_sink_ready <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_source_first <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_source_last <= 1'd0;
    basesoc_basesoc_depacketizer_header_extracter_source_valid <= 1'd0;
    litepcieendpoint_next_state <= 2'd0;
    litepcieendpoint_next_value0 <= 32'd0;
    litepcieendpoint_next_value1 <= 32'd0;
    litepcieendpoint_next_value2 <= 32'd0;
    litepcieendpoint_next_value3 <= 32'd0;
    litepcieendpoint_next_value_ce0 <= 1'd0;
    litepcieendpoint_next_value_ce1 <= 1'd0;
    litepcieendpoint_next_value_ce2 <= 1'd0;
    litepcieendpoint_next_value_ce3 <= 1'd0;
    litepcieendpoint_next_state <= litepcieendpoint_state;
    case (litepcieendpoint_state)
        1'd1: begin
            basesoc_basesoc_depacketizer_header_extracter_sink_ready <= 1'd1;
            if (basesoc_basesoc_depacketizer_header_extracter_sink_valid) begin
                basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value2 <= (basesoc_basesoc_depacketizer_header_extracter_count + 1'd1);
                basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value_ce2 <= 1'd1;
                litepcieendpoint_next_value0 <= basesoc_basesoc_depacketizer_header_extracter_source_payload_header[95:64];
                litepcieendpoint_next_value_ce0 <= 1'd1;
                litepcieendpoint_next_value1 <= basesoc_basesoc_depacketizer_header_extracter_source_payload_header[127:96];
                litepcieendpoint_next_value_ce1 <= 1'd1;
                litepcieendpoint_next_value2 <= basesoc_basesoc_depacketizer_header_extracter_sink_payload_dat[31:0];
                litepcieendpoint_next_value_ce2 <= 1'd1;
                litepcieendpoint_next_value3 <= basesoc_basesoc_depacketizer_header_extracter_sink_payload_dat[63:32];
                litepcieendpoint_next_value_ce3 <= 1'd1;
                if (basesoc_basesoc_depacketizer_header_extracter_count) begin
                    if (basesoc_basesoc_depacketizer_header_extracter_sink_last) begin
                        basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 <= 1'd1;
                        basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 <= 1'd1;
                    end
                    litepcieendpoint_next_state <= 2'd2;
                end
            end
        end
        2'd2: begin
            basesoc_basesoc_depacketizer_header_extracter_source_valid <= (basesoc_basesoc_depacketizer_header_extracter_sink_valid | basesoc_basesoc_depacketizer_header_extracter_last);
            basesoc_basesoc_depacketizer_header_extracter_source_first <= basesoc_basesoc_depacketizer_header_extracter_first;
            basesoc_basesoc_depacketizer_header_extracter_source_last <= (basesoc_basesoc_depacketizer_header_extracter_sink_last | basesoc_basesoc_depacketizer_header_extracter_last);
            if ((basesoc_basesoc_depacketizer_header_extracter_source_valid & basesoc_basesoc_depacketizer_header_extracter_source_ready)) begin
                basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 <= 1'd0;
                basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 <= 1'd1;
                basesoc_basesoc_depacketizer_header_extracter_sink_ready <= (1'd1 & (~basesoc_basesoc_depacketizer_header_extracter_last));
                if (basesoc_basesoc_depacketizer_header_extracter_source_last) begin
                    litepcieendpoint_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0 <= 1'd1;
            basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0 <= 1'd1;
            basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1 <= 1'd0;
            basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1 <= 1'd1;
            basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value2 <= 1'd0;
            basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value_ce2 <= 1'd1;
            if (basesoc_basesoc_depacketizer_header_extracter_sink_valid) begin
                litepcieendpoint_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    basesoc_basesoc_depacketizer_dispatcher_sel1 <= 2'd0;
    if (basesoc_basesoc_depacketizer_dispatcher_first) begin
        basesoc_basesoc_depacketizer_dispatcher_sel1 <= basesoc_basesoc_depacketizer_dispatcher_sel0;
    end else begin
        basesoc_basesoc_depacketizer_dispatcher_sel1 <= basesoc_basesoc_depacketizer_dispatcher_sel_ongoing;
    end
end
always @(*) begin
    basesoc_basesoc_depacketizer_dispatch_sink_ready <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint0_first <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint0_last <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint0_payload_be <= 8'd0;
    basesoc_basesoc_depacketizer_endpoint0_payload_dat <= 64'd0;
    basesoc_basesoc_depacketizer_endpoint0_payload_fmt <= 2'd0;
    basesoc_basesoc_depacketizer_endpoint0_payload_type <= 5'd0;
    basesoc_basesoc_depacketizer_endpoint0_valid <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint1_first <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint1_last <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint1_payload_be <= 8'd0;
    basesoc_basesoc_depacketizer_endpoint1_payload_dat <= 64'd0;
    basesoc_basesoc_depacketizer_endpoint1_payload_fmt <= 2'd0;
    basesoc_basesoc_depacketizer_endpoint1_payload_type <= 5'd0;
    basesoc_basesoc_depacketizer_endpoint1_valid <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint2_first <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint2_last <= 1'd0;
    basesoc_basesoc_depacketizer_endpoint2_payload_be <= 8'd0;
    basesoc_basesoc_depacketizer_endpoint2_payload_dat <= 64'd0;
    basesoc_basesoc_depacketizer_endpoint2_payload_fmt <= 2'd0;
    basesoc_basesoc_depacketizer_endpoint2_payload_type <= 5'd0;
    basesoc_basesoc_depacketizer_endpoint2_valid <= 1'd0;
    case (basesoc_basesoc_depacketizer_dispatcher_sel1)
        1'd0: begin
            basesoc_basesoc_depacketizer_endpoint0_valid <= basesoc_basesoc_depacketizer_dispatch_sink_valid;
            basesoc_basesoc_depacketizer_dispatch_sink_ready <= basesoc_basesoc_depacketizer_endpoint0_ready;
            basesoc_basesoc_depacketizer_endpoint0_first <= basesoc_basesoc_depacketizer_dispatch_sink_first;
            basesoc_basesoc_depacketizer_endpoint0_last <= basesoc_basesoc_depacketizer_dispatch_sink_last;
            basesoc_basesoc_depacketizer_endpoint0_payload_fmt <= basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt;
            basesoc_basesoc_depacketizer_endpoint0_payload_type <= basesoc_basesoc_depacketizer_dispatch_sink_payload_type;
            basesoc_basesoc_depacketizer_endpoint0_payload_dat <= basesoc_basesoc_depacketizer_dispatch_sink_payload_dat;
            basesoc_basesoc_depacketizer_endpoint0_payload_be <= basesoc_basesoc_depacketizer_dispatch_sink_payload_be;
        end
        1'd1: begin
            basesoc_basesoc_depacketizer_endpoint1_valid <= basesoc_basesoc_depacketizer_dispatch_sink_valid;
            basesoc_basesoc_depacketizer_dispatch_sink_ready <= basesoc_basesoc_depacketizer_endpoint1_ready;
            basesoc_basesoc_depacketizer_endpoint1_first <= basesoc_basesoc_depacketizer_dispatch_sink_first;
            basesoc_basesoc_depacketizer_endpoint1_last <= basesoc_basesoc_depacketizer_dispatch_sink_last;
            basesoc_basesoc_depacketizer_endpoint1_payload_fmt <= basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt;
            basesoc_basesoc_depacketizer_endpoint1_payload_type <= basesoc_basesoc_depacketizer_dispatch_sink_payload_type;
            basesoc_basesoc_depacketizer_endpoint1_payload_dat <= basesoc_basesoc_depacketizer_dispatch_sink_payload_dat;
            basesoc_basesoc_depacketizer_endpoint1_payload_be <= basesoc_basesoc_depacketizer_dispatch_sink_payload_be;
        end
        2'd2: begin
            basesoc_basesoc_depacketizer_endpoint2_valid <= basesoc_basesoc_depacketizer_dispatch_sink_valid;
            basesoc_basesoc_depacketizer_dispatch_sink_ready <= basesoc_basesoc_depacketizer_endpoint2_ready;
            basesoc_basesoc_depacketizer_endpoint2_first <= basesoc_basesoc_depacketizer_dispatch_sink_first;
            basesoc_basesoc_depacketizer_endpoint2_last <= basesoc_basesoc_depacketizer_dispatch_sink_last;
            basesoc_basesoc_depacketizer_endpoint2_payload_fmt <= basesoc_basesoc_depacketizer_dispatch_sink_payload_fmt;
            basesoc_basesoc_depacketizer_endpoint2_payload_type <= basesoc_basesoc_depacketizer_dispatch_sink_payload_type;
            basesoc_basesoc_depacketizer_endpoint2_payload_dat <= basesoc_basesoc_depacketizer_dispatch_sink_payload_dat;
            basesoc_basesoc_depacketizer_endpoint2_payload_be <= basesoc_basesoc_depacketizer_dispatch_sink_payload_be;
        end
        default: begin
            basesoc_basesoc_depacketizer_dispatch_sink_ready <= 1'd1;
        end
    endcase
end
assign basesoc_basesoc_depacketizer_dispatcher_last = ((basesoc_basesoc_depacketizer_dispatch_sink_valid & basesoc_basesoc_depacketizer_dispatch_sink_last) & basesoc_basesoc_depacketizer_dispatch_sink_ready);
assign basesoc_basesoc_depacketizer_dispatcher_ongoing0 = ((basesoc_basesoc_depacketizer_dispatch_sink_valid | basesoc_basesoc_depacketizer_dispatcher_ongoing1) & (~basesoc_basesoc_depacketizer_dispatcher_last));
assign basesoc_basesoc_packetizer_tlp_req_valid = basesoc_basesoc_packetizer_req_sink_valid;
assign basesoc_basesoc_packetizer_req_sink_ready = basesoc_basesoc_packetizer_tlp_req_ready;
assign basesoc_basesoc_packetizer_tlp_req_first = basesoc_basesoc_packetizer_req_sink_first;
assign basesoc_basesoc_packetizer_tlp_req_last = basesoc_basesoc_packetizer_req_sink_last;
assign basesoc_basesoc_packetizer_tlp_req_payload_type = 1'd0;
always @(*) begin
    basesoc_basesoc_packetizer_tlp_req_payload_address <= 64'd0;
    basesoc_basesoc_packetizer_tlp_req_payload_fmt <= 2'd0;
    if (basesoc_basesoc_packetizer_req_sink_payload_we) begin
        basesoc_basesoc_packetizer_tlp_req_payload_fmt <= 2'd2;
    end else begin
        basesoc_basesoc_packetizer_tlp_req_payload_fmt <= 1'd0;
    end
    basesoc_basesoc_packetizer_tlp_req_payload_address <= basesoc_basesoc_packetizer_req_sink_payload_adr;
    if (((basesoc_basesoc_packetizer_req_sink_payload_adr[63:32] != 1'd0) | 1'd0)) begin
        basesoc_basesoc_packetizer_tlp_req_payload_address[31:0] <= basesoc_basesoc_packetizer_req_sink_payload_adr[63:32];
        basesoc_basesoc_packetizer_tlp_req_payload_address[63:32] <= basesoc_basesoc_packetizer_req_sink_payload_adr[31:0];
        if (basesoc_basesoc_packetizer_req_sink_payload_we) begin
            basesoc_basesoc_packetizer_tlp_req_payload_fmt <= 2'd3;
        end else begin
            basesoc_basesoc_packetizer_tlp_req_payload_fmt <= 1'd1;
        end
    end
end
assign basesoc_basesoc_packetizer_tlp_req_payload_tc = 1'd0;
assign basesoc_basesoc_packetizer_tlp_req_payload_td = 1'd0;
assign basesoc_basesoc_packetizer_tlp_req_payload_ep = 1'd0;
assign basesoc_basesoc_packetizer_tlp_req_payload_attr = 1'd0;
assign basesoc_basesoc_packetizer_tlp_req_payload_length = basesoc_basesoc_packetizer_req_sink_payload_len;
assign basesoc_basesoc_packetizer_tlp_req_payload_requester_id = basesoc_basesoc_packetizer_req_sink_payload_req_id;
assign basesoc_basesoc_packetizer_tlp_req_payload_tag = basesoc_basesoc_packetizer_req_sink_payload_tag;
always @(*) begin
    basesoc_basesoc_packetizer_tlp_req_payload_last_be <= 4'd0;
    if ((basesoc_basesoc_packetizer_req_sink_payload_len > 1'd1)) begin
        basesoc_basesoc_packetizer_tlp_req_payload_last_be <= 4'd15;
    end else begin
        basesoc_basesoc_packetizer_tlp_req_payload_last_be <= 1'd0;
    end
end
assign basesoc_basesoc_packetizer_tlp_req_payload_first_be = 4'd15;
assign basesoc_basesoc_packetizer_tlp_req_payload_dat = basesoc_basesoc_packetizer_req_sink_payload_dat;
always @(*) begin
    basesoc_basesoc_packetizer_tlp_req_payload_be <= 8'd0;
    if (basesoc_basesoc_packetizer_req_sink_payload_we) begin
        if ((basesoc_basesoc_packetizer_req_sink_payload_len == 1'd1)) begin
            basesoc_basesoc_packetizer_tlp_req_payload_be <= 4'd15;
        end else begin
            basesoc_basesoc_packetizer_tlp_req_payload_be <= 8'd255;
        end
    end else begin
        basesoc_basesoc_packetizer_tlp_req_payload_be <= 1'd0;
    end
end
assign basesoc_basesoc_packetizer_tlp_raw_req_valid = basesoc_basesoc_packetizer_tlp_req_valid;
assign basesoc_basesoc_packetizer_tlp_req_ready = basesoc_basesoc_packetizer_tlp_raw_req_ready;
assign basesoc_basesoc_packetizer_tlp_raw_req_first = basesoc_basesoc_packetizer_tlp_req_first;
assign basesoc_basesoc_packetizer_tlp_raw_req_last = basesoc_basesoc_packetizer_tlp_req_last;
assign basesoc_basesoc_packetizer_tlp_raw_req_payload_dat = basesoc_basesoc_packetizer_tlp_req_payload_dat;
assign basesoc_basesoc_packetizer_tlp_raw_req_payload_be = basesoc_basesoc_packetizer_tlp_req_payload_be;
assign basesoc_basesoc_packetizer_tlp_raw_req_payload_fmt = basesoc_basesoc_packetizer_tlp_req_payload_fmt;
always @(*) begin
    basesoc_basesoc_packetizer_tlp_raw_req_header <= 128'd0;
    basesoc_basesoc_packetizer_tlp_raw_req_header[127:64] <= basesoc_basesoc_packetizer_tlp_req_payload_address;
    basesoc_basesoc_packetizer_tlp_raw_req_header[13:12] <= basesoc_basesoc_packetizer_tlp_req_payload_attr;
    basesoc_basesoc_packetizer_tlp_raw_req_header[14] <= basesoc_basesoc_packetizer_tlp_req_payload_ep;
    basesoc_basesoc_packetizer_tlp_raw_req_header[35:32] <= basesoc_basesoc_packetizer_tlp_req_payload_first_be;
    basesoc_basesoc_packetizer_tlp_raw_req_header[30:29] <= basesoc_basesoc_packetizer_tlp_req_payload_fmt;
    basesoc_basesoc_packetizer_tlp_raw_req_header[39:36] <= basesoc_basesoc_packetizer_tlp_req_payload_last_be;
    basesoc_basesoc_packetizer_tlp_raw_req_header[9:0] <= basesoc_basesoc_packetizer_tlp_req_payload_length;
    basesoc_basesoc_packetizer_tlp_raw_req_header[63:48] <= basesoc_basesoc_packetizer_tlp_req_payload_requester_id;
    basesoc_basesoc_packetizer_tlp_raw_req_header[47:40] <= basesoc_basesoc_packetizer_tlp_req_payload_tag;
    basesoc_basesoc_packetizer_tlp_raw_req_header[22:20] <= basesoc_basesoc_packetizer_tlp_req_payload_tc;
    basesoc_basesoc_packetizer_tlp_raw_req_header[15] <= basesoc_basesoc_packetizer_tlp_req_payload_td;
    basesoc_basesoc_packetizer_tlp_raw_req_header[28:24] <= basesoc_basesoc_packetizer_tlp_req_payload_type;
end
always @(*) begin
    basesoc_basesoc_packetizer_tlp_raw_req_payload_header <= 128'd0;
    basesoc_basesoc_packetizer_tlp_raw_req_payload_header[31:0] <= {basesoc_basesoc_packetizer_tlp_raw_req_header[7:0], basesoc_basesoc_packetizer_tlp_raw_req_header[15:8], basesoc_basesoc_packetizer_tlp_raw_req_header[23:16], basesoc_basesoc_packetizer_tlp_raw_req_header[31:24]};
    basesoc_basesoc_packetizer_tlp_raw_req_payload_header[63:32] <= {basesoc_basesoc_packetizer_tlp_raw_req_header[39:32], basesoc_basesoc_packetizer_tlp_raw_req_header[47:40], basesoc_basesoc_packetizer_tlp_raw_req_header[55:48], basesoc_basesoc_packetizer_tlp_raw_req_header[63:56]};
    basesoc_basesoc_packetizer_tlp_raw_req_payload_header[95:64] <= {basesoc_basesoc_packetizer_tlp_raw_req_header[71:64], basesoc_basesoc_packetizer_tlp_raw_req_header[79:72], basesoc_basesoc_packetizer_tlp_raw_req_header[87:80], basesoc_basesoc_packetizer_tlp_raw_req_header[95:88]};
    basesoc_basesoc_packetizer_tlp_raw_req_payload_header[127:96] <= {basesoc_basesoc_packetizer_tlp_raw_req_header[103:96], basesoc_basesoc_packetizer_tlp_raw_req_header[111:104], basesoc_basesoc_packetizer_tlp_raw_req_header[119:112], basesoc_basesoc_packetizer_tlp_raw_req_header[127:120]};
end
assign basesoc_basesoc_packetizer_tlp_cmp_valid = basesoc_basesoc_packetizer_cmp_sink_valid;
assign basesoc_basesoc_packetizer_cmp_sink_ready = basesoc_basesoc_packetizer_tlp_cmp_ready;
assign basesoc_basesoc_packetizer_tlp_cmp_first = basesoc_basesoc_packetizer_cmp_sink_first;
assign basesoc_basesoc_packetizer_tlp_cmp_last = basesoc_basesoc_packetizer_cmp_sink_last;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_tc = 1'd0;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_td = 1'd0;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_ep = 1'd0;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_attr = 1'd0;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_length = basesoc_basesoc_packetizer_cmp_sink_payload_len;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_completer_id = basesoc_basesoc_packetizer_cmp_sink_payload_cmp_id;
always @(*) begin
    basesoc_basesoc_packetizer_tlp_cmp_payload_fmt <= 2'd0;
    basesoc_basesoc_packetizer_tlp_cmp_payload_status <= 3'd0;
    basesoc_basesoc_packetizer_tlp_cmp_payload_type <= 5'd0;
    if (basesoc_basesoc_packetizer_cmp_sink_payload_err) begin
        basesoc_basesoc_packetizer_tlp_cmp_payload_type <= 4'd10;
        basesoc_basesoc_packetizer_tlp_cmp_payload_fmt <= 1'd0;
        basesoc_basesoc_packetizer_tlp_cmp_payload_status <= 1'd1;
    end else begin
        basesoc_basesoc_packetizer_tlp_cmp_payload_type <= 4'd10;
        basesoc_basesoc_packetizer_tlp_cmp_payload_fmt <= 2'd2;
        basesoc_basesoc_packetizer_tlp_cmp_payload_status <= 1'd0;
    end
end
assign basesoc_basesoc_packetizer_tlp_cmp_payload_bcm = 1'd0;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_byte_count = (basesoc_basesoc_packetizer_cmp_sink_payload_len * 3'd4);
assign basesoc_basesoc_packetizer_tlp_cmp_payload_requester_id = basesoc_basesoc_packetizer_cmp_sink_payload_req_id;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_tag = basesoc_basesoc_packetizer_cmp_sink_payload_tag;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_lower_address = basesoc_basesoc_packetizer_cmp_sink_payload_adr;
assign basesoc_basesoc_packetizer_tlp_cmp_payload_dat = basesoc_basesoc_packetizer_cmp_sink_payload_dat;
always @(*) begin
    basesoc_basesoc_packetizer_tlp_cmp_payload_be <= 8'd0;
    if ((basesoc_basesoc_packetizer_cmp_sink_last & basesoc_basesoc_packetizer_cmp_sink_first)) begin
        basesoc_basesoc_packetizer_tlp_cmp_payload_be <= 4'd15;
    end else begin
        basesoc_basesoc_packetizer_tlp_cmp_payload_be <= 8'd255;
    end
end
assign basesoc_basesoc_packetizer_tlp_raw_cmp_valid = basesoc_basesoc_packetizer_tlp_cmp_valid;
assign basesoc_basesoc_packetizer_tlp_cmp_ready = basesoc_basesoc_packetizer_tlp_raw_cmp_ready;
assign basesoc_basesoc_packetizer_tlp_raw_cmp_first = basesoc_basesoc_packetizer_tlp_cmp_first;
assign basesoc_basesoc_packetizer_tlp_raw_cmp_last = basesoc_basesoc_packetizer_tlp_cmp_last;
assign basesoc_basesoc_packetizer_tlp_raw_cmp_payload_dat = basesoc_basesoc_packetizer_tlp_cmp_payload_dat;
assign basesoc_basesoc_packetizer_tlp_raw_cmp_payload_be = basesoc_basesoc_packetizer_tlp_cmp_payload_be;
assign basesoc_basesoc_packetizer_tlp_raw_cmp_payload_fmt = basesoc_basesoc_packetizer_tlp_cmp_payload_fmt;
always @(*) begin
    basesoc_basesoc_packetizer_tlp_raw_cmp_header <= 128'd0;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[13:12] <= basesoc_basesoc_packetizer_tlp_cmp_payload_attr;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[44] <= basesoc_basesoc_packetizer_tlp_cmp_payload_bcm;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[43:32] <= basesoc_basesoc_packetizer_tlp_cmp_payload_byte_count;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[63:48] <= basesoc_basesoc_packetizer_tlp_cmp_payload_completer_id;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[14] <= basesoc_basesoc_packetizer_tlp_cmp_payload_ep;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[30:29] <= basesoc_basesoc_packetizer_tlp_cmp_payload_fmt;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[9:0] <= basesoc_basesoc_packetizer_tlp_cmp_payload_length;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[70:64] <= basesoc_basesoc_packetizer_tlp_cmp_payload_lower_address;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[95:80] <= basesoc_basesoc_packetizer_tlp_cmp_payload_requester_id;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[47:45] <= basesoc_basesoc_packetizer_tlp_cmp_payload_status;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[79:72] <= basesoc_basesoc_packetizer_tlp_cmp_payload_tag;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[22:20] <= basesoc_basesoc_packetizer_tlp_cmp_payload_tc;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[15] <= basesoc_basesoc_packetizer_tlp_cmp_payload_td;
    basesoc_basesoc_packetizer_tlp_raw_cmp_header[28:24] <= basesoc_basesoc_packetizer_tlp_cmp_payload_type;
end
always @(*) begin
    basesoc_basesoc_packetizer_tlp_raw_cmp_payload_header <= 128'd0;
    basesoc_basesoc_packetizer_tlp_raw_cmp_payload_header[31:0] <= {basesoc_basesoc_packetizer_tlp_raw_cmp_header[7:0], basesoc_basesoc_packetizer_tlp_raw_cmp_header[15:8], basesoc_basesoc_packetizer_tlp_raw_cmp_header[23:16], basesoc_basesoc_packetizer_tlp_raw_cmp_header[31:24]};
    basesoc_basesoc_packetizer_tlp_raw_cmp_payload_header[63:32] <= {basesoc_basesoc_packetizer_tlp_raw_cmp_header[39:32], basesoc_basesoc_packetizer_tlp_raw_cmp_header[47:40], basesoc_basesoc_packetizer_tlp_raw_cmp_header[55:48], basesoc_basesoc_packetizer_tlp_raw_cmp_header[63:56]};
    basesoc_basesoc_packetizer_tlp_raw_cmp_payload_header[95:64] <= {basesoc_basesoc_packetizer_tlp_raw_cmp_header[71:64], basesoc_basesoc_packetizer_tlp_raw_cmp_header[79:72], basesoc_basesoc_packetizer_tlp_raw_cmp_header[87:80], basesoc_basesoc_packetizer_tlp_raw_cmp_header[95:88]};
    basesoc_basesoc_packetizer_tlp_raw_cmp_payload_header[127:96] <= {basesoc_basesoc_packetizer_tlp_raw_cmp_header[103:96], basesoc_basesoc_packetizer_tlp_raw_cmp_header[111:104], basesoc_basesoc_packetizer_tlp_raw_cmp_header[119:112], basesoc_basesoc_packetizer_tlp_raw_cmp_header[127:120]};
end
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_valid = basesoc_basesoc_packetizer_tlp_raw_valid;
assign basesoc_basesoc_packetizer_tlp_raw_ready = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_ready;
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_first = basesoc_basesoc_packetizer_tlp_raw_first;
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_last = basesoc_basesoc_packetizer_tlp_raw_last;
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_fmt = basesoc_basesoc_packetizer_tlp_raw_payload_fmt;
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_header = basesoc_basesoc_packetizer_tlp_raw_payload_header;
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_dat = basesoc_basesoc_packetizer_tlp_raw_payload_dat;
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_be = basesoc_basesoc_packetizer_tlp_raw_payload_be;
assign basesoc_basesoc_packetizer_tlp_raw_d_valid = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_valid;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_ready = basesoc_basesoc_packetizer_tlp_raw_d_ready;
assign basesoc_basesoc_packetizer_tlp_raw_d_first = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_first;
assign basesoc_basesoc_packetizer_tlp_raw_d_last = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_last;
assign basesoc_basesoc_packetizer_tlp_raw_d_payload_fmt = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_fmt;
assign basesoc_basesoc_packetizer_tlp_raw_d_payload_header = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_header;
assign basesoc_basesoc_packetizer_tlp_raw_d_payload_dat = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_dat;
assign basesoc_basesoc_packetizer_tlp_raw_d_payload_be = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_be;
assign basesoc_basesoc_packetizer_header_inserter_sink_sink_valid = basesoc_basesoc_packetizer_tlp_raw_d_valid;
assign basesoc_basesoc_packetizer_tlp_raw_d_ready = basesoc_basesoc_packetizer_header_inserter_sink_sink_ready;
assign basesoc_basesoc_packetizer_header_inserter_sink_sink_first = basesoc_basesoc_packetizer_tlp_raw_d_first;
assign basesoc_basesoc_packetizer_header_inserter_sink_sink_last = basesoc_basesoc_packetizer_tlp_raw_d_last;
assign basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_fmt = basesoc_basesoc_packetizer_tlp_raw_d_payload_fmt;
assign basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_header = basesoc_basesoc_packetizer_tlp_raw_d_payload_header;
assign basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_dat = basesoc_basesoc_packetizer_tlp_raw_d_payload_dat;
assign basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_be = basesoc_basesoc_packetizer_tlp_raw_d_payload_be;
assign basesoc_basesoc_packetizer_source_valid = basesoc_basesoc_packetizer_header_inserter_source_source_valid;
assign basesoc_basesoc_packetizer_header_inserter_source_source_ready = basesoc_basesoc_packetizer_source_ready;
assign basesoc_basesoc_packetizer_source_first = basesoc_basesoc_packetizer_header_inserter_source_source_first;
assign basesoc_basesoc_packetizer_source_last = basesoc_basesoc_packetizer_header_inserter_source_source_last;
always @(*) begin
    basesoc_basesoc_packetizer_source_payload_dat <= 64'd0;
    basesoc_basesoc_packetizer_source_payload_dat <= basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat;
    basesoc_basesoc_packetizer_source_payload_dat[31:0] <= {basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[7:0], basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[15:8], basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[23:16], basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[31:24]};
    basesoc_basesoc_packetizer_source_payload_dat[63:32] <= {basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[39:32], basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[47:40], basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[55:48], basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat[63:56]};
end
always @(*) begin
    basesoc_basesoc_packetizer_source_payload_be <= 8'd0;
    basesoc_basesoc_packetizer_source_payload_be[3:0] <= {basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[0], basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[1], basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[2], basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[3]};
    basesoc_basesoc_packetizer_source_payload_be[7:4] <= {basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[4], basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[5], basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[6], basesoc_basesoc_packetizer_header_inserter_source_source_payload_be[7]};
end
always @(*) begin
    basesoc_basesoc_packetizer_request <= 2'd0;
    basesoc_basesoc_packetizer_request[0] <= basesoc_basesoc_packetizer_status0_ongoing0;
    basesoc_basesoc_packetizer_request[1] <= basesoc_basesoc_packetizer_status1_ongoing0;
end
always @(*) begin
    basesoc_basesoc_packetizer_tlp_raw_cmp_ready <= 1'd0;
    basesoc_basesoc_packetizer_tlp_raw_first <= 1'd0;
    basesoc_basesoc_packetizer_tlp_raw_last <= 1'd0;
    basesoc_basesoc_packetizer_tlp_raw_payload_be <= 8'd0;
    basesoc_basesoc_packetizer_tlp_raw_payload_dat <= 64'd0;
    basesoc_basesoc_packetizer_tlp_raw_payload_fmt <= 2'd0;
    basesoc_basesoc_packetizer_tlp_raw_payload_header <= 128'd0;
    basesoc_basesoc_packetizer_tlp_raw_req_ready <= 1'd0;
    basesoc_basesoc_packetizer_tlp_raw_valid <= 1'd0;
    case (basesoc_basesoc_packetizer_grant)
        1'd0: begin
            basesoc_basesoc_packetizer_tlp_raw_valid <= basesoc_basesoc_packetizer_tlp_raw_req_valid;
            basesoc_basesoc_packetizer_tlp_raw_req_ready <= basesoc_basesoc_packetizer_tlp_raw_ready;
            basesoc_basesoc_packetizer_tlp_raw_first <= basesoc_basesoc_packetizer_tlp_raw_req_first;
            basesoc_basesoc_packetizer_tlp_raw_last <= basesoc_basesoc_packetizer_tlp_raw_req_last;
            basesoc_basesoc_packetizer_tlp_raw_payload_fmt <= basesoc_basesoc_packetizer_tlp_raw_req_payload_fmt;
            basesoc_basesoc_packetizer_tlp_raw_payload_header <= basesoc_basesoc_packetizer_tlp_raw_req_payload_header;
            basesoc_basesoc_packetizer_tlp_raw_payload_dat <= basesoc_basesoc_packetizer_tlp_raw_req_payload_dat;
            basesoc_basesoc_packetizer_tlp_raw_payload_be <= basesoc_basesoc_packetizer_tlp_raw_req_payload_be;
        end
        1'd1: begin
            basesoc_basesoc_packetizer_tlp_raw_valid <= basesoc_basesoc_packetizer_tlp_raw_cmp_valid;
            basesoc_basesoc_packetizer_tlp_raw_cmp_ready <= basesoc_basesoc_packetizer_tlp_raw_ready;
            basesoc_basesoc_packetizer_tlp_raw_first <= basesoc_basesoc_packetizer_tlp_raw_cmp_first;
            basesoc_basesoc_packetizer_tlp_raw_last <= basesoc_basesoc_packetizer_tlp_raw_cmp_last;
            basesoc_basesoc_packetizer_tlp_raw_payload_fmt <= basesoc_basesoc_packetizer_tlp_raw_cmp_payload_fmt;
            basesoc_basesoc_packetizer_tlp_raw_payload_header <= basesoc_basesoc_packetizer_tlp_raw_cmp_payload_header;
            basesoc_basesoc_packetizer_tlp_raw_payload_dat <= basesoc_basesoc_packetizer_tlp_raw_cmp_payload_dat;
            basesoc_basesoc_packetizer_tlp_raw_payload_be <= basesoc_basesoc_packetizer_tlp_raw_cmp_payload_be;
        end
    endcase
end
assign basesoc_basesoc_packetizer_status0_last = ((basesoc_basesoc_packetizer_tlp_raw_req_valid & basesoc_basesoc_packetizer_tlp_raw_req_last) & basesoc_basesoc_packetizer_tlp_raw_req_ready);
assign basesoc_basesoc_packetizer_status0_ongoing0 = ((basesoc_basesoc_packetizer_tlp_raw_req_valid | basesoc_basesoc_packetizer_status0_ongoing1) & (~basesoc_basesoc_packetizer_status0_last));
assign basesoc_basesoc_packetizer_status1_last = ((basesoc_basesoc_packetizer_tlp_raw_cmp_valid & basesoc_basesoc_packetizer_tlp_raw_cmp_last) & basesoc_basesoc_packetizer_tlp_raw_cmp_ready);
assign basesoc_basesoc_packetizer_status1_ongoing0 = ((basesoc_basesoc_packetizer_tlp_raw_cmp_valid | basesoc_basesoc_packetizer_status1_ongoing1) & (~basesoc_basesoc_packetizer_status1_last));
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_ready = ((~basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_valid) | basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_ready);
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_valid = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_valid;
assign basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_ready = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_ready;
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_first = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_first;
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_last = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_last;
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_fmt = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_fmt;
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_header = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_header;
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_dat = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_dat;
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_be = basesoc_basesoc_packetizer_tlp_raw_buf_sink_sink_payload_be;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_valid = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_valid;
assign basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_ready = basesoc_basesoc_packetizer_tlp_raw_buf_source_source_ready;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_first = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_first;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_last = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_last;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_fmt = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_fmt;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_header = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_dat = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_dat;
assign basesoc_basesoc_packetizer_tlp_raw_buf_source_source_payload_be = basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_be;
always @(*) begin
    basesoc_basesoc_packetizer_header_inserter_header_sel <= 1'd0;
    case (basesoc_basesoc_packetizer_tlp_raw_d_payload_fmt)
        1'd0: begin
            basesoc_basesoc_packetizer_header_inserter_header_sel <= 1'd0;
        end
        1'd1: begin
            basesoc_basesoc_packetizer_header_inserter_header_sel <= 1'd1;
        end
        2'd2: begin
            basesoc_basesoc_packetizer_header_inserter_header_sel <= 1'd0;
        end
        2'd3: begin
            basesoc_basesoc_packetizer_header_inserter_header_sel <= 1'd1;
        end
    endcase
end
always @(*) begin
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_first <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_last <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_be <= 8'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_dat <= 64'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_fmt <= 2'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_header <= 128'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_valid <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_ready <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_first <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_last <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_be <= 8'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_dat <= 64'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_fmt <= 2'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_header <= 128'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_valid <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_ready <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_sink_sink_ready <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_source_source_first <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_source_source_last <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_source_source_payload_be <= 8'd0;
    basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat <= 64'd0;
    basesoc_basesoc_packetizer_header_inserter_source_source_valid <= 1'd0;
    case (basesoc_basesoc_packetizer_header_inserter_header_sel)
        1'd0: begin
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_valid <= basesoc_basesoc_packetizer_header_inserter_sink_sink_valid;
            basesoc_basesoc_packetizer_header_inserter_sink_sink_ready <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_first <= basesoc_basesoc_packetizer_header_inserter_sink_sink_first;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_last <= basesoc_basesoc_packetizer_header_inserter_sink_sink_last;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_fmt <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_fmt;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_header <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_header;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_dat <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_dat;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_be <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_be;
            basesoc_basesoc_packetizer_header_inserter_source_source_valid <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_valid;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_ready <= basesoc_basesoc_packetizer_header_inserter_source_source_ready;
            basesoc_basesoc_packetizer_header_inserter_source_source_first <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_first;
            basesoc_basesoc_packetizer_header_inserter_source_source_last <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_last;
            basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat;
            basesoc_basesoc_packetizer_header_inserter_source_source_payload_be <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be;
        end
        1'd1: begin
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_valid <= basesoc_basesoc_packetizer_header_inserter_sink_sink_valid;
            basesoc_basesoc_packetizer_header_inserter_sink_sink_ready <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_first <= basesoc_basesoc_packetizer_header_inserter_sink_sink_first;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_last <= basesoc_basesoc_packetizer_header_inserter_sink_sink_last;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_fmt <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_fmt;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_header <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_header;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_dat <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_dat;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_be <= basesoc_basesoc_packetizer_header_inserter_sink_sink_payload_be;
            basesoc_basesoc_packetizer_header_inserter_source_source_valid <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_valid;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_ready <= basesoc_basesoc_packetizer_header_inserter_source_source_ready;
            basesoc_basesoc_packetizer_header_inserter_source_source_first <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_first;
            basesoc_basesoc_packetizer_header_inserter_source_source_last <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_last;
            basesoc_basesoc_packetizer_header_inserter_source_source_payload_dat <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat;
            basesoc_basesoc_packetizer_header_inserter_source_source_payload_be <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be;
        end
    endcase
end
always @(*) begin
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value_ce <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_first <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_last <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be <= 8'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat <= 64'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_valid <= 1'd0;
    litepcieendpoint_litepcietlpheaderinserter64b3dws_next_state <= 1'd0;
    litepcieendpoint_litepcietlpheaderinserter64b3dws_next_state <= litepcieendpoint_litepcietlpheaderinserter64b3dws_state;
    case (litepcieendpoint_litepcietlpheaderinserter64b3dws_state)
        1'd1: begin
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_valid <= (basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_valid | basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_last);
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_last <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_last;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat[31:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_dat[63:32];
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat[63:32] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_dat;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be[3:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_be;
            if (basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_last) begin
                basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be[7:4] <= 1'd0;
            end else begin
                basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be[7:4] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_be;
            end
            if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_valid & basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_ready)) begin
                basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready <= (~basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_last);
                if (basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_last) begin
                    litepcieendpoint_litepcietlpheaderinserter64b3dws_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready <= 1'd1;
            if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_valid & basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_first)) begin
                basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready <= 1'd0;
                basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_valid <= 1'd1;
                basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_first <= ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count == 1'd0) & basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_first);
                basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_last <= (((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count == 1'd1) & basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_last) & (basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_be[7:4] == 1'd0));
                if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count == 1'd0)) begin
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat[31:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_header;
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat[63:32] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_header[127:32];
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be[3:0] <= 4'd15;
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be[7:4] <= 4'd15;
                end
                if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count == 1'd1)) begin
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat[31:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_header[127:64];
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_dat[63:32] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_dat;
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be[3:0] <= 4'd15;
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_payload_be[7:4] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_be;
                end
                if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_valid & basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_ready)) begin
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value <= (basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count + 1'd1);
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value_ce <= 1'd1;
                    if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count == 1'd1)) begin
                        basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready <= 1'd1;
                        if ((~basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_source_last)) begin
                            litepcieendpoint_litepcietlpheaderinserter64b3dws_next_state <= 1'd1;
                        end
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value_ce <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_first <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_last <= 1'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be <= 8'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat <= 64'd0;
    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_valid <= 1'd0;
    litepcieendpoint_litepcietlpheaderinserter64b4dws_next_state <= 1'd0;
    litepcieendpoint_litepcietlpheaderinserter64b4dws_next_state <= litepcieendpoint_litepcietlpheaderinserter64b4dws_state;
    case (litepcieendpoint_litepcietlpheaderinserter64b4dws_state)
        1'd1: begin
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_valid <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_valid;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_last <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_last;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat[31:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_dat;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat[63:32] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_dat[63:32];
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be[3:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_be;
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be[7:4] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_be[7:4];
            if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_valid & basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_ready)) begin
                basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready <= 1'd1;
                if (basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_last) begin
                    litepcieendpoint_litepcietlpheaderinserter64b4dws_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready <= 1'd1;
            if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_valid & basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_first)) begin
                basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready <= 1'd0;
                basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_valid <= 1'd1;
                basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_first <= ((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count == 1'd0) & basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_first);
                basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_last <= (((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count == 1'd1) & basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_last) & (basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_be == 1'd0));
                if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count == 1'd0)) begin
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat[31:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_header;
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat[63:32] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_header[127:32];
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be[3:0] <= 4'd15;
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be[7:4] <= 4'd15;
                end
                if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count == 1'd1)) begin
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat[31:0] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_header[127:64];
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_dat[63:32] <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_payload_header[127:96];
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be[3:0] <= 4'd15;
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_payload_be[7:4] <= 4'd15;
                end
                if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_valid & basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_ready)) begin
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value <= (basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count + 1'd1);
                    basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value_ce <= 1'd1;
                    if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count == 1'd1)) begin
                        basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready <= 1'd1;
                        if ((~basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_source_last)) begin
                            basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_sink_ready <= 1'd0;
                            litepcieendpoint_litepcietlpheaderinserter64b4dws_next_state <= 1'd1;
                        end
                    end
                end
            end
        end
    endcase
end
assign litepcieendpoint_sel0 = 1'd1;
assign litepcieendpoint_dispatcher0_sel0 = (litepcieendpoint_master_in_source_payload_channel == 1'd1);
assign litepcieendpoint_dispatcher1_sel0 = (litepcieendpoint_source_payload_channel == 1'd0);
assign litepcieendpoint_master_out_source_valid = basesoc_basesoc_master_source_valid;
assign basesoc_basesoc_master_source_ready = litepcieendpoint_master_out_source_ready;
assign litepcieendpoint_master_out_source_first = basesoc_basesoc_master_source_first;
assign litepcieendpoint_master_out_source_last = basesoc_basesoc_master_source_last;
assign litepcieendpoint_master_out_source_payload_req_id = basesoc_basesoc_master_source_payload_req_id;
assign litepcieendpoint_master_out_source_payload_cmp_id = basesoc_basesoc_master_source_payload_cmp_id;
assign litepcieendpoint_master_out_source_payload_adr = basesoc_basesoc_master_source_payload_adr;
assign litepcieendpoint_master_out_source_payload_len = basesoc_basesoc_master_source_payload_len;
assign litepcieendpoint_master_out_source_payload_end = basesoc_basesoc_master_source_payload_end;
assign litepcieendpoint_master_out_source_payload_err = basesoc_basesoc_master_source_payload_err;
assign litepcieendpoint_master_out_source_payload_tag = basesoc_basesoc_master_source_payload_tag;
assign litepcieendpoint_master_out_source_payload_dat = basesoc_basesoc_master_source_payload_dat;
assign litepcieendpoint_master_out_source_payload_channel = basesoc_basesoc_master_source_payload_channel;
assign litepcieendpoint_master_out_source_payload_user_id = basesoc_basesoc_master_source_payload_user_id;
always @(*) begin
    litepcieendpoint_sel1 <= 1'd0;
    if (litepcieendpoint_first) begin
        litepcieendpoint_sel1 <= litepcieendpoint_sel0;
    end else begin
        litepcieendpoint_sel1 <= litepcieendpoint_sel_ongoing;
    end
end
always @(*) begin
    basesoc_basesoc_mmap_source_first <= 1'd0;
    basesoc_basesoc_mmap_source_last <= 1'd0;
    basesoc_basesoc_mmap_source_payload_adr <= 32'd0;
    basesoc_basesoc_mmap_source_payload_channel <= 8'd0;
    basesoc_basesoc_mmap_source_payload_dat <= 64'd0;
    basesoc_basesoc_mmap_source_payload_len <= 10'd0;
    basesoc_basesoc_mmap_source_payload_req_id <= 16'd0;
    basesoc_basesoc_mmap_source_payload_tag <= 8'd0;
    basesoc_basesoc_mmap_source_payload_user_id <= 8'd0;
    basesoc_basesoc_mmap_source_payload_we <= 1'd0;
    basesoc_basesoc_mmap_source_valid <= 1'd0;
    basesoc_basesoc_slave_source_ready <= 1'd0;
    case (litepcieendpoint_sel1)
        1'd1: begin
            basesoc_basesoc_mmap_source_valid <= basesoc_basesoc_slave_source_valid;
            basesoc_basesoc_slave_source_ready <= basesoc_basesoc_mmap_source_ready;
            basesoc_basesoc_mmap_source_first <= basesoc_basesoc_slave_source_first;
            basesoc_basesoc_mmap_source_last <= basesoc_basesoc_slave_source_last;
            basesoc_basesoc_mmap_source_payload_req_id <= basesoc_basesoc_slave_source_payload_req_id;
            basesoc_basesoc_mmap_source_payload_we <= basesoc_basesoc_slave_source_payload_we;
            basesoc_basesoc_mmap_source_payload_adr <= basesoc_basesoc_slave_source_payload_adr;
            basesoc_basesoc_mmap_source_payload_len <= basesoc_basesoc_slave_source_payload_len;
            basesoc_basesoc_mmap_source_payload_tag <= basesoc_basesoc_slave_source_payload_tag;
            basesoc_basesoc_mmap_source_payload_dat <= basesoc_basesoc_slave_source_payload_dat;
            basesoc_basesoc_mmap_source_payload_channel <= basesoc_basesoc_slave_source_payload_channel;
            basesoc_basesoc_mmap_source_payload_user_id <= basesoc_basesoc_slave_source_payload_user_id;
        end
        default: begin
            basesoc_basesoc_slave_source_ready <= 1'd1;
        end
    endcase
end
assign litepcieendpoint_last = ((basesoc_basesoc_slave_source_valid & basesoc_basesoc_slave_source_last) & basesoc_basesoc_slave_source_ready);
assign litepcieendpoint_ongoing0 = ((basesoc_basesoc_slave_source_valid | litepcieendpoint_ongoing1) & (~litepcieendpoint_last));
assign basesoc_basesoc_slave_sink_valid = basesoc_basesoc_mmap_sink_valid;
assign basesoc_basesoc_mmap_sink_ready = basesoc_basesoc_slave_sink_ready;
assign basesoc_basesoc_slave_sink_first = basesoc_basesoc_mmap_sink_first;
assign basesoc_basesoc_slave_sink_last = basesoc_basesoc_mmap_sink_last;
assign basesoc_basesoc_slave_sink_payload_req_id = basesoc_basesoc_mmap_sink_payload_req_id;
assign basesoc_basesoc_slave_sink_payload_cmp_id = basesoc_basesoc_mmap_sink_payload_cmp_id;
assign basesoc_basesoc_slave_sink_payload_adr = basesoc_basesoc_mmap_sink_payload_adr;
assign basesoc_basesoc_slave_sink_payload_len = basesoc_basesoc_mmap_sink_payload_len;
assign basesoc_basesoc_slave_sink_payload_end = basesoc_basesoc_mmap_sink_payload_end;
assign basesoc_basesoc_slave_sink_payload_err = basesoc_basesoc_mmap_sink_payload_err;
assign basesoc_basesoc_slave_sink_payload_tag = basesoc_basesoc_mmap_sink_payload_tag;
assign basesoc_basesoc_slave_sink_payload_dat = basesoc_basesoc_mmap_sink_payload_dat;
assign basesoc_basesoc_slave_sink_payload_channel = basesoc_basesoc_mmap_sink_payload_channel;
assign basesoc_basesoc_slave_sink_payload_user_id = basesoc_basesoc_mmap_sink_payload_user_id;
assign litepcieendpoint_master_out_sink_first = litepcieendpoint_master_in_sink_first;
assign litepcieendpoint_master_out_sink_last = litepcieendpoint_master_in_sink_last;
assign litepcieendpoint_master_out_sink_payload_req_id = litepcieendpoint_master_in_sink_payload_req_id;
assign litepcieendpoint_master_out_sink_payload_we = litepcieendpoint_master_in_sink_payload_we;
assign litepcieendpoint_master_out_sink_payload_adr = litepcieendpoint_master_in_sink_payload_adr;
assign litepcieendpoint_master_out_sink_payload_len = litepcieendpoint_master_in_sink_payload_len;
assign litepcieendpoint_master_out_sink_payload_dat = litepcieendpoint_master_in_sink_payload_dat;
assign litepcieendpoint_master_out_sink_payload_channel = litepcieendpoint_master_in_sink_payload_channel;
assign litepcieendpoint_master_out_sink_payload_user_id = litepcieendpoint_master_in_sink_payload_user_id;
assign litepcieendpoint_req_queue_sink_payload_tag = litepcieendpoint_tag_queue_source_payload_tag;
assign litepcieendpoint_req_queue_sink_payload_channel = litepcieendpoint_master_in_sink_payload_channel;
assign litepcieendpoint_req_queue_sink_payload_user_id = litepcieendpoint_master_in_sink_payload_user_id;
always @(*) begin
    litepcieendpoint_cmp_reorder_ready <= 1'd0;
    litepcieendpoint_syncfifo0_sink_first <= 1'd0;
    litepcieendpoint_syncfifo0_sink_last <= 1'd0;
    litepcieendpoint_syncfifo0_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo0_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo0_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo0_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo0_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo0_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo0_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo0_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo0_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo0_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo0_sink_valid <= 1'd0;
    litepcieendpoint_syncfifo1_sink_first <= 1'd0;
    litepcieendpoint_syncfifo1_sink_last <= 1'd0;
    litepcieendpoint_syncfifo1_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo1_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo1_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo1_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo1_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo1_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo1_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo1_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo1_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo1_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo1_sink_valid <= 1'd0;
    litepcieendpoint_syncfifo2_sink_first <= 1'd0;
    litepcieendpoint_syncfifo2_sink_last <= 1'd0;
    litepcieendpoint_syncfifo2_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo2_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo2_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo2_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo2_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo2_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo2_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo2_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo2_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo2_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo2_sink_valid <= 1'd0;
    litepcieendpoint_syncfifo3_sink_first <= 1'd0;
    litepcieendpoint_syncfifo3_sink_last <= 1'd0;
    litepcieendpoint_syncfifo3_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo3_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo3_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo3_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo3_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo3_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo3_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo3_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo3_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo3_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo3_sink_valid <= 1'd0;
    litepcieendpoint_syncfifo4_sink_first <= 1'd0;
    litepcieendpoint_syncfifo4_sink_last <= 1'd0;
    litepcieendpoint_syncfifo4_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo4_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo4_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo4_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo4_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo4_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo4_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo4_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo4_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo4_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo4_sink_valid <= 1'd0;
    litepcieendpoint_syncfifo5_sink_first <= 1'd0;
    litepcieendpoint_syncfifo5_sink_last <= 1'd0;
    litepcieendpoint_syncfifo5_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo5_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo5_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo5_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo5_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo5_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo5_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo5_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo5_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo5_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo5_sink_valid <= 1'd0;
    litepcieendpoint_syncfifo6_sink_first <= 1'd0;
    litepcieendpoint_syncfifo6_sink_last <= 1'd0;
    litepcieendpoint_syncfifo6_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo6_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo6_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo6_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo6_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo6_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo6_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo6_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo6_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo6_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo6_sink_valid <= 1'd0;
    litepcieendpoint_syncfifo7_sink_first <= 1'd0;
    litepcieendpoint_syncfifo7_sink_last <= 1'd0;
    litepcieendpoint_syncfifo7_sink_payload_adr <= 32'd0;
    litepcieendpoint_syncfifo7_sink_payload_channel <= 8'd0;
    litepcieendpoint_syncfifo7_sink_payload_cmp_id <= 16'd0;
    litepcieendpoint_syncfifo7_sink_payload_dat <= 64'd0;
    litepcieendpoint_syncfifo7_sink_payload_end <= 1'd0;
    litepcieendpoint_syncfifo7_sink_payload_err <= 1'd0;
    litepcieendpoint_syncfifo7_sink_payload_len <= 10'd0;
    litepcieendpoint_syncfifo7_sink_payload_req_id <= 16'd0;
    litepcieendpoint_syncfifo7_sink_payload_tag <= 8'd0;
    litepcieendpoint_syncfifo7_sink_payload_user_id <= 8'd0;
    litepcieendpoint_syncfifo7_sink_valid <= 1'd0;
    case (litepcieendpoint_cmp_reorder_payload_tag)
        1'd0: begin
            litepcieendpoint_syncfifo0_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo0_sink_ready;
            litepcieendpoint_syncfifo0_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo0_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo0_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo0_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo0_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo0_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo0_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo0_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo0_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo0_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo0_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo0_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        1'd1: begin
            litepcieendpoint_syncfifo1_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo1_sink_ready;
            litepcieendpoint_syncfifo1_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo1_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo1_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo1_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo1_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo1_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo1_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo1_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo1_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo1_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo1_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo1_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        2'd2: begin
            litepcieendpoint_syncfifo2_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo2_sink_ready;
            litepcieendpoint_syncfifo2_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo2_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo2_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo2_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo2_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo2_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo2_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo2_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo2_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo2_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo2_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo2_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        2'd3: begin
            litepcieendpoint_syncfifo3_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo3_sink_ready;
            litepcieendpoint_syncfifo3_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo3_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo3_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo3_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo3_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo3_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo3_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo3_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo3_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo3_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo3_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo3_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        3'd4: begin
            litepcieendpoint_syncfifo4_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo4_sink_ready;
            litepcieendpoint_syncfifo4_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo4_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo4_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo4_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo4_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo4_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo4_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo4_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo4_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo4_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo4_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo4_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        3'd5: begin
            litepcieendpoint_syncfifo5_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo5_sink_ready;
            litepcieendpoint_syncfifo5_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo5_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo5_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo5_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo5_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo5_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo5_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo5_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo5_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo5_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo5_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo5_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        3'd6: begin
            litepcieendpoint_syncfifo6_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo6_sink_ready;
            litepcieendpoint_syncfifo6_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo6_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo6_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo6_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo6_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo6_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo6_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo6_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo6_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo6_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo6_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo6_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        3'd7: begin
            litepcieendpoint_syncfifo7_sink_valid <= litepcieendpoint_cmp_reorder_valid;
            litepcieendpoint_cmp_reorder_ready <= litepcieendpoint_syncfifo7_sink_ready;
            litepcieendpoint_syncfifo7_sink_first <= litepcieendpoint_cmp_reorder_first;
            litepcieendpoint_syncfifo7_sink_last <= litepcieendpoint_cmp_reorder_last;
            litepcieendpoint_syncfifo7_sink_payload_req_id <= litepcieendpoint_cmp_reorder_payload_req_id;
            litepcieendpoint_syncfifo7_sink_payload_cmp_id <= litepcieendpoint_cmp_reorder_payload_cmp_id;
            litepcieendpoint_syncfifo7_sink_payload_adr <= litepcieendpoint_cmp_reorder_payload_adr;
            litepcieendpoint_syncfifo7_sink_payload_len <= litepcieendpoint_cmp_reorder_payload_len;
            litepcieendpoint_syncfifo7_sink_payload_end <= litepcieendpoint_cmp_reorder_payload_end;
            litepcieendpoint_syncfifo7_sink_payload_err <= litepcieendpoint_cmp_reorder_payload_err;
            litepcieendpoint_syncfifo7_sink_payload_tag <= litepcieendpoint_cmp_reorder_payload_tag;
            litepcieendpoint_syncfifo7_sink_payload_dat <= litepcieendpoint_cmp_reorder_payload_dat;
            litepcieendpoint_syncfifo7_sink_payload_channel <= litepcieendpoint_cmp_reorder_payload_channel;
            litepcieendpoint_syncfifo7_sink_payload_user_id <= litepcieendpoint_cmp_reorder_payload_user_id;
        end
        default: begin
            litepcieendpoint_cmp_reorder_ready <= 1'd1;
        end
    endcase
end
always @(*) begin
    litepcieendpoint_req_queue_source_ready <= 1'd0;
    if (((litepcieendpoint_master_in_source_valid & litepcieendpoint_master_in_source_last) & litepcieendpoint_master_in_source_payload_end)) begin
        litepcieendpoint_req_queue_source_ready <= litepcieendpoint_master_in_source_ready;
    end
end
always @(*) begin
    litepcieendpoint_master_in_source_first <= 1'd0;
    litepcieendpoint_master_in_source_last <= 1'd0;
    litepcieendpoint_master_in_source_payload_adr <= 32'd0;
    litepcieendpoint_master_in_source_payload_channel <= 8'd0;
    litepcieendpoint_master_in_source_payload_cmp_id <= 16'd0;
    litepcieendpoint_master_in_source_payload_dat <= 64'd0;
    litepcieendpoint_master_in_source_payload_end <= 1'd0;
    litepcieendpoint_master_in_source_payload_err <= 1'd0;
    litepcieendpoint_master_in_source_payload_len <= 10'd0;
    litepcieendpoint_master_in_source_payload_req_id <= 16'd0;
    litepcieendpoint_master_in_source_payload_tag <= 8'd0;
    litepcieendpoint_master_in_source_payload_user_id <= 8'd0;
    litepcieendpoint_master_in_source_valid <= 1'd0;
    litepcieendpoint_syncfifo0_source_ready <= 1'd0;
    litepcieendpoint_syncfifo1_source_ready <= 1'd0;
    litepcieendpoint_syncfifo2_source_ready <= 1'd0;
    litepcieendpoint_syncfifo3_source_ready <= 1'd0;
    litepcieendpoint_syncfifo4_source_ready <= 1'd0;
    litepcieendpoint_syncfifo5_source_ready <= 1'd0;
    litepcieendpoint_syncfifo6_source_ready <= 1'd0;
    litepcieendpoint_syncfifo7_source_ready <= 1'd0;
    case (litepcieendpoint_req_queue_source_payload_tag)
        1'd0: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo0_source_valid;
            litepcieendpoint_syncfifo0_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo0_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo0_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo0_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo0_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo0_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo0_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo0_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo0_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo0_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo0_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo0_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo0_source_payload_user_id;
        end
        1'd1: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo1_source_valid;
            litepcieendpoint_syncfifo1_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo1_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo1_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo1_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo1_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo1_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo1_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo1_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo1_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo1_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo1_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo1_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo1_source_payload_user_id;
        end
        2'd2: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo2_source_valid;
            litepcieendpoint_syncfifo2_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo2_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo2_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo2_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo2_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo2_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo2_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo2_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo2_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo2_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo2_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo2_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo2_source_payload_user_id;
        end
        2'd3: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo3_source_valid;
            litepcieendpoint_syncfifo3_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo3_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo3_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo3_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo3_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo3_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo3_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo3_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo3_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo3_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo3_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo3_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo3_source_payload_user_id;
        end
        3'd4: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo4_source_valid;
            litepcieendpoint_syncfifo4_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo4_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo4_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo4_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo4_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo4_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo4_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo4_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo4_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo4_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo4_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo4_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo4_source_payload_user_id;
        end
        3'd5: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo5_source_valid;
            litepcieendpoint_syncfifo5_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo5_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo5_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo5_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo5_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo5_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo5_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo5_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo5_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo5_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo5_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo5_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo5_source_payload_user_id;
        end
        3'd6: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo6_source_valid;
            litepcieendpoint_syncfifo6_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo6_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo6_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo6_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo6_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo6_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo6_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo6_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo6_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo6_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo6_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo6_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo6_source_payload_user_id;
        end
        3'd7: begin
            litepcieendpoint_master_in_source_valid <= litepcieendpoint_syncfifo7_source_valid;
            litepcieendpoint_syncfifo7_source_ready <= litepcieendpoint_master_in_source_ready;
            litepcieendpoint_master_in_source_first <= litepcieendpoint_syncfifo7_source_first;
            litepcieendpoint_master_in_source_last <= litepcieendpoint_syncfifo7_source_last;
            litepcieendpoint_master_in_source_payload_req_id <= litepcieendpoint_syncfifo7_source_payload_req_id;
            litepcieendpoint_master_in_source_payload_cmp_id <= litepcieendpoint_syncfifo7_source_payload_cmp_id;
            litepcieendpoint_master_in_source_payload_adr <= litepcieendpoint_syncfifo7_source_payload_adr;
            litepcieendpoint_master_in_source_payload_len <= litepcieendpoint_syncfifo7_source_payload_len;
            litepcieendpoint_master_in_source_payload_end <= litepcieendpoint_syncfifo7_source_payload_end;
            litepcieendpoint_master_in_source_payload_err <= litepcieendpoint_syncfifo7_source_payload_err;
            litepcieendpoint_master_in_source_payload_tag <= litepcieendpoint_syncfifo7_source_payload_tag;
            litepcieendpoint_master_in_source_payload_dat <= litepcieendpoint_syncfifo7_source_payload_dat;
            litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_syncfifo7_source_payload_channel;
            litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_syncfifo7_source_payload_user_id;
        end
    endcase
    litepcieendpoint_master_in_source_payload_channel <= litepcieendpoint_req_queue_source_payload_channel;
    litepcieendpoint_master_in_source_payload_user_id <= litepcieendpoint_req_queue_source_payload_user_id;
end
assign litepcieendpoint_cmp_reorder_first = litepcieendpoint_master_out_source_first;
assign litepcieendpoint_cmp_reorder_last = litepcieendpoint_master_out_source_last;
assign litepcieendpoint_cmp_reorder_payload_req_id = litepcieendpoint_master_out_source_payload_req_id;
assign litepcieendpoint_cmp_reorder_payload_cmp_id = litepcieendpoint_master_out_source_payload_cmp_id;
assign litepcieendpoint_cmp_reorder_payload_adr = litepcieendpoint_master_out_source_payload_adr;
assign litepcieendpoint_cmp_reorder_payload_len = litepcieendpoint_master_out_source_payload_len;
assign litepcieendpoint_cmp_reorder_payload_end = litepcieendpoint_master_out_source_payload_end;
assign litepcieendpoint_cmp_reorder_payload_err = litepcieendpoint_master_out_source_payload_err;
assign litepcieendpoint_cmp_reorder_payload_tag = litepcieendpoint_master_out_source_payload_tag;
assign litepcieendpoint_cmp_reorder_payload_dat = litepcieendpoint_master_out_source_payload_dat;
assign litepcieendpoint_cmp_reorder_payload_channel = litepcieendpoint_master_out_source_payload_channel;
assign litepcieendpoint_cmp_reorder_payload_user_id = litepcieendpoint_master_out_source_payload_user_id;
assign litepcieendpoint_tag_queue_syncfifo_din = {litepcieendpoint_tag_queue_fifo_in_last, litepcieendpoint_tag_queue_fifo_in_first, litepcieendpoint_tag_queue_fifo_in_payload_tag};
assign {litepcieendpoint_tag_queue_fifo_out_last, litepcieendpoint_tag_queue_fifo_out_first, litepcieendpoint_tag_queue_fifo_out_payload_tag} = litepcieendpoint_tag_queue_syncfifo_dout;
assign litepcieendpoint_tag_queue_sink_ready = litepcieendpoint_tag_queue_syncfifo_writable;
assign litepcieendpoint_tag_queue_syncfifo_we = litepcieendpoint_tag_queue_sink_valid;
assign litepcieendpoint_tag_queue_fifo_in_first = litepcieendpoint_tag_queue_sink_first;
assign litepcieendpoint_tag_queue_fifo_in_last = litepcieendpoint_tag_queue_sink_last;
assign litepcieendpoint_tag_queue_fifo_in_payload_tag = litepcieendpoint_tag_queue_sink_payload_tag;
assign litepcieendpoint_tag_queue_source_valid = litepcieendpoint_tag_queue_readable;
assign litepcieendpoint_tag_queue_source_first = litepcieendpoint_tag_queue_fifo_out_first;
assign litepcieendpoint_tag_queue_source_last = litepcieendpoint_tag_queue_fifo_out_last;
assign litepcieendpoint_tag_queue_source_payload_tag = litepcieendpoint_tag_queue_fifo_out_payload_tag;
assign litepcieendpoint_tag_queue_re = litepcieendpoint_tag_queue_source_ready;
assign litepcieendpoint_tag_queue_syncfifo_re = (litepcieendpoint_tag_queue_syncfifo_readable & ((~litepcieendpoint_tag_queue_readable) | litepcieendpoint_tag_queue_re));
assign litepcieendpoint_tag_queue_level1 = (litepcieendpoint_tag_queue_level0 + litepcieendpoint_tag_queue_readable);
always @(*) begin
    litepcieendpoint_tag_queue_wrport_adr <= 3'd0;
    if (litepcieendpoint_tag_queue_replace) begin
        litepcieendpoint_tag_queue_wrport_adr <= (litepcieendpoint_tag_queue_produce - 1'd1);
    end else begin
        litepcieendpoint_tag_queue_wrport_adr <= litepcieendpoint_tag_queue_produce;
    end
end
assign litepcieendpoint_tag_queue_wrport_dat_w = litepcieendpoint_tag_queue_syncfifo_din;
assign litepcieendpoint_tag_queue_wrport_we = (litepcieendpoint_tag_queue_syncfifo_we & (litepcieendpoint_tag_queue_syncfifo_writable | litepcieendpoint_tag_queue_replace));
assign litepcieendpoint_tag_queue_do_read = (litepcieendpoint_tag_queue_syncfifo_readable & litepcieendpoint_tag_queue_syncfifo_re);
assign litepcieendpoint_tag_queue_rdport_adr = litepcieendpoint_tag_queue_consume;
assign litepcieendpoint_tag_queue_syncfifo_dout = litepcieendpoint_tag_queue_rdport_dat_r;
assign litepcieendpoint_tag_queue_rdport_re = litepcieendpoint_tag_queue_do_read;
assign litepcieendpoint_tag_queue_syncfifo_writable = (litepcieendpoint_tag_queue_level0 != 4'd8);
assign litepcieendpoint_tag_queue_syncfifo_readable = (litepcieendpoint_tag_queue_level0 != 1'd0);
assign litepcieendpoint_req_queue_syncfifo_din = {litepcieendpoint_req_queue_fifo_in_last, litepcieendpoint_req_queue_fifo_in_first, litepcieendpoint_req_queue_fifo_in_payload_user_id, litepcieendpoint_req_queue_fifo_in_payload_channel, litepcieendpoint_req_queue_fifo_in_payload_tag};
assign {litepcieendpoint_req_queue_fifo_out_last, litepcieendpoint_req_queue_fifo_out_first, litepcieendpoint_req_queue_fifo_out_payload_user_id, litepcieendpoint_req_queue_fifo_out_payload_channel, litepcieendpoint_req_queue_fifo_out_payload_tag} = litepcieendpoint_req_queue_syncfifo_dout;
assign litepcieendpoint_req_queue_sink_ready = litepcieendpoint_req_queue_syncfifo_writable;
assign litepcieendpoint_req_queue_syncfifo_we = litepcieendpoint_req_queue_sink_valid;
assign litepcieendpoint_req_queue_fifo_in_first = litepcieendpoint_req_queue_sink_first;
assign litepcieendpoint_req_queue_fifo_in_last = litepcieendpoint_req_queue_sink_last;
assign litepcieendpoint_req_queue_fifo_in_payload_tag = litepcieendpoint_req_queue_sink_payload_tag;
assign litepcieendpoint_req_queue_fifo_in_payload_channel = litepcieendpoint_req_queue_sink_payload_channel;
assign litepcieendpoint_req_queue_fifo_in_payload_user_id = litepcieendpoint_req_queue_sink_payload_user_id;
assign litepcieendpoint_req_queue_source_valid = litepcieendpoint_req_queue_readable;
assign litepcieendpoint_req_queue_source_first = litepcieendpoint_req_queue_fifo_out_first;
assign litepcieendpoint_req_queue_source_last = litepcieendpoint_req_queue_fifo_out_last;
assign litepcieendpoint_req_queue_source_payload_tag = litepcieendpoint_req_queue_fifo_out_payload_tag;
assign litepcieendpoint_req_queue_source_payload_channel = litepcieendpoint_req_queue_fifo_out_payload_channel;
assign litepcieendpoint_req_queue_source_payload_user_id = litepcieendpoint_req_queue_fifo_out_payload_user_id;
assign litepcieendpoint_req_queue_re = litepcieendpoint_req_queue_source_ready;
assign litepcieendpoint_req_queue_syncfifo_re = (litepcieendpoint_req_queue_syncfifo_readable & ((~litepcieendpoint_req_queue_readable) | litepcieendpoint_req_queue_re));
assign litepcieendpoint_req_queue_level1 = (litepcieendpoint_req_queue_level0 + litepcieendpoint_req_queue_readable);
always @(*) begin
    litepcieendpoint_req_queue_wrport_adr <= 3'd0;
    if (litepcieendpoint_req_queue_replace) begin
        litepcieendpoint_req_queue_wrport_adr <= (litepcieendpoint_req_queue_produce - 1'd1);
    end else begin
        litepcieendpoint_req_queue_wrport_adr <= litepcieendpoint_req_queue_produce;
    end
end
assign litepcieendpoint_req_queue_wrport_dat_w = litepcieendpoint_req_queue_syncfifo_din;
assign litepcieendpoint_req_queue_wrport_we = (litepcieendpoint_req_queue_syncfifo_we & (litepcieendpoint_req_queue_syncfifo_writable | litepcieendpoint_req_queue_replace));
assign litepcieendpoint_req_queue_do_read = (litepcieendpoint_req_queue_syncfifo_readable & litepcieendpoint_req_queue_syncfifo_re);
assign litepcieendpoint_req_queue_rdport_adr = litepcieendpoint_req_queue_consume;
assign litepcieendpoint_req_queue_syncfifo_dout = litepcieendpoint_req_queue_rdport_dat_r;
assign litepcieendpoint_req_queue_rdport_re = litepcieendpoint_req_queue_do_read;
assign litepcieendpoint_req_queue_syncfifo_writable = (litepcieendpoint_req_queue_level0 != 4'd8);
assign litepcieendpoint_req_queue_syncfifo_readable = (litepcieendpoint_req_queue_level0 != 1'd0);
always @(*) begin
    litepcieendpoint_fsm0_next_state <= 2'd0;
    litepcieendpoint_master_in_sink_ready <= 1'd0;
    litepcieendpoint_master_out_sink_payload_tag <= 8'd0;
    litepcieendpoint_master_out_sink_valid <= 1'd0;
    litepcieendpoint_req_queue_sink_valid <= 1'd0;
    litepcieendpoint_tag_queue_source_ready <= 1'd0;
    litepcieendpoint_fsm0_next_state <= litepcieendpoint_fsm0_state;
    case (litepcieendpoint_fsm0_state)
        1'd1: begin
            litepcieendpoint_master_out_sink_valid <= litepcieendpoint_master_in_sink_valid;
            litepcieendpoint_master_in_sink_ready <= litepcieendpoint_master_out_sink_ready;
            litepcieendpoint_master_out_sink_payload_tag <= 6'd32;
            if (((litepcieendpoint_master_out_sink_valid & litepcieendpoint_master_out_sink_ready) & litepcieendpoint_master_out_sink_last)) begin
                litepcieendpoint_fsm0_next_state <= 1'd0;
            end
        end
        2'd2: begin
            litepcieendpoint_master_out_sink_valid <= litepcieendpoint_master_in_sink_valid;
            litepcieendpoint_master_in_sink_ready <= litepcieendpoint_master_out_sink_ready;
            litepcieendpoint_master_out_sink_payload_tag <= litepcieendpoint_tag_queue_source_payload_tag;
            if (((litepcieendpoint_master_out_sink_valid & litepcieendpoint_master_out_sink_ready) & litepcieendpoint_master_out_sink_last)) begin
                litepcieendpoint_tag_queue_source_ready <= 1'd1;
                litepcieendpoint_req_queue_sink_valid <= 1'd1;
                litepcieendpoint_fsm0_next_state <= 1'd0;
            end
        end
        default: begin
            if ((litepcieendpoint_master_in_sink_valid & litepcieendpoint_master_in_sink_first)) begin
                if (litepcieendpoint_master_in_sink_payload_we) begin
                    litepcieendpoint_fsm0_next_state <= 1'd1;
                end else begin
                    if ((litepcieendpoint_tag_queue_source_valid & litepcieendpoint_req_queue_sink_ready)) begin
                        litepcieendpoint_fsm0_next_state <= 2'd2;
                    end
                end
            end
        end
    endcase
end
assign litepcieendpoint_syncfifo0_syncfifo0_din = {litepcieendpoint_syncfifo0_fifo_in_last, litepcieendpoint_syncfifo0_fifo_in_first, litepcieendpoint_syncfifo0_fifo_in_payload_user_id, litepcieendpoint_syncfifo0_fifo_in_payload_channel, litepcieendpoint_syncfifo0_fifo_in_payload_dat, litepcieendpoint_syncfifo0_fifo_in_payload_tag, litepcieendpoint_syncfifo0_fifo_in_payload_err, litepcieendpoint_syncfifo0_fifo_in_payload_end, litepcieendpoint_syncfifo0_fifo_in_payload_len, litepcieendpoint_syncfifo0_fifo_in_payload_adr, litepcieendpoint_syncfifo0_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo0_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo0_fifo_out_last, litepcieendpoint_syncfifo0_fifo_out_first, litepcieendpoint_syncfifo0_fifo_out_payload_user_id, litepcieendpoint_syncfifo0_fifo_out_payload_channel, litepcieendpoint_syncfifo0_fifo_out_payload_dat, litepcieendpoint_syncfifo0_fifo_out_payload_tag, litepcieendpoint_syncfifo0_fifo_out_payload_err, litepcieendpoint_syncfifo0_fifo_out_payload_end, litepcieendpoint_syncfifo0_fifo_out_payload_len, litepcieendpoint_syncfifo0_fifo_out_payload_adr, litepcieendpoint_syncfifo0_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo0_fifo_out_payload_req_id} = litepcieendpoint_syncfifo0_syncfifo0_dout;
assign litepcieendpoint_syncfifo0_sink_ready = litepcieendpoint_syncfifo0_syncfifo0_writable;
assign litepcieendpoint_syncfifo0_syncfifo0_we = litepcieendpoint_syncfifo0_sink_valid;
assign litepcieendpoint_syncfifo0_fifo_in_first = litepcieendpoint_syncfifo0_sink_first;
assign litepcieendpoint_syncfifo0_fifo_in_last = litepcieendpoint_syncfifo0_sink_last;
assign litepcieendpoint_syncfifo0_fifo_in_payload_req_id = litepcieendpoint_syncfifo0_sink_payload_req_id;
assign litepcieendpoint_syncfifo0_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo0_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo0_fifo_in_payload_adr = litepcieendpoint_syncfifo0_sink_payload_adr;
assign litepcieendpoint_syncfifo0_fifo_in_payload_len = litepcieendpoint_syncfifo0_sink_payload_len;
assign litepcieendpoint_syncfifo0_fifo_in_payload_end = litepcieendpoint_syncfifo0_sink_payload_end;
assign litepcieendpoint_syncfifo0_fifo_in_payload_err = litepcieendpoint_syncfifo0_sink_payload_err;
assign litepcieendpoint_syncfifo0_fifo_in_payload_tag = litepcieendpoint_syncfifo0_sink_payload_tag;
assign litepcieendpoint_syncfifo0_fifo_in_payload_dat = litepcieendpoint_syncfifo0_sink_payload_dat;
assign litepcieendpoint_syncfifo0_fifo_in_payload_channel = litepcieendpoint_syncfifo0_sink_payload_channel;
assign litepcieendpoint_syncfifo0_fifo_in_payload_user_id = litepcieendpoint_syncfifo0_sink_payload_user_id;
assign litepcieendpoint_syncfifo0_source_valid = litepcieendpoint_syncfifo0_readable;
assign litepcieendpoint_syncfifo0_source_first = litepcieendpoint_syncfifo0_fifo_out_first;
assign litepcieendpoint_syncfifo0_source_last = litepcieendpoint_syncfifo0_fifo_out_last;
assign litepcieendpoint_syncfifo0_source_payload_req_id = litepcieendpoint_syncfifo0_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo0_source_payload_cmp_id = litepcieendpoint_syncfifo0_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo0_source_payload_adr = litepcieendpoint_syncfifo0_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo0_source_payload_len = litepcieendpoint_syncfifo0_fifo_out_payload_len;
assign litepcieendpoint_syncfifo0_source_payload_end = litepcieendpoint_syncfifo0_fifo_out_payload_end;
assign litepcieendpoint_syncfifo0_source_payload_err = litepcieendpoint_syncfifo0_fifo_out_payload_err;
assign litepcieendpoint_syncfifo0_source_payload_tag = litepcieendpoint_syncfifo0_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo0_source_payload_dat = litepcieendpoint_syncfifo0_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo0_source_payload_channel = litepcieendpoint_syncfifo0_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo0_source_payload_user_id = litepcieendpoint_syncfifo0_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo0_re = litepcieendpoint_syncfifo0_source_ready;
assign litepcieendpoint_syncfifo0_syncfifo0_re = (litepcieendpoint_syncfifo0_syncfifo0_readable & ((~litepcieendpoint_syncfifo0_readable) | litepcieendpoint_syncfifo0_re));
assign litepcieendpoint_syncfifo0_level1 = (litepcieendpoint_syncfifo0_level0 + litepcieendpoint_syncfifo0_readable);
always @(*) begin
    litepcieendpoint_syncfifo0_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo0_replace) begin
        litepcieendpoint_syncfifo0_wrport_adr <= (litepcieendpoint_syncfifo0_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo0_wrport_adr <= litepcieendpoint_syncfifo0_produce;
    end
end
assign litepcieendpoint_syncfifo0_wrport_dat_w = litepcieendpoint_syncfifo0_syncfifo0_din;
assign litepcieendpoint_syncfifo0_wrport_we = (litepcieendpoint_syncfifo0_syncfifo0_we & (litepcieendpoint_syncfifo0_syncfifo0_writable | litepcieendpoint_syncfifo0_replace));
assign litepcieendpoint_syncfifo0_do_read = (litepcieendpoint_syncfifo0_syncfifo0_readable & litepcieendpoint_syncfifo0_syncfifo0_re);
assign litepcieendpoint_syncfifo0_rdport_adr = litepcieendpoint_syncfifo0_consume;
assign litepcieendpoint_syncfifo0_syncfifo0_dout = litepcieendpoint_syncfifo0_rdport_dat_r;
assign litepcieendpoint_syncfifo0_rdport_re = litepcieendpoint_syncfifo0_do_read;
assign litepcieendpoint_syncfifo0_syncfifo0_writable = (litepcieendpoint_syncfifo0_level0 != 9'd256);
assign litepcieendpoint_syncfifo0_syncfifo0_readable = (litepcieendpoint_syncfifo0_level0 != 1'd0);
assign litepcieendpoint_syncfifo1_syncfifo1_din = {litepcieendpoint_syncfifo1_fifo_in_last, litepcieendpoint_syncfifo1_fifo_in_first, litepcieendpoint_syncfifo1_fifo_in_payload_user_id, litepcieendpoint_syncfifo1_fifo_in_payload_channel, litepcieendpoint_syncfifo1_fifo_in_payload_dat, litepcieendpoint_syncfifo1_fifo_in_payload_tag, litepcieendpoint_syncfifo1_fifo_in_payload_err, litepcieendpoint_syncfifo1_fifo_in_payload_end, litepcieendpoint_syncfifo1_fifo_in_payload_len, litepcieendpoint_syncfifo1_fifo_in_payload_adr, litepcieendpoint_syncfifo1_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo1_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo1_fifo_out_last, litepcieendpoint_syncfifo1_fifo_out_first, litepcieendpoint_syncfifo1_fifo_out_payload_user_id, litepcieendpoint_syncfifo1_fifo_out_payload_channel, litepcieendpoint_syncfifo1_fifo_out_payload_dat, litepcieendpoint_syncfifo1_fifo_out_payload_tag, litepcieendpoint_syncfifo1_fifo_out_payload_err, litepcieendpoint_syncfifo1_fifo_out_payload_end, litepcieendpoint_syncfifo1_fifo_out_payload_len, litepcieendpoint_syncfifo1_fifo_out_payload_adr, litepcieendpoint_syncfifo1_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo1_fifo_out_payload_req_id} = litepcieendpoint_syncfifo1_syncfifo1_dout;
assign litepcieendpoint_syncfifo1_sink_ready = litepcieendpoint_syncfifo1_syncfifo1_writable;
assign litepcieendpoint_syncfifo1_syncfifo1_we = litepcieendpoint_syncfifo1_sink_valid;
assign litepcieendpoint_syncfifo1_fifo_in_first = litepcieendpoint_syncfifo1_sink_first;
assign litepcieendpoint_syncfifo1_fifo_in_last = litepcieendpoint_syncfifo1_sink_last;
assign litepcieendpoint_syncfifo1_fifo_in_payload_req_id = litepcieendpoint_syncfifo1_sink_payload_req_id;
assign litepcieendpoint_syncfifo1_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo1_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo1_fifo_in_payload_adr = litepcieendpoint_syncfifo1_sink_payload_adr;
assign litepcieendpoint_syncfifo1_fifo_in_payload_len = litepcieendpoint_syncfifo1_sink_payload_len;
assign litepcieendpoint_syncfifo1_fifo_in_payload_end = litepcieendpoint_syncfifo1_sink_payload_end;
assign litepcieendpoint_syncfifo1_fifo_in_payload_err = litepcieendpoint_syncfifo1_sink_payload_err;
assign litepcieendpoint_syncfifo1_fifo_in_payload_tag = litepcieendpoint_syncfifo1_sink_payload_tag;
assign litepcieendpoint_syncfifo1_fifo_in_payload_dat = litepcieendpoint_syncfifo1_sink_payload_dat;
assign litepcieendpoint_syncfifo1_fifo_in_payload_channel = litepcieendpoint_syncfifo1_sink_payload_channel;
assign litepcieendpoint_syncfifo1_fifo_in_payload_user_id = litepcieendpoint_syncfifo1_sink_payload_user_id;
assign litepcieendpoint_syncfifo1_source_valid = litepcieendpoint_syncfifo1_readable;
assign litepcieendpoint_syncfifo1_source_first = litepcieendpoint_syncfifo1_fifo_out_first;
assign litepcieendpoint_syncfifo1_source_last = litepcieendpoint_syncfifo1_fifo_out_last;
assign litepcieendpoint_syncfifo1_source_payload_req_id = litepcieendpoint_syncfifo1_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo1_source_payload_cmp_id = litepcieendpoint_syncfifo1_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo1_source_payload_adr = litepcieendpoint_syncfifo1_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo1_source_payload_len = litepcieendpoint_syncfifo1_fifo_out_payload_len;
assign litepcieendpoint_syncfifo1_source_payload_end = litepcieendpoint_syncfifo1_fifo_out_payload_end;
assign litepcieendpoint_syncfifo1_source_payload_err = litepcieendpoint_syncfifo1_fifo_out_payload_err;
assign litepcieendpoint_syncfifo1_source_payload_tag = litepcieendpoint_syncfifo1_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo1_source_payload_dat = litepcieendpoint_syncfifo1_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo1_source_payload_channel = litepcieendpoint_syncfifo1_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo1_source_payload_user_id = litepcieendpoint_syncfifo1_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo1_re = litepcieendpoint_syncfifo1_source_ready;
assign litepcieendpoint_syncfifo1_syncfifo1_re = (litepcieendpoint_syncfifo1_syncfifo1_readable & ((~litepcieendpoint_syncfifo1_readable) | litepcieendpoint_syncfifo1_re));
assign litepcieendpoint_syncfifo1_level1 = (litepcieendpoint_syncfifo1_level0 + litepcieendpoint_syncfifo1_readable);
always @(*) begin
    litepcieendpoint_syncfifo1_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo1_replace) begin
        litepcieendpoint_syncfifo1_wrport_adr <= (litepcieendpoint_syncfifo1_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo1_wrport_adr <= litepcieendpoint_syncfifo1_produce;
    end
end
assign litepcieendpoint_syncfifo1_wrport_dat_w = litepcieendpoint_syncfifo1_syncfifo1_din;
assign litepcieendpoint_syncfifo1_wrport_we = (litepcieendpoint_syncfifo1_syncfifo1_we & (litepcieendpoint_syncfifo1_syncfifo1_writable | litepcieendpoint_syncfifo1_replace));
assign litepcieendpoint_syncfifo1_do_read = (litepcieendpoint_syncfifo1_syncfifo1_readable & litepcieendpoint_syncfifo1_syncfifo1_re);
assign litepcieendpoint_syncfifo1_rdport_adr = litepcieendpoint_syncfifo1_consume;
assign litepcieendpoint_syncfifo1_syncfifo1_dout = litepcieendpoint_syncfifo1_rdport_dat_r;
assign litepcieendpoint_syncfifo1_rdport_re = litepcieendpoint_syncfifo1_do_read;
assign litepcieendpoint_syncfifo1_syncfifo1_writable = (litepcieendpoint_syncfifo1_level0 != 9'd256);
assign litepcieendpoint_syncfifo1_syncfifo1_readable = (litepcieendpoint_syncfifo1_level0 != 1'd0);
assign litepcieendpoint_syncfifo2_syncfifo2_din = {litepcieendpoint_syncfifo2_fifo_in_last, litepcieendpoint_syncfifo2_fifo_in_first, litepcieendpoint_syncfifo2_fifo_in_payload_user_id, litepcieendpoint_syncfifo2_fifo_in_payload_channel, litepcieendpoint_syncfifo2_fifo_in_payload_dat, litepcieendpoint_syncfifo2_fifo_in_payload_tag, litepcieendpoint_syncfifo2_fifo_in_payload_err, litepcieendpoint_syncfifo2_fifo_in_payload_end, litepcieendpoint_syncfifo2_fifo_in_payload_len, litepcieendpoint_syncfifo2_fifo_in_payload_adr, litepcieendpoint_syncfifo2_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo2_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo2_fifo_out_last, litepcieendpoint_syncfifo2_fifo_out_first, litepcieendpoint_syncfifo2_fifo_out_payload_user_id, litepcieendpoint_syncfifo2_fifo_out_payload_channel, litepcieendpoint_syncfifo2_fifo_out_payload_dat, litepcieendpoint_syncfifo2_fifo_out_payload_tag, litepcieendpoint_syncfifo2_fifo_out_payload_err, litepcieendpoint_syncfifo2_fifo_out_payload_end, litepcieendpoint_syncfifo2_fifo_out_payload_len, litepcieendpoint_syncfifo2_fifo_out_payload_adr, litepcieendpoint_syncfifo2_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo2_fifo_out_payload_req_id} = litepcieendpoint_syncfifo2_syncfifo2_dout;
assign litepcieendpoint_syncfifo2_sink_ready = litepcieendpoint_syncfifo2_syncfifo2_writable;
assign litepcieendpoint_syncfifo2_syncfifo2_we = litepcieendpoint_syncfifo2_sink_valid;
assign litepcieendpoint_syncfifo2_fifo_in_first = litepcieendpoint_syncfifo2_sink_first;
assign litepcieendpoint_syncfifo2_fifo_in_last = litepcieendpoint_syncfifo2_sink_last;
assign litepcieendpoint_syncfifo2_fifo_in_payload_req_id = litepcieendpoint_syncfifo2_sink_payload_req_id;
assign litepcieendpoint_syncfifo2_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo2_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo2_fifo_in_payload_adr = litepcieendpoint_syncfifo2_sink_payload_adr;
assign litepcieendpoint_syncfifo2_fifo_in_payload_len = litepcieendpoint_syncfifo2_sink_payload_len;
assign litepcieendpoint_syncfifo2_fifo_in_payload_end = litepcieendpoint_syncfifo2_sink_payload_end;
assign litepcieendpoint_syncfifo2_fifo_in_payload_err = litepcieendpoint_syncfifo2_sink_payload_err;
assign litepcieendpoint_syncfifo2_fifo_in_payload_tag = litepcieendpoint_syncfifo2_sink_payload_tag;
assign litepcieendpoint_syncfifo2_fifo_in_payload_dat = litepcieendpoint_syncfifo2_sink_payload_dat;
assign litepcieendpoint_syncfifo2_fifo_in_payload_channel = litepcieendpoint_syncfifo2_sink_payload_channel;
assign litepcieendpoint_syncfifo2_fifo_in_payload_user_id = litepcieendpoint_syncfifo2_sink_payload_user_id;
assign litepcieendpoint_syncfifo2_source_valid = litepcieendpoint_syncfifo2_readable;
assign litepcieendpoint_syncfifo2_source_first = litepcieendpoint_syncfifo2_fifo_out_first;
assign litepcieendpoint_syncfifo2_source_last = litepcieendpoint_syncfifo2_fifo_out_last;
assign litepcieendpoint_syncfifo2_source_payload_req_id = litepcieendpoint_syncfifo2_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo2_source_payload_cmp_id = litepcieendpoint_syncfifo2_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo2_source_payload_adr = litepcieendpoint_syncfifo2_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo2_source_payload_len = litepcieendpoint_syncfifo2_fifo_out_payload_len;
assign litepcieendpoint_syncfifo2_source_payload_end = litepcieendpoint_syncfifo2_fifo_out_payload_end;
assign litepcieendpoint_syncfifo2_source_payload_err = litepcieendpoint_syncfifo2_fifo_out_payload_err;
assign litepcieendpoint_syncfifo2_source_payload_tag = litepcieendpoint_syncfifo2_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo2_source_payload_dat = litepcieendpoint_syncfifo2_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo2_source_payload_channel = litepcieendpoint_syncfifo2_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo2_source_payload_user_id = litepcieendpoint_syncfifo2_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo2_re = litepcieendpoint_syncfifo2_source_ready;
assign litepcieendpoint_syncfifo2_syncfifo2_re = (litepcieendpoint_syncfifo2_syncfifo2_readable & ((~litepcieendpoint_syncfifo2_readable) | litepcieendpoint_syncfifo2_re));
assign litepcieendpoint_syncfifo2_level1 = (litepcieendpoint_syncfifo2_level0 + litepcieendpoint_syncfifo2_readable);
always @(*) begin
    litepcieendpoint_syncfifo2_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo2_replace) begin
        litepcieendpoint_syncfifo2_wrport_adr <= (litepcieendpoint_syncfifo2_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo2_wrport_adr <= litepcieendpoint_syncfifo2_produce;
    end
end
assign litepcieendpoint_syncfifo2_wrport_dat_w = litepcieendpoint_syncfifo2_syncfifo2_din;
assign litepcieendpoint_syncfifo2_wrport_we = (litepcieendpoint_syncfifo2_syncfifo2_we & (litepcieendpoint_syncfifo2_syncfifo2_writable | litepcieendpoint_syncfifo2_replace));
assign litepcieendpoint_syncfifo2_do_read = (litepcieendpoint_syncfifo2_syncfifo2_readable & litepcieendpoint_syncfifo2_syncfifo2_re);
assign litepcieendpoint_syncfifo2_rdport_adr = litepcieendpoint_syncfifo2_consume;
assign litepcieendpoint_syncfifo2_syncfifo2_dout = litepcieendpoint_syncfifo2_rdport_dat_r;
assign litepcieendpoint_syncfifo2_rdport_re = litepcieendpoint_syncfifo2_do_read;
assign litepcieendpoint_syncfifo2_syncfifo2_writable = (litepcieendpoint_syncfifo2_level0 != 9'd256);
assign litepcieendpoint_syncfifo2_syncfifo2_readable = (litepcieendpoint_syncfifo2_level0 != 1'd0);
assign litepcieendpoint_syncfifo3_syncfifo3_din = {litepcieendpoint_syncfifo3_fifo_in_last, litepcieendpoint_syncfifo3_fifo_in_first, litepcieendpoint_syncfifo3_fifo_in_payload_user_id, litepcieendpoint_syncfifo3_fifo_in_payload_channel, litepcieendpoint_syncfifo3_fifo_in_payload_dat, litepcieendpoint_syncfifo3_fifo_in_payload_tag, litepcieendpoint_syncfifo3_fifo_in_payload_err, litepcieendpoint_syncfifo3_fifo_in_payload_end, litepcieendpoint_syncfifo3_fifo_in_payload_len, litepcieendpoint_syncfifo3_fifo_in_payload_adr, litepcieendpoint_syncfifo3_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo3_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo3_fifo_out_last, litepcieendpoint_syncfifo3_fifo_out_first, litepcieendpoint_syncfifo3_fifo_out_payload_user_id, litepcieendpoint_syncfifo3_fifo_out_payload_channel, litepcieendpoint_syncfifo3_fifo_out_payload_dat, litepcieendpoint_syncfifo3_fifo_out_payload_tag, litepcieendpoint_syncfifo3_fifo_out_payload_err, litepcieendpoint_syncfifo3_fifo_out_payload_end, litepcieendpoint_syncfifo3_fifo_out_payload_len, litepcieendpoint_syncfifo3_fifo_out_payload_adr, litepcieendpoint_syncfifo3_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo3_fifo_out_payload_req_id} = litepcieendpoint_syncfifo3_syncfifo3_dout;
assign litepcieendpoint_syncfifo3_sink_ready = litepcieendpoint_syncfifo3_syncfifo3_writable;
assign litepcieendpoint_syncfifo3_syncfifo3_we = litepcieendpoint_syncfifo3_sink_valid;
assign litepcieendpoint_syncfifo3_fifo_in_first = litepcieendpoint_syncfifo3_sink_first;
assign litepcieendpoint_syncfifo3_fifo_in_last = litepcieendpoint_syncfifo3_sink_last;
assign litepcieendpoint_syncfifo3_fifo_in_payload_req_id = litepcieendpoint_syncfifo3_sink_payload_req_id;
assign litepcieendpoint_syncfifo3_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo3_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo3_fifo_in_payload_adr = litepcieendpoint_syncfifo3_sink_payload_adr;
assign litepcieendpoint_syncfifo3_fifo_in_payload_len = litepcieendpoint_syncfifo3_sink_payload_len;
assign litepcieendpoint_syncfifo3_fifo_in_payload_end = litepcieendpoint_syncfifo3_sink_payload_end;
assign litepcieendpoint_syncfifo3_fifo_in_payload_err = litepcieendpoint_syncfifo3_sink_payload_err;
assign litepcieendpoint_syncfifo3_fifo_in_payload_tag = litepcieendpoint_syncfifo3_sink_payload_tag;
assign litepcieendpoint_syncfifo3_fifo_in_payload_dat = litepcieendpoint_syncfifo3_sink_payload_dat;
assign litepcieendpoint_syncfifo3_fifo_in_payload_channel = litepcieendpoint_syncfifo3_sink_payload_channel;
assign litepcieendpoint_syncfifo3_fifo_in_payload_user_id = litepcieendpoint_syncfifo3_sink_payload_user_id;
assign litepcieendpoint_syncfifo3_source_valid = litepcieendpoint_syncfifo3_readable;
assign litepcieendpoint_syncfifo3_source_first = litepcieendpoint_syncfifo3_fifo_out_first;
assign litepcieendpoint_syncfifo3_source_last = litepcieendpoint_syncfifo3_fifo_out_last;
assign litepcieendpoint_syncfifo3_source_payload_req_id = litepcieendpoint_syncfifo3_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo3_source_payload_cmp_id = litepcieendpoint_syncfifo3_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo3_source_payload_adr = litepcieendpoint_syncfifo3_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo3_source_payload_len = litepcieendpoint_syncfifo3_fifo_out_payload_len;
assign litepcieendpoint_syncfifo3_source_payload_end = litepcieendpoint_syncfifo3_fifo_out_payload_end;
assign litepcieendpoint_syncfifo3_source_payload_err = litepcieendpoint_syncfifo3_fifo_out_payload_err;
assign litepcieendpoint_syncfifo3_source_payload_tag = litepcieendpoint_syncfifo3_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo3_source_payload_dat = litepcieendpoint_syncfifo3_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo3_source_payload_channel = litepcieendpoint_syncfifo3_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo3_source_payload_user_id = litepcieendpoint_syncfifo3_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo3_re = litepcieendpoint_syncfifo3_source_ready;
assign litepcieendpoint_syncfifo3_syncfifo3_re = (litepcieendpoint_syncfifo3_syncfifo3_readable & ((~litepcieendpoint_syncfifo3_readable) | litepcieendpoint_syncfifo3_re));
assign litepcieendpoint_syncfifo3_level1 = (litepcieendpoint_syncfifo3_level0 + litepcieendpoint_syncfifo3_readable);
always @(*) begin
    litepcieendpoint_syncfifo3_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo3_replace) begin
        litepcieendpoint_syncfifo3_wrport_adr <= (litepcieendpoint_syncfifo3_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo3_wrport_adr <= litepcieendpoint_syncfifo3_produce;
    end
end
assign litepcieendpoint_syncfifo3_wrport_dat_w = litepcieendpoint_syncfifo3_syncfifo3_din;
assign litepcieendpoint_syncfifo3_wrport_we = (litepcieendpoint_syncfifo3_syncfifo3_we & (litepcieendpoint_syncfifo3_syncfifo3_writable | litepcieendpoint_syncfifo3_replace));
assign litepcieendpoint_syncfifo3_do_read = (litepcieendpoint_syncfifo3_syncfifo3_readable & litepcieendpoint_syncfifo3_syncfifo3_re);
assign litepcieendpoint_syncfifo3_rdport_adr = litepcieendpoint_syncfifo3_consume;
assign litepcieendpoint_syncfifo3_syncfifo3_dout = litepcieendpoint_syncfifo3_rdport_dat_r;
assign litepcieendpoint_syncfifo3_rdport_re = litepcieendpoint_syncfifo3_do_read;
assign litepcieendpoint_syncfifo3_syncfifo3_writable = (litepcieendpoint_syncfifo3_level0 != 9'd256);
assign litepcieendpoint_syncfifo3_syncfifo3_readable = (litepcieendpoint_syncfifo3_level0 != 1'd0);
assign litepcieendpoint_syncfifo4_syncfifo4_din = {litepcieendpoint_syncfifo4_fifo_in_last, litepcieendpoint_syncfifo4_fifo_in_first, litepcieendpoint_syncfifo4_fifo_in_payload_user_id, litepcieendpoint_syncfifo4_fifo_in_payload_channel, litepcieendpoint_syncfifo4_fifo_in_payload_dat, litepcieendpoint_syncfifo4_fifo_in_payload_tag, litepcieendpoint_syncfifo4_fifo_in_payload_err, litepcieendpoint_syncfifo4_fifo_in_payload_end, litepcieendpoint_syncfifo4_fifo_in_payload_len, litepcieendpoint_syncfifo4_fifo_in_payload_adr, litepcieendpoint_syncfifo4_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo4_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo4_fifo_out_last, litepcieendpoint_syncfifo4_fifo_out_first, litepcieendpoint_syncfifo4_fifo_out_payload_user_id, litepcieendpoint_syncfifo4_fifo_out_payload_channel, litepcieendpoint_syncfifo4_fifo_out_payload_dat, litepcieendpoint_syncfifo4_fifo_out_payload_tag, litepcieendpoint_syncfifo4_fifo_out_payload_err, litepcieendpoint_syncfifo4_fifo_out_payload_end, litepcieendpoint_syncfifo4_fifo_out_payload_len, litepcieendpoint_syncfifo4_fifo_out_payload_adr, litepcieendpoint_syncfifo4_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo4_fifo_out_payload_req_id} = litepcieendpoint_syncfifo4_syncfifo4_dout;
assign litepcieendpoint_syncfifo4_sink_ready = litepcieendpoint_syncfifo4_syncfifo4_writable;
assign litepcieendpoint_syncfifo4_syncfifo4_we = litepcieendpoint_syncfifo4_sink_valid;
assign litepcieendpoint_syncfifo4_fifo_in_first = litepcieendpoint_syncfifo4_sink_first;
assign litepcieendpoint_syncfifo4_fifo_in_last = litepcieendpoint_syncfifo4_sink_last;
assign litepcieendpoint_syncfifo4_fifo_in_payload_req_id = litepcieendpoint_syncfifo4_sink_payload_req_id;
assign litepcieendpoint_syncfifo4_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo4_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo4_fifo_in_payload_adr = litepcieendpoint_syncfifo4_sink_payload_adr;
assign litepcieendpoint_syncfifo4_fifo_in_payload_len = litepcieendpoint_syncfifo4_sink_payload_len;
assign litepcieendpoint_syncfifo4_fifo_in_payload_end = litepcieendpoint_syncfifo4_sink_payload_end;
assign litepcieendpoint_syncfifo4_fifo_in_payload_err = litepcieendpoint_syncfifo4_sink_payload_err;
assign litepcieendpoint_syncfifo4_fifo_in_payload_tag = litepcieendpoint_syncfifo4_sink_payload_tag;
assign litepcieendpoint_syncfifo4_fifo_in_payload_dat = litepcieendpoint_syncfifo4_sink_payload_dat;
assign litepcieendpoint_syncfifo4_fifo_in_payload_channel = litepcieendpoint_syncfifo4_sink_payload_channel;
assign litepcieendpoint_syncfifo4_fifo_in_payload_user_id = litepcieendpoint_syncfifo4_sink_payload_user_id;
assign litepcieendpoint_syncfifo4_source_valid = litepcieendpoint_syncfifo4_readable;
assign litepcieendpoint_syncfifo4_source_first = litepcieendpoint_syncfifo4_fifo_out_first;
assign litepcieendpoint_syncfifo4_source_last = litepcieendpoint_syncfifo4_fifo_out_last;
assign litepcieendpoint_syncfifo4_source_payload_req_id = litepcieendpoint_syncfifo4_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo4_source_payload_cmp_id = litepcieendpoint_syncfifo4_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo4_source_payload_adr = litepcieendpoint_syncfifo4_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo4_source_payload_len = litepcieendpoint_syncfifo4_fifo_out_payload_len;
assign litepcieendpoint_syncfifo4_source_payload_end = litepcieendpoint_syncfifo4_fifo_out_payload_end;
assign litepcieendpoint_syncfifo4_source_payload_err = litepcieendpoint_syncfifo4_fifo_out_payload_err;
assign litepcieendpoint_syncfifo4_source_payload_tag = litepcieendpoint_syncfifo4_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo4_source_payload_dat = litepcieendpoint_syncfifo4_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo4_source_payload_channel = litepcieendpoint_syncfifo4_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo4_source_payload_user_id = litepcieendpoint_syncfifo4_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo4_re = litepcieendpoint_syncfifo4_source_ready;
assign litepcieendpoint_syncfifo4_syncfifo4_re = (litepcieendpoint_syncfifo4_syncfifo4_readable & ((~litepcieendpoint_syncfifo4_readable) | litepcieendpoint_syncfifo4_re));
assign litepcieendpoint_syncfifo4_level1 = (litepcieendpoint_syncfifo4_level0 + litepcieendpoint_syncfifo4_readable);
always @(*) begin
    litepcieendpoint_syncfifo4_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo4_replace) begin
        litepcieendpoint_syncfifo4_wrport_adr <= (litepcieendpoint_syncfifo4_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo4_wrport_adr <= litepcieendpoint_syncfifo4_produce;
    end
end
assign litepcieendpoint_syncfifo4_wrport_dat_w = litepcieendpoint_syncfifo4_syncfifo4_din;
assign litepcieendpoint_syncfifo4_wrport_we = (litepcieendpoint_syncfifo4_syncfifo4_we & (litepcieendpoint_syncfifo4_syncfifo4_writable | litepcieendpoint_syncfifo4_replace));
assign litepcieendpoint_syncfifo4_do_read = (litepcieendpoint_syncfifo4_syncfifo4_readable & litepcieendpoint_syncfifo4_syncfifo4_re);
assign litepcieendpoint_syncfifo4_rdport_adr = litepcieendpoint_syncfifo4_consume;
assign litepcieendpoint_syncfifo4_syncfifo4_dout = litepcieendpoint_syncfifo4_rdport_dat_r;
assign litepcieendpoint_syncfifo4_rdport_re = litepcieendpoint_syncfifo4_do_read;
assign litepcieendpoint_syncfifo4_syncfifo4_writable = (litepcieendpoint_syncfifo4_level0 != 9'd256);
assign litepcieendpoint_syncfifo4_syncfifo4_readable = (litepcieendpoint_syncfifo4_level0 != 1'd0);
assign litepcieendpoint_syncfifo5_syncfifo5_din = {litepcieendpoint_syncfifo5_fifo_in_last, litepcieendpoint_syncfifo5_fifo_in_first, litepcieendpoint_syncfifo5_fifo_in_payload_user_id, litepcieendpoint_syncfifo5_fifo_in_payload_channel, litepcieendpoint_syncfifo5_fifo_in_payload_dat, litepcieendpoint_syncfifo5_fifo_in_payload_tag, litepcieendpoint_syncfifo5_fifo_in_payload_err, litepcieendpoint_syncfifo5_fifo_in_payload_end, litepcieendpoint_syncfifo5_fifo_in_payload_len, litepcieendpoint_syncfifo5_fifo_in_payload_adr, litepcieendpoint_syncfifo5_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo5_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo5_fifo_out_last, litepcieendpoint_syncfifo5_fifo_out_first, litepcieendpoint_syncfifo5_fifo_out_payload_user_id, litepcieendpoint_syncfifo5_fifo_out_payload_channel, litepcieendpoint_syncfifo5_fifo_out_payload_dat, litepcieendpoint_syncfifo5_fifo_out_payload_tag, litepcieendpoint_syncfifo5_fifo_out_payload_err, litepcieendpoint_syncfifo5_fifo_out_payload_end, litepcieendpoint_syncfifo5_fifo_out_payload_len, litepcieendpoint_syncfifo5_fifo_out_payload_adr, litepcieendpoint_syncfifo5_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo5_fifo_out_payload_req_id} = litepcieendpoint_syncfifo5_syncfifo5_dout;
assign litepcieendpoint_syncfifo5_sink_ready = litepcieendpoint_syncfifo5_syncfifo5_writable;
assign litepcieendpoint_syncfifo5_syncfifo5_we = litepcieendpoint_syncfifo5_sink_valid;
assign litepcieendpoint_syncfifo5_fifo_in_first = litepcieendpoint_syncfifo5_sink_first;
assign litepcieendpoint_syncfifo5_fifo_in_last = litepcieendpoint_syncfifo5_sink_last;
assign litepcieendpoint_syncfifo5_fifo_in_payload_req_id = litepcieendpoint_syncfifo5_sink_payload_req_id;
assign litepcieendpoint_syncfifo5_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo5_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo5_fifo_in_payload_adr = litepcieendpoint_syncfifo5_sink_payload_adr;
assign litepcieendpoint_syncfifo5_fifo_in_payload_len = litepcieendpoint_syncfifo5_sink_payload_len;
assign litepcieendpoint_syncfifo5_fifo_in_payload_end = litepcieendpoint_syncfifo5_sink_payload_end;
assign litepcieendpoint_syncfifo5_fifo_in_payload_err = litepcieendpoint_syncfifo5_sink_payload_err;
assign litepcieendpoint_syncfifo5_fifo_in_payload_tag = litepcieendpoint_syncfifo5_sink_payload_tag;
assign litepcieendpoint_syncfifo5_fifo_in_payload_dat = litepcieendpoint_syncfifo5_sink_payload_dat;
assign litepcieendpoint_syncfifo5_fifo_in_payload_channel = litepcieendpoint_syncfifo5_sink_payload_channel;
assign litepcieendpoint_syncfifo5_fifo_in_payload_user_id = litepcieendpoint_syncfifo5_sink_payload_user_id;
assign litepcieendpoint_syncfifo5_source_valid = litepcieendpoint_syncfifo5_readable;
assign litepcieendpoint_syncfifo5_source_first = litepcieendpoint_syncfifo5_fifo_out_first;
assign litepcieendpoint_syncfifo5_source_last = litepcieendpoint_syncfifo5_fifo_out_last;
assign litepcieendpoint_syncfifo5_source_payload_req_id = litepcieendpoint_syncfifo5_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo5_source_payload_cmp_id = litepcieendpoint_syncfifo5_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo5_source_payload_adr = litepcieendpoint_syncfifo5_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo5_source_payload_len = litepcieendpoint_syncfifo5_fifo_out_payload_len;
assign litepcieendpoint_syncfifo5_source_payload_end = litepcieendpoint_syncfifo5_fifo_out_payload_end;
assign litepcieendpoint_syncfifo5_source_payload_err = litepcieendpoint_syncfifo5_fifo_out_payload_err;
assign litepcieendpoint_syncfifo5_source_payload_tag = litepcieendpoint_syncfifo5_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo5_source_payload_dat = litepcieendpoint_syncfifo5_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo5_source_payload_channel = litepcieendpoint_syncfifo5_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo5_source_payload_user_id = litepcieendpoint_syncfifo5_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo5_re = litepcieendpoint_syncfifo5_source_ready;
assign litepcieendpoint_syncfifo5_syncfifo5_re = (litepcieendpoint_syncfifo5_syncfifo5_readable & ((~litepcieendpoint_syncfifo5_readable) | litepcieendpoint_syncfifo5_re));
assign litepcieendpoint_syncfifo5_level1 = (litepcieendpoint_syncfifo5_level0 + litepcieendpoint_syncfifo5_readable);
always @(*) begin
    litepcieendpoint_syncfifo5_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo5_replace) begin
        litepcieendpoint_syncfifo5_wrport_adr <= (litepcieendpoint_syncfifo5_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo5_wrport_adr <= litepcieendpoint_syncfifo5_produce;
    end
end
assign litepcieendpoint_syncfifo5_wrport_dat_w = litepcieendpoint_syncfifo5_syncfifo5_din;
assign litepcieendpoint_syncfifo5_wrport_we = (litepcieendpoint_syncfifo5_syncfifo5_we & (litepcieendpoint_syncfifo5_syncfifo5_writable | litepcieendpoint_syncfifo5_replace));
assign litepcieendpoint_syncfifo5_do_read = (litepcieendpoint_syncfifo5_syncfifo5_readable & litepcieendpoint_syncfifo5_syncfifo5_re);
assign litepcieendpoint_syncfifo5_rdport_adr = litepcieendpoint_syncfifo5_consume;
assign litepcieendpoint_syncfifo5_syncfifo5_dout = litepcieendpoint_syncfifo5_rdport_dat_r;
assign litepcieendpoint_syncfifo5_rdport_re = litepcieendpoint_syncfifo5_do_read;
assign litepcieendpoint_syncfifo5_syncfifo5_writable = (litepcieendpoint_syncfifo5_level0 != 9'd256);
assign litepcieendpoint_syncfifo5_syncfifo5_readable = (litepcieendpoint_syncfifo5_level0 != 1'd0);
assign litepcieendpoint_syncfifo6_syncfifo6_din = {litepcieendpoint_syncfifo6_fifo_in_last, litepcieendpoint_syncfifo6_fifo_in_first, litepcieendpoint_syncfifo6_fifo_in_payload_user_id, litepcieendpoint_syncfifo6_fifo_in_payload_channel, litepcieendpoint_syncfifo6_fifo_in_payload_dat, litepcieendpoint_syncfifo6_fifo_in_payload_tag, litepcieendpoint_syncfifo6_fifo_in_payload_err, litepcieendpoint_syncfifo6_fifo_in_payload_end, litepcieendpoint_syncfifo6_fifo_in_payload_len, litepcieendpoint_syncfifo6_fifo_in_payload_adr, litepcieendpoint_syncfifo6_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo6_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo6_fifo_out_last, litepcieendpoint_syncfifo6_fifo_out_first, litepcieendpoint_syncfifo6_fifo_out_payload_user_id, litepcieendpoint_syncfifo6_fifo_out_payload_channel, litepcieendpoint_syncfifo6_fifo_out_payload_dat, litepcieendpoint_syncfifo6_fifo_out_payload_tag, litepcieendpoint_syncfifo6_fifo_out_payload_err, litepcieendpoint_syncfifo6_fifo_out_payload_end, litepcieendpoint_syncfifo6_fifo_out_payload_len, litepcieendpoint_syncfifo6_fifo_out_payload_adr, litepcieendpoint_syncfifo6_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo6_fifo_out_payload_req_id} = litepcieendpoint_syncfifo6_syncfifo6_dout;
assign litepcieendpoint_syncfifo6_sink_ready = litepcieendpoint_syncfifo6_syncfifo6_writable;
assign litepcieendpoint_syncfifo6_syncfifo6_we = litepcieendpoint_syncfifo6_sink_valid;
assign litepcieendpoint_syncfifo6_fifo_in_first = litepcieendpoint_syncfifo6_sink_first;
assign litepcieendpoint_syncfifo6_fifo_in_last = litepcieendpoint_syncfifo6_sink_last;
assign litepcieendpoint_syncfifo6_fifo_in_payload_req_id = litepcieendpoint_syncfifo6_sink_payload_req_id;
assign litepcieendpoint_syncfifo6_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo6_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo6_fifo_in_payload_adr = litepcieendpoint_syncfifo6_sink_payload_adr;
assign litepcieendpoint_syncfifo6_fifo_in_payload_len = litepcieendpoint_syncfifo6_sink_payload_len;
assign litepcieendpoint_syncfifo6_fifo_in_payload_end = litepcieendpoint_syncfifo6_sink_payload_end;
assign litepcieendpoint_syncfifo6_fifo_in_payload_err = litepcieendpoint_syncfifo6_sink_payload_err;
assign litepcieendpoint_syncfifo6_fifo_in_payload_tag = litepcieendpoint_syncfifo6_sink_payload_tag;
assign litepcieendpoint_syncfifo6_fifo_in_payload_dat = litepcieendpoint_syncfifo6_sink_payload_dat;
assign litepcieendpoint_syncfifo6_fifo_in_payload_channel = litepcieendpoint_syncfifo6_sink_payload_channel;
assign litepcieendpoint_syncfifo6_fifo_in_payload_user_id = litepcieendpoint_syncfifo6_sink_payload_user_id;
assign litepcieendpoint_syncfifo6_source_valid = litepcieendpoint_syncfifo6_readable;
assign litepcieendpoint_syncfifo6_source_first = litepcieendpoint_syncfifo6_fifo_out_first;
assign litepcieendpoint_syncfifo6_source_last = litepcieendpoint_syncfifo6_fifo_out_last;
assign litepcieendpoint_syncfifo6_source_payload_req_id = litepcieendpoint_syncfifo6_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo6_source_payload_cmp_id = litepcieendpoint_syncfifo6_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo6_source_payload_adr = litepcieendpoint_syncfifo6_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo6_source_payload_len = litepcieendpoint_syncfifo6_fifo_out_payload_len;
assign litepcieendpoint_syncfifo6_source_payload_end = litepcieendpoint_syncfifo6_fifo_out_payload_end;
assign litepcieendpoint_syncfifo6_source_payload_err = litepcieendpoint_syncfifo6_fifo_out_payload_err;
assign litepcieendpoint_syncfifo6_source_payload_tag = litepcieendpoint_syncfifo6_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo6_source_payload_dat = litepcieendpoint_syncfifo6_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo6_source_payload_channel = litepcieendpoint_syncfifo6_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo6_source_payload_user_id = litepcieendpoint_syncfifo6_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo6_re = litepcieendpoint_syncfifo6_source_ready;
assign litepcieendpoint_syncfifo6_syncfifo6_re = (litepcieendpoint_syncfifo6_syncfifo6_readable & ((~litepcieendpoint_syncfifo6_readable) | litepcieendpoint_syncfifo6_re));
assign litepcieendpoint_syncfifo6_level1 = (litepcieendpoint_syncfifo6_level0 + litepcieendpoint_syncfifo6_readable);
always @(*) begin
    litepcieendpoint_syncfifo6_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo6_replace) begin
        litepcieendpoint_syncfifo6_wrport_adr <= (litepcieendpoint_syncfifo6_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo6_wrport_adr <= litepcieendpoint_syncfifo6_produce;
    end
end
assign litepcieendpoint_syncfifo6_wrport_dat_w = litepcieendpoint_syncfifo6_syncfifo6_din;
assign litepcieendpoint_syncfifo6_wrport_we = (litepcieendpoint_syncfifo6_syncfifo6_we & (litepcieendpoint_syncfifo6_syncfifo6_writable | litepcieendpoint_syncfifo6_replace));
assign litepcieendpoint_syncfifo6_do_read = (litepcieendpoint_syncfifo6_syncfifo6_readable & litepcieendpoint_syncfifo6_syncfifo6_re);
assign litepcieendpoint_syncfifo6_rdport_adr = litepcieendpoint_syncfifo6_consume;
assign litepcieendpoint_syncfifo6_syncfifo6_dout = litepcieendpoint_syncfifo6_rdport_dat_r;
assign litepcieendpoint_syncfifo6_rdport_re = litepcieendpoint_syncfifo6_do_read;
assign litepcieendpoint_syncfifo6_syncfifo6_writable = (litepcieendpoint_syncfifo6_level0 != 9'd256);
assign litepcieendpoint_syncfifo6_syncfifo6_readable = (litepcieendpoint_syncfifo6_level0 != 1'd0);
assign litepcieendpoint_syncfifo7_syncfifo7_din = {litepcieendpoint_syncfifo7_fifo_in_last, litepcieendpoint_syncfifo7_fifo_in_first, litepcieendpoint_syncfifo7_fifo_in_payload_user_id, litepcieendpoint_syncfifo7_fifo_in_payload_channel, litepcieendpoint_syncfifo7_fifo_in_payload_dat, litepcieendpoint_syncfifo7_fifo_in_payload_tag, litepcieendpoint_syncfifo7_fifo_in_payload_err, litepcieendpoint_syncfifo7_fifo_in_payload_end, litepcieendpoint_syncfifo7_fifo_in_payload_len, litepcieendpoint_syncfifo7_fifo_in_payload_adr, litepcieendpoint_syncfifo7_fifo_in_payload_cmp_id, litepcieendpoint_syncfifo7_fifo_in_payload_req_id};
assign {litepcieendpoint_syncfifo7_fifo_out_last, litepcieendpoint_syncfifo7_fifo_out_first, litepcieendpoint_syncfifo7_fifo_out_payload_user_id, litepcieendpoint_syncfifo7_fifo_out_payload_channel, litepcieendpoint_syncfifo7_fifo_out_payload_dat, litepcieendpoint_syncfifo7_fifo_out_payload_tag, litepcieendpoint_syncfifo7_fifo_out_payload_err, litepcieendpoint_syncfifo7_fifo_out_payload_end, litepcieendpoint_syncfifo7_fifo_out_payload_len, litepcieendpoint_syncfifo7_fifo_out_payload_adr, litepcieendpoint_syncfifo7_fifo_out_payload_cmp_id, litepcieendpoint_syncfifo7_fifo_out_payload_req_id} = litepcieendpoint_syncfifo7_syncfifo7_dout;
assign litepcieendpoint_syncfifo7_sink_ready = litepcieendpoint_syncfifo7_syncfifo7_writable;
assign litepcieendpoint_syncfifo7_syncfifo7_we = litepcieendpoint_syncfifo7_sink_valid;
assign litepcieendpoint_syncfifo7_fifo_in_first = litepcieendpoint_syncfifo7_sink_first;
assign litepcieendpoint_syncfifo7_fifo_in_last = litepcieendpoint_syncfifo7_sink_last;
assign litepcieendpoint_syncfifo7_fifo_in_payload_req_id = litepcieendpoint_syncfifo7_sink_payload_req_id;
assign litepcieendpoint_syncfifo7_fifo_in_payload_cmp_id = litepcieendpoint_syncfifo7_sink_payload_cmp_id;
assign litepcieendpoint_syncfifo7_fifo_in_payload_adr = litepcieendpoint_syncfifo7_sink_payload_adr;
assign litepcieendpoint_syncfifo7_fifo_in_payload_len = litepcieendpoint_syncfifo7_sink_payload_len;
assign litepcieendpoint_syncfifo7_fifo_in_payload_end = litepcieendpoint_syncfifo7_sink_payload_end;
assign litepcieendpoint_syncfifo7_fifo_in_payload_err = litepcieendpoint_syncfifo7_sink_payload_err;
assign litepcieendpoint_syncfifo7_fifo_in_payload_tag = litepcieendpoint_syncfifo7_sink_payload_tag;
assign litepcieendpoint_syncfifo7_fifo_in_payload_dat = litepcieendpoint_syncfifo7_sink_payload_dat;
assign litepcieendpoint_syncfifo7_fifo_in_payload_channel = litepcieendpoint_syncfifo7_sink_payload_channel;
assign litepcieendpoint_syncfifo7_fifo_in_payload_user_id = litepcieendpoint_syncfifo7_sink_payload_user_id;
assign litepcieendpoint_syncfifo7_source_valid = litepcieendpoint_syncfifo7_readable;
assign litepcieendpoint_syncfifo7_source_first = litepcieendpoint_syncfifo7_fifo_out_first;
assign litepcieendpoint_syncfifo7_source_last = litepcieendpoint_syncfifo7_fifo_out_last;
assign litepcieendpoint_syncfifo7_source_payload_req_id = litepcieendpoint_syncfifo7_fifo_out_payload_req_id;
assign litepcieendpoint_syncfifo7_source_payload_cmp_id = litepcieendpoint_syncfifo7_fifo_out_payload_cmp_id;
assign litepcieendpoint_syncfifo7_source_payload_adr = litepcieendpoint_syncfifo7_fifo_out_payload_adr;
assign litepcieendpoint_syncfifo7_source_payload_len = litepcieendpoint_syncfifo7_fifo_out_payload_len;
assign litepcieendpoint_syncfifo7_source_payload_end = litepcieendpoint_syncfifo7_fifo_out_payload_end;
assign litepcieendpoint_syncfifo7_source_payload_err = litepcieendpoint_syncfifo7_fifo_out_payload_err;
assign litepcieendpoint_syncfifo7_source_payload_tag = litepcieendpoint_syncfifo7_fifo_out_payload_tag;
assign litepcieendpoint_syncfifo7_source_payload_dat = litepcieendpoint_syncfifo7_fifo_out_payload_dat;
assign litepcieendpoint_syncfifo7_source_payload_channel = litepcieendpoint_syncfifo7_fifo_out_payload_channel;
assign litepcieendpoint_syncfifo7_source_payload_user_id = litepcieendpoint_syncfifo7_fifo_out_payload_user_id;
assign litepcieendpoint_syncfifo7_re = litepcieendpoint_syncfifo7_source_ready;
assign litepcieendpoint_syncfifo7_syncfifo7_re = (litepcieendpoint_syncfifo7_syncfifo7_readable & ((~litepcieendpoint_syncfifo7_readable) | litepcieendpoint_syncfifo7_re));
assign litepcieendpoint_syncfifo7_level1 = (litepcieendpoint_syncfifo7_level0 + litepcieendpoint_syncfifo7_readable);
always @(*) begin
    litepcieendpoint_syncfifo7_wrport_adr <= 8'd0;
    if (litepcieendpoint_syncfifo7_replace) begin
        litepcieendpoint_syncfifo7_wrport_adr <= (litepcieendpoint_syncfifo7_produce - 1'd1);
    end else begin
        litepcieendpoint_syncfifo7_wrport_adr <= litepcieendpoint_syncfifo7_produce;
    end
end
assign litepcieendpoint_syncfifo7_wrport_dat_w = litepcieendpoint_syncfifo7_syncfifo7_din;
assign litepcieendpoint_syncfifo7_wrport_we = (litepcieendpoint_syncfifo7_syncfifo7_we & (litepcieendpoint_syncfifo7_syncfifo7_writable | litepcieendpoint_syncfifo7_replace));
assign litepcieendpoint_syncfifo7_do_read = (litepcieendpoint_syncfifo7_syncfifo7_readable & litepcieendpoint_syncfifo7_syncfifo7_re);
assign litepcieendpoint_syncfifo7_rdport_adr = litepcieendpoint_syncfifo7_consume;
assign litepcieendpoint_syncfifo7_syncfifo7_dout = litepcieendpoint_syncfifo7_rdport_dat_r;
assign litepcieendpoint_syncfifo7_rdport_re = litepcieendpoint_syncfifo7_do_read;
assign litepcieendpoint_syncfifo7_syncfifo7_writable = (litepcieendpoint_syncfifo7_level0 != 9'd256);
assign litepcieendpoint_syncfifo7_syncfifo7_readable = (litepcieendpoint_syncfifo7_level0 != 1'd0);
always @(*) begin
    litepcieendpoint_cmp_reorder_valid <= 1'd0;
    litepcieendpoint_fill_tag_litepciecrossbar_next_value <= 3'd0;
    litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce <= 1'd0;
    litepcieendpoint_fsm1_next_state <= 2'd0;
    litepcieendpoint_master_out_source_ready <= 1'd0;
    litepcieendpoint_tag_queue_sink_payload_tag <= 3'd0;
    litepcieendpoint_tag_queue_sink_valid <= 1'd0;
    litepcieendpoint_fsm1_next_state <= litepcieendpoint_fsm1_state;
    case (litepcieendpoint_fsm1_state)
        1'd1: begin
            if ((litepcieendpoint_master_out_source_valid & litepcieendpoint_master_out_source_first)) begin
                litepcieendpoint_fsm1_next_state <= 2'd2;
            end else begin
                litepcieendpoint_master_out_source_ready <= 1'd1;
            end
        end
        2'd2: begin
            litepcieendpoint_cmp_reorder_valid <= litepcieendpoint_master_out_source_valid;
            litepcieendpoint_master_out_source_ready <= litepcieendpoint_cmp_reorder_ready;
            if (((litepcieendpoint_master_out_source_valid & litepcieendpoint_master_out_source_ready) & litepcieendpoint_master_out_source_last)) begin
                if (litepcieendpoint_master_out_source_payload_end) begin
                    litepcieendpoint_tag_queue_sink_valid <= 1'd1;
                    litepcieendpoint_tag_queue_sink_payload_tag <= litepcieendpoint_master_out_source_payload_tag;
                end
                litepcieendpoint_fsm1_next_state <= 1'd1;
            end
        end
        default: begin
            litepcieendpoint_tag_queue_sink_valid <= 1'd1;
            litepcieendpoint_tag_queue_sink_payload_tag <= litepcieendpoint_fill_tag;
            litepcieendpoint_fill_tag_litepciecrossbar_next_value <= (litepcieendpoint_fill_tag + 1'd1);
            litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce <= 1'd1;
            if ((litepcieendpoint_fill_tag == 3'd7)) begin
                litepcieendpoint_fsm1_next_state <= 1'd1;
            end
        end
    endcase
end
assign litepcieendpoint_master_in_sink_valid = basesoc_basesoc_litepciemasterinternalport1_sink_valid;
assign basesoc_basesoc_litepciemasterinternalport1_sink_ready = litepcieendpoint_master_in_sink_ready;
assign litepcieendpoint_master_in_sink_first = basesoc_basesoc_litepciemasterinternalport1_sink_first;
assign litepcieendpoint_master_in_sink_last = basesoc_basesoc_litepciemasterinternalport1_sink_last;
assign litepcieendpoint_master_in_sink_payload_req_id = basesoc_basesoc_litepciemasterinternalport1_sink_payload_req_id;
assign litepcieendpoint_master_in_sink_payload_we = basesoc_basesoc_litepciemasterinternalport1_sink_payload_we;
assign litepcieendpoint_master_in_sink_payload_adr = basesoc_basesoc_litepciemasterinternalport1_sink_payload_adr;
assign litepcieendpoint_master_in_sink_payload_len = basesoc_basesoc_litepciemasterinternalport1_sink_payload_len;
assign litepcieendpoint_master_in_sink_payload_tag = basesoc_basesoc_litepciemasterinternalport1_sink_payload_tag;
assign litepcieendpoint_master_in_sink_payload_dat = basesoc_basesoc_litepciemasterinternalport1_sink_payload_dat;
assign litepcieendpoint_master_in_sink_payload_channel = basesoc_basesoc_litepciemasterinternalport1_sink_payload_channel;
assign litepcieendpoint_master_in_sink_payload_user_id = basesoc_basesoc_litepciemasterinternalport1_sink_payload_user_id;
always @(*) begin
    litepcieendpoint_dispatcher0_sel1 <= 1'd0;
    if (litepcieendpoint_dispatcher0_first) begin
        litepcieendpoint_dispatcher0_sel1 <= litepcieendpoint_dispatcher0_sel0;
    end else begin
        litepcieendpoint_dispatcher0_sel1 <= litepcieendpoint_dispatcher0_sel_ongoing;
    end
end
always @(*) begin
    basesoc_basesoc_litepciemasterinternalport1_source_first <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_last <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_adr <= 32'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_channel <= 8'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_cmp_id <= 16'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_dat <= 64'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_end <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_err <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_len <= 10'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_req_id <= 16'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_tag <= 8'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_payload_user_id <= 8'd0;
    basesoc_basesoc_litepciemasterinternalport1_source_valid <= 1'd0;
    litepcieendpoint_master_in_source_ready <= 1'd0;
    case (litepcieendpoint_dispatcher0_sel1)
        1'd1: begin
            basesoc_basesoc_litepciemasterinternalport1_source_valid <= litepcieendpoint_master_in_source_valid;
            litepcieendpoint_master_in_source_ready <= basesoc_basesoc_litepciemasterinternalport1_source_ready;
            basesoc_basesoc_litepciemasterinternalport1_source_first <= litepcieendpoint_master_in_source_first;
            basesoc_basesoc_litepciemasterinternalport1_source_last <= litepcieendpoint_master_in_source_last;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_req_id <= litepcieendpoint_master_in_source_payload_req_id;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_cmp_id <= litepcieendpoint_master_in_source_payload_cmp_id;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_adr <= litepcieendpoint_master_in_source_payload_adr;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_len <= litepcieendpoint_master_in_source_payload_len;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_end <= litepcieendpoint_master_in_source_payload_end;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_err <= litepcieendpoint_master_in_source_payload_err;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_tag <= litepcieendpoint_master_in_source_payload_tag;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_dat <= litepcieendpoint_master_in_source_payload_dat;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_channel <= litepcieendpoint_master_in_source_payload_channel;
            basesoc_basesoc_litepciemasterinternalport1_source_payload_user_id <= litepcieendpoint_master_in_source_payload_user_id;
        end
        default: begin
            litepcieendpoint_master_in_source_ready <= 1'd1;
        end
    endcase
end
assign litepcieendpoint_dispatcher0_last = ((litepcieendpoint_master_in_source_valid & litepcieendpoint_master_in_source_last) & litepcieendpoint_master_in_source_ready);
assign litepcieendpoint_dispatcher0_ongoing0 = ((litepcieendpoint_master_in_source_valid | litepcieendpoint_dispatcher0_ongoing1) & (~litepcieendpoint_dispatcher0_last));
assign litepcieendpoint_sink_valid = basesoc_basesoc_litepciemasterinternalport0_sink_valid;
assign basesoc_basesoc_litepciemasterinternalport0_sink_ready = litepcieendpoint_sink_ready;
assign litepcieendpoint_sink_first = basesoc_basesoc_litepciemasterinternalport0_sink_first;
assign litepcieendpoint_sink_last = basesoc_basesoc_litepciemasterinternalport0_sink_last;
assign litepcieendpoint_sink_payload_req_id = basesoc_basesoc_litepciemasterinternalport0_sink_payload_req_id;
assign litepcieendpoint_sink_payload_we = basesoc_basesoc_litepciemasterinternalport0_sink_payload_we;
assign litepcieendpoint_sink_payload_adr = basesoc_basesoc_litepciemasterinternalport0_sink_payload_adr;
assign litepcieendpoint_sink_payload_len = basesoc_basesoc_litepciemasterinternalport0_sink_payload_len;
assign litepcieendpoint_sink_payload_tag = basesoc_basesoc_litepciemasterinternalport0_sink_payload_tag;
assign litepcieendpoint_sink_payload_dat = basesoc_basesoc_litepciemasterinternalport0_sink_payload_dat;
assign litepcieendpoint_sink_payload_channel = basesoc_basesoc_litepciemasterinternalport0_sink_payload_channel;
assign litepcieendpoint_sink_payload_user_id = basesoc_basesoc_litepciemasterinternalport0_sink_payload_user_id;
always @(*) begin
    litepcieendpoint_dispatcher1_sel1 <= 1'd0;
    if (litepcieendpoint_dispatcher1_first) begin
        litepcieendpoint_dispatcher1_sel1 <= litepcieendpoint_dispatcher1_sel0;
    end else begin
        litepcieendpoint_dispatcher1_sel1 <= litepcieendpoint_dispatcher1_sel_ongoing;
    end
end
always @(*) begin
    basesoc_basesoc_litepciemasterinternalport0_source_first <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_last <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_adr <= 32'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_channel <= 8'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_cmp_id <= 16'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_dat <= 64'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_end <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_err <= 1'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_len <= 10'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_req_id <= 16'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_tag <= 8'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_payload_user_id <= 8'd0;
    basesoc_basesoc_litepciemasterinternalport0_source_valid <= 1'd0;
    litepcieendpoint_source_ready <= 1'd0;
    case (litepcieendpoint_dispatcher1_sel1)
        1'd1: begin
            basesoc_basesoc_litepciemasterinternalport0_source_valid <= litepcieendpoint_source_valid;
            litepcieendpoint_source_ready <= basesoc_basesoc_litepciemasterinternalport0_source_ready;
            basesoc_basesoc_litepciemasterinternalport0_source_first <= litepcieendpoint_source_first;
            basesoc_basesoc_litepciemasterinternalport0_source_last <= litepcieendpoint_source_last;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_req_id <= litepcieendpoint_source_payload_req_id;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_cmp_id <= litepcieendpoint_source_payload_cmp_id;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_adr <= litepcieendpoint_source_payload_adr;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_len <= litepcieendpoint_source_payload_len;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_end <= litepcieendpoint_source_payload_end;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_err <= litepcieendpoint_source_payload_err;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_tag <= litepcieendpoint_source_payload_tag;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_dat <= litepcieendpoint_source_payload_dat;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_channel <= litepcieendpoint_source_payload_channel;
            basesoc_basesoc_litepciemasterinternalport0_source_payload_user_id <= litepcieendpoint_source_payload_user_id;
        end
        default: begin
            litepcieendpoint_source_ready <= 1'd1;
        end
    endcase
end
assign litepcieendpoint_dispatcher1_last = ((litepcieendpoint_source_valid & litepcieendpoint_source_last) & litepcieendpoint_source_ready);
assign litepcieendpoint_dispatcher1_ongoing0 = ((litepcieendpoint_source_valid | litepcieendpoint_dispatcher1_ongoing1) & (~litepcieendpoint_dispatcher1_last));
always @(*) begin
    litepcieendpoint_request <= 2'd0;
    litepcieendpoint_request[0] <= litepcieendpoint_status0_ongoing0;
    litepcieendpoint_request[1] <= litepcieendpoint_status1_ongoing0;
end
always @(*) begin
    basesoc_basesoc_master_sink_first <= 1'd0;
    basesoc_basesoc_master_sink_last <= 1'd0;
    basesoc_basesoc_master_sink_payload_adr <= 64'd0;
    basesoc_basesoc_master_sink_payload_channel <= 8'd0;
    basesoc_basesoc_master_sink_payload_dat <= 64'd0;
    basesoc_basesoc_master_sink_payload_len <= 10'd0;
    basesoc_basesoc_master_sink_payload_req_id <= 16'd0;
    basesoc_basesoc_master_sink_payload_tag <= 8'd0;
    basesoc_basesoc_master_sink_payload_user_id <= 8'd0;
    basesoc_basesoc_master_sink_payload_we <= 1'd0;
    basesoc_basesoc_master_sink_valid <= 1'd0;
    litepcieendpoint_master_out_sink_ready <= 1'd0;
    litepcieendpoint_sink_ready <= 1'd0;
    case (litepcieendpoint_grant)
        1'd0: begin
            basesoc_basesoc_master_sink_valid <= litepcieendpoint_master_out_sink_valid;
            litepcieendpoint_master_out_sink_ready <= basesoc_basesoc_master_sink_ready;
            basesoc_basesoc_master_sink_first <= litepcieendpoint_master_out_sink_first;
            basesoc_basesoc_master_sink_last <= litepcieendpoint_master_out_sink_last;
            basesoc_basesoc_master_sink_payload_req_id <= litepcieendpoint_master_out_sink_payload_req_id;
            basesoc_basesoc_master_sink_payload_we <= litepcieendpoint_master_out_sink_payload_we;
            basesoc_basesoc_master_sink_payload_adr <= litepcieendpoint_master_out_sink_payload_adr;
            basesoc_basesoc_master_sink_payload_len <= litepcieendpoint_master_out_sink_payload_len;
            basesoc_basesoc_master_sink_payload_tag <= litepcieendpoint_master_out_sink_payload_tag;
            basesoc_basesoc_master_sink_payload_dat <= litepcieendpoint_master_out_sink_payload_dat;
            basesoc_basesoc_master_sink_payload_channel <= litepcieendpoint_master_out_sink_payload_channel;
            basesoc_basesoc_master_sink_payload_user_id <= litepcieendpoint_master_out_sink_payload_user_id;
        end
        1'd1: begin
            basesoc_basesoc_master_sink_valid <= litepcieendpoint_sink_valid;
            litepcieendpoint_sink_ready <= basesoc_basesoc_master_sink_ready;
            basesoc_basesoc_master_sink_first <= litepcieendpoint_sink_first;
            basesoc_basesoc_master_sink_last <= litepcieendpoint_sink_last;
            basesoc_basesoc_master_sink_payload_req_id <= litepcieendpoint_sink_payload_req_id;
            basesoc_basesoc_master_sink_payload_we <= litepcieendpoint_sink_payload_we;
            basesoc_basesoc_master_sink_payload_adr <= litepcieendpoint_sink_payload_adr;
            basesoc_basesoc_master_sink_payload_len <= litepcieendpoint_sink_payload_len;
            basesoc_basesoc_master_sink_payload_tag <= litepcieendpoint_sink_payload_tag;
            basesoc_basesoc_master_sink_payload_dat <= litepcieendpoint_sink_payload_dat;
            basesoc_basesoc_master_sink_payload_channel <= litepcieendpoint_sink_payload_channel;
            basesoc_basesoc_master_sink_payload_user_id <= litepcieendpoint_sink_payload_user_id;
        end
    endcase
end
assign litepcieendpoint_status0_last = ((litepcieendpoint_master_out_sink_valid & litepcieendpoint_master_out_sink_last) & litepcieendpoint_master_out_sink_ready);
assign litepcieendpoint_status0_ongoing0 = ((litepcieendpoint_master_out_sink_valid | litepcieendpoint_status0_ongoing1) & (~litepcieendpoint_status0_last));
assign litepcieendpoint_status1_last = ((litepcieendpoint_sink_valid & litepcieendpoint_sink_last) & litepcieendpoint_sink_ready);
assign litepcieendpoint_status1_ongoing0 = ((litepcieendpoint_sink_valid | litepcieendpoint_status1_ongoing1) & (~litepcieendpoint_status1_last));
always @(*) begin
    basesoc_basesoc_mmap_bus_cyc <= 1'd0;
    basesoc_basesoc_mmap_bus_stb <= 1'd0;
    basesoc_basesoc_mmap_bus_we <= 1'd0;
    basesoc_basesoc_mmap_sink_valid <= 1'd0;
    basesoc_basesoc_mmap_source_ready <= 1'd0;
    basesoc_basesoc_mmap_update_dat <= 1'd0;
    litepciewishbonemaster_next_state <= 2'd0;
    litepciewishbonemaster_next_state <= litepciewishbonemaster_state;
    case (litepciewishbonemaster_state)
        1'd1: begin
            basesoc_basesoc_mmap_bus_stb <= 1'd1;
            basesoc_basesoc_mmap_bus_we <= 1'd1;
            basesoc_basesoc_mmap_bus_cyc <= 1'd1;
            if (basesoc_basesoc_mmap_bus_ack) begin
                basesoc_basesoc_mmap_source_ready <= 1'd1;
                litepciewishbonemaster_next_state <= 1'd0;
            end
        end
        2'd2: begin
            basesoc_basesoc_mmap_bus_stb <= 1'd1;
            basesoc_basesoc_mmap_bus_we <= 1'd0;
            basesoc_basesoc_mmap_bus_cyc <= 1'd1;
            if (basesoc_basesoc_mmap_bus_ack) begin
                basesoc_basesoc_mmap_update_dat <= 1'd1;
                litepciewishbonemaster_next_state <= 2'd3;
            end
        end
        2'd3: begin
            basesoc_basesoc_mmap_sink_valid <= 1'd1;
            if (basesoc_basesoc_mmap_sink_ready) begin
                basesoc_basesoc_mmap_source_ready <= 1'd1;
                litepciewishbonemaster_next_state <= 1'd0;
            end
        end
        default: begin
            if ((basesoc_basesoc_mmap_source_valid & basesoc_basesoc_mmap_source_first)) begin
                if (basesoc_basesoc_mmap_source_payload_we) begin
                    litepciewishbonemaster_next_state <= 1'd1;
                end else begin
                    litepciewishbonemaster_next_state <= 2'd2;
                end
            end else begin
                basesoc_basesoc_mmap_source_ready <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    basesoc_basesoc_msi_clear <= 32'd0;
    if (basesoc_basesoc_msi_clear_re) begin
        basesoc_basesoc_msi_clear <= basesoc_basesoc_msi_clear_storage;
    end
end
assign basesoc_basesoc_msi_enable = basesoc_basesoc_msi_enable_storage;
assign basesoc_basesoc_msi_vector_status = basesoc_basesoc_msi_vector;
assign basesoc_basesoc_msi_source_valid = (basesoc_basesoc_msi_msi != 1'd0);
assign basesoc_basesoc_writer_sink_sink_valid = basesoc_basesoc_sink_sink_valid;
assign basesoc_basesoc_sink_sink_ready = basesoc_basesoc_writer_sink_sink_ready;
assign basesoc_basesoc_writer_sink_sink_first = basesoc_basesoc_sink_sink_first;
assign basesoc_basesoc_writer_sink_sink_last = basesoc_basesoc_sink_sink_last;
assign basesoc_basesoc_writer_sink_sink_payload_data = basesoc_basesoc_sink_sink_payload_data;
assign basesoc_basesoc_source_source_valid = basesoc_basesoc_reader_source_source_valid;
assign basesoc_basesoc_reader_source_source_ready = basesoc_basesoc_source_source_ready;
assign basesoc_basesoc_source_source_first = basesoc_basesoc_reader_source_source_first;
assign basesoc_basesoc_source_source_last = basesoc_basesoc_reader_source_source_last;
assign basesoc_basesoc_source_source_payload_data = basesoc_basesoc_reader_source_source_payload_data;
assign basesoc_basesoc_loopback_sink_valid = basesoc_basesoc_source_source_valid;
assign basesoc_basesoc_source_source_ready = basesoc_basesoc_loopback_sink_ready;
assign basesoc_basesoc_loopback_sink_first = basesoc_basesoc_source_source_first;
assign basesoc_basesoc_loopback_sink_last = basesoc_basesoc_source_source_last;
assign basesoc_basesoc_loopback_sink_payload_data = basesoc_basesoc_source_source_payload_data;
assign basesoc_basesoc_sink_sink_valid = basesoc_basesoc_loopback_source_valid;
assign basesoc_basesoc_loopback_source_ready = basesoc_basesoc_sink_sink_ready;
assign basesoc_basesoc_sink_sink_first = basesoc_basesoc_loopback_source_first;
assign basesoc_basesoc_sink_sink_last = basesoc_basesoc_loopback_source_last;
assign basesoc_basesoc_sink_sink_payload_data = basesoc_basesoc_loopback_source_payload_data;
assign basesoc_basesoc_synchronizer_sink_valid = basesoc_basesoc_loopback_next_source_valid;
assign basesoc_basesoc_loopback_next_source_ready = basesoc_basesoc_synchronizer_sink_ready;
assign basesoc_basesoc_synchronizer_sink_first = basesoc_basesoc_loopback_next_source_first;
assign basesoc_basesoc_synchronizer_sink_last = basesoc_basesoc_loopback_next_source_last;
assign basesoc_basesoc_synchronizer_sink_payload_data = basesoc_basesoc_loopback_next_source_payload_data;
assign basesoc_basesoc_loopback_next_sink_valid = basesoc_basesoc_synchronizer_source_valid;
assign basesoc_basesoc_synchronizer_source_ready = basesoc_basesoc_loopback_next_sink_ready;
assign basesoc_basesoc_loopback_next_sink_first = basesoc_basesoc_synchronizer_source_first;
assign basesoc_basesoc_loopback_next_sink_last = basesoc_basesoc_synchronizer_source_last;
assign basesoc_basesoc_loopback_next_sink_payload_data = basesoc_basesoc_synchronizer_source_payload_data;
assign basesoc_basesoc_buffering_writer_enable = basesoc_basesoc_writer_enable_storage[0];
assign basesoc_basesoc_buffering_reader_enable = basesoc_basesoc_reader_enable_storage[0];
assign basesoc_basesoc_buffering_sink_sink_valid = basesoc_basesoc_synchronizer_next_source_valid;
assign basesoc_basesoc_synchronizer_next_source_ready = basesoc_basesoc_buffering_sink_sink_ready;
assign basesoc_basesoc_buffering_sink_sink_first = basesoc_basesoc_synchronizer_next_source_first;
assign basesoc_basesoc_buffering_sink_sink_last = basesoc_basesoc_synchronizer_next_source_last;
assign basesoc_basesoc_buffering_sink_sink_payload_data = basesoc_basesoc_synchronizer_next_source_payload_data;
assign basesoc_basesoc_synchronizer_next_sink_valid = basesoc_basesoc_buffering_source_source_valid;
assign basesoc_basesoc_buffering_source_source_ready = basesoc_basesoc_synchronizer_next_sink_ready;
assign basesoc_basesoc_synchronizer_next_sink_first = basesoc_basesoc_buffering_source_source_first;
assign basesoc_basesoc_synchronizer_next_sink_last = basesoc_basesoc_buffering_source_source_last;
assign basesoc_basesoc_synchronizer_next_sink_payload_data = basesoc_basesoc_buffering_source_source_payload_data;
assign basesoc_basesoc_writer_splitter_sink_valid = basesoc_basesoc_writer_table_source_source_valid;
assign basesoc_basesoc_writer_table_source_source_ready = basesoc_basesoc_writer_splitter_sink_ready;
assign basesoc_basesoc_writer_splitter_sink_first = basesoc_basesoc_writer_table_source_source_first;
assign basesoc_basesoc_writer_splitter_sink_last = basesoc_basesoc_writer_table_source_source_last;
assign basesoc_basesoc_writer_splitter_sink_payload_address = basesoc_basesoc_writer_table_source_source_payload_address;
assign basesoc_basesoc_writer_splitter_sink_payload_length = basesoc_basesoc_writer_table_source_source_payload_length;
assign basesoc_basesoc_writer_splitter_sink_payload_irq_disable = basesoc_basesoc_writer_table_source_source_payload_irq_disable;
assign basesoc_basesoc_writer_splitter_sink_payload_last_disable = basesoc_basesoc_writer_table_source_source_payload_last_disable;
assign basesoc_basesoc_writer_data_conv_converter_sink_valid = basesoc_basesoc_writer_sink_sink_valid;
assign basesoc_basesoc_writer_sink_sink_ready = basesoc_basesoc_writer_data_conv_converter_sink_ready;
assign basesoc_basesoc_writer_data_conv_converter_sink_first = basesoc_basesoc_writer_sink_sink_first;
assign basesoc_basesoc_writer_data_conv_converter_sink_last = basesoc_basesoc_writer_sink_sink_last;
assign basesoc_basesoc_writer_data_conv_converter_sink_payload_data = basesoc_basesoc_writer_sink_sink_payload_data;
always @(*) begin
    basesoc_basesoc_writer_data_conv_source_source_ready <= 1'd0;
    basesoc_basesoc_writer_data_fifo_sink_first <= 1'd0;
    basesoc_basesoc_writer_data_fifo_sink_last <= 1'd0;
    basesoc_basesoc_writer_data_fifo_sink_payload_data <= 64'd0;
    basesoc_basesoc_writer_data_fifo_sink_valid <= 1'd0;
    basesoc_basesoc_writer_data_conv_source_source_ready <= 1'd1;
    if (basesoc_basesoc_writer_enable_storage[0]) begin
        basesoc_basesoc_writer_data_fifo_sink_valid <= basesoc_basesoc_writer_data_conv_source_source_valid;
        basesoc_basesoc_writer_data_conv_source_source_ready <= basesoc_basesoc_writer_data_fifo_sink_ready;
        basesoc_basesoc_writer_data_fifo_sink_first <= basesoc_basesoc_writer_data_conv_source_source_first;
        basesoc_basesoc_writer_data_fifo_sink_last <= basesoc_basesoc_writer_data_conv_source_source_last;
        basesoc_basesoc_writer_data_fifo_sink_payload_data <= basesoc_basesoc_writer_data_conv_source_source_payload_data;
    end
end
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_channel = 1'd0;
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_user_id = basesoc_basesoc_writer_splitter_source_payload_user_id;
assign basesoc_basesoc_litepciemasterinternalport0_sink_first = (basesoc_basesoc_writer_req_count == 1'd0);
assign basesoc_basesoc_litepciemasterinternalport0_sink_last = (basesoc_basesoc_writer_req_count == (basesoc_basesoc_writer_splitter_source_payload_length[23:3] - 1'd1));
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_we = 1'd1;
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_adr = basesoc_basesoc_writer_splitter_source_payload_address;
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_req_id = basesoc_s7pciephy_id;
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_tag = 1'd0;
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_len = basesoc_basesoc_writer_splitter_source_payload_length[23:2];
assign basesoc_basesoc_litepciemasterinternalport0_sink_payload_dat = basesoc_basesoc_writer_data_fifo_source_payload_data;
assign basesoc_basesoc_writer_splitter_terminate = (basesoc_basesoc_writer_data_fifo_source_last & (~basesoc_basesoc_writer_splitter_source_payload_last_disable));
always @(*) begin
    basesoc_basesoc_writer_irq <= 1'd0;
    if (((basesoc_basesoc_writer_splitter_source_valid & basesoc_basesoc_writer_splitter_source_ready) & basesoc_basesoc_writer_splitter_source_last)) begin
        basesoc_basesoc_writer_irq <= (~basesoc_basesoc_writer_splitter_source_payload_irq_disable);
    end
end
assign basesoc_basesoc_writer_table_table_reset = (basesoc_basesoc_writer_table_reset_storage & basesoc_basesoc_writer_table_reset_re);
assign basesoc_basesoc_writer_table_level_status = basesoc_basesoc_writer_table_table_level;
assign basesoc_basesoc_writer_table_source_source_valid = basesoc_basesoc_writer_table_table_source_valid;
assign basesoc_basesoc_writer_table_table_source_ready = basesoc_basesoc_writer_table_source_source_ready;
assign basesoc_basesoc_writer_table_source_source_first = basesoc_basesoc_writer_table_table_source_first;
assign basesoc_basesoc_writer_table_source_source_last = basesoc_basesoc_writer_table_table_source_last;
assign basesoc_basesoc_writer_table_source_source_payload_address = basesoc_basesoc_writer_table_table_source_payload_address;
assign basesoc_basesoc_writer_table_source_source_payload_length = basesoc_basesoc_writer_table_table_source_payload_length;
assign basesoc_basesoc_writer_table_source_source_payload_irq_disable = basesoc_basesoc_writer_table_table_source_payload_irq_disable;
assign basesoc_basesoc_writer_table_source_source_payload_last_disable = basesoc_basesoc_writer_table_table_source_payload_last_disable;
assign basesoc_basesoc_writer_table_table_syncfifo_din = {basesoc_basesoc_writer_table_table_fifo_in_last, basesoc_basesoc_writer_table_table_fifo_in_first, basesoc_basesoc_writer_table_table_fifo_in_payload_last_disable, basesoc_basesoc_writer_table_table_fifo_in_payload_irq_disable, basesoc_basesoc_writer_table_table_fifo_in_payload_length, basesoc_basesoc_writer_table_table_fifo_in_payload_address};
assign {basesoc_basesoc_writer_table_table_fifo_out_last, basesoc_basesoc_writer_table_table_fifo_out_first, basesoc_basesoc_writer_table_table_fifo_out_payload_last_disable, basesoc_basesoc_writer_table_table_fifo_out_payload_irq_disable, basesoc_basesoc_writer_table_table_fifo_out_payload_length, basesoc_basesoc_writer_table_table_fifo_out_payload_address} = basesoc_basesoc_writer_table_table_syncfifo_dout;
assign basesoc_basesoc_writer_table_table_sink_ready = basesoc_basesoc_writer_table_table_syncfifo_writable;
assign basesoc_basesoc_writer_table_table_syncfifo_we = basesoc_basesoc_writer_table_table_sink_valid;
assign basesoc_basesoc_writer_table_table_fifo_in_first = basesoc_basesoc_writer_table_table_sink_first;
assign basesoc_basesoc_writer_table_table_fifo_in_last = basesoc_basesoc_writer_table_table_sink_last;
assign basesoc_basesoc_writer_table_table_fifo_in_payload_address = basesoc_basesoc_writer_table_table_sink_payload_address;
assign basesoc_basesoc_writer_table_table_fifo_in_payload_length = basesoc_basesoc_writer_table_table_sink_payload_length;
assign basesoc_basesoc_writer_table_table_fifo_in_payload_irq_disable = basesoc_basesoc_writer_table_table_sink_payload_irq_disable;
assign basesoc_basesoc_writer_table_table_fifo_in_payload_last_disable = basesoc_basesoc_writer_table_table_sink_payload_last_disable;
assign basesoc_basesoc_writer_table_table_source_valid = basesoc_basesoc_writer_table_table_syncfifo_readable;
assign basesoc_basesoc_writer_table_table_source_first = basesoc_basesoc_writer_table_table_fifo_out_first;
assign basesoc_basesoc_writer_table_table_source_last = basesoc_basesoc_writer_table_table_fifo_out_last;
assign basesoc_basesoc_writer_table_table_source_payload_address = basesoc_basesoc_writer_table_table_fifo_out_payload_address;
assign basesoc_basesoc_writer_table_table_source_payload_length = basesoc_basesoc_writer_table_table_fifo_out_payload_length;
assign basesoc_basesoc_writer_table_table_source_payload_irq_disable = basesoc_basesoc_writer_table_table_fifo_out_payload_irq_disable;
assign basesoc_basesoc_writer_table_table_source_payload_last_disable = basesoc_basesoc_writer_table_table_fifo_out_payload_last_disable;
assign basesoc_basesoc_writer_table_table_syncfifo_re = basesoc_basesoc_writer_table_table_source_ready;
always @(*) begin
    basesoc_basesoc_writer_table_table_wrport_adr <= 8'd0;
    if (basesoc_basesoc_writer_table_table_replace) begin
        basesoc_basesoc_writer_table_table_wrport_adr <= (basesoc_basesoc_writer_table_table_produce - 1'd1);
    end else begin
        basesoc_basesoc_writer_table_table_wrport_adr <= basesoc_basesoc_writer_table_table_produce;
    end
end
assign basesoc_basesoc_writer_table_table_wrport_dat_w = basesoc_basesoc_writer_table_table_syncfifo_din;
assign basesoc_basesoc_writer_table_table_wrport_we = (basesoc_basesoc_writer_table_table_syncfifo_we & (basesoc_basesoc_writer_table_table_syncfifo_writable | basesoc_basesoc_writer_table_table_replace));
assign basesoc_basesoc_writer_table_table_do_read = (basesoc_basesoc_writer_table_table_syncfifo_readable & basesoc_basesoc_writer_table_table_syncfifo_re);
assign basesoc_basesoc_writer_table_table_rdport_adr = basesoc_basesoc_writer_table_table_consume;
assign basesoc_basesoc_writer_table_table_syncfifo_dout = basesoc_basesoc_writer_table_table_rdport_dat_r;
assign basesoc_basesoc_writer_table_table_syncfifo_writable = (basesoc_basesoc_writer_table_table_level != 9'd256);
assign basesoc_basesoc_writer_table_table_syncfifo_readable = (basesoc_basesoc_writer_table_table_level != 1'd0);
assign basesoc_basesoc_writer_splitter_source_payload_irq_disable = basesoc_basesoc_writer_splitter_sink_payload_irq_disable;
assign basesoc_basesoc_writer_splitter_source_payload_last_disable = basesoc_basesoc_writer_splitter_sink_payload_last_disable;
assign basesoc_basesoc_writer_splitter_length_next = (basesoc_basesoc_writer_splitter_length - basesoc_s7pciephy_max_payload_size);
always @(*) begin
    basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value3 <= 24'd0;
    basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value_ce3 <= 1'd0;
    basesoc_basesoc_writer_splitter_sink_ready <= 1'd0;
    basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value0 <= 1'd0;
    basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value_ce0 <= 1'd0;
    basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value1 <= 1'd0;
    basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value_ce1 <= 1'd0;
    basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value2 <= 64'd0;
    basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value_ce2 <= 1'd0;
    basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value4 <= 24'd0;
    basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value_ce4 <= 1'd0;
    basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value5 <= 8'd0;
    basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value_ce5 <= 1'd0;
    basesoc_basesoc_writer_splitter_source_valid <= 1'd0;
    litepciedmawriter_resetinserter_next_state <= 1'd0;
    litepciedmawriter_resetinserter_next_state <= litepciedmawriter_resetinserter_state;
    case (litepciedmawriter_resetinserter_state)
        1'd1: begin
            basesoc_basesoc_writer_splitter_source_valid <= 1'd1;
            if (basesoc_basesoc_writer_splitter_source_ready) begin
                basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value0 <= 1'd0;
                basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value_ce0 <= 1'd1;
                basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value2 <= (basesoc_basesoc_writer_splitter_source_payload_address + basesoc_s7pciephy_max_payload_size);
                basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value_ce2 <= 1'd1;
                basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value3 <= basesoc_basesoc_writer_splitter_length_next;
                basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value_ce3 <= 1'd1;
                if ((basesoc_basesoc_writer_splitter_length_next > basesoc_s7pciephy_max_payload_size)) begin
                    basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value4 <= basesoc_s7pciephy_max_payload_size;
                    basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value_ce4 <= 1'd1;
                end else begin
                    basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value1 <= 1'd1;
                    basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value_ce1 <= 1'd1;
                    basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value4 <= basesoc_basesoc_writer_splitter_length_next;
                    basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value_ce4 <= 1'd1;
                end
                if ((basesoc_basesoc_writer_splitter_source_last | basesoc_basesoc_writer_splitter_terminate)) begin
                    basesoc_basesoc_writer_splitter_sink_ready <= 1'd1;
                    basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value5 <= (basesoc_basesoc_writer_splitter_source_payload_user_id + 1'd1);
                    basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value_ce5 <= 1'd1;
                    litepciedmawriter_resetinserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value0 <= 1'd1;
            basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value_ce0 <= 1'd1;
            basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value1 <= 1'd0;
            basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value_ce1 <= 1'd1;
            basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value2 <= basesoc_basesoc_writer_splitter_sink_payload_address;
            basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value_ce2 <= 1'd1;
            basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value3 <= basesoc_basesoc_writer_splitter_sink_payload_length;
            basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value_ce3 <= 1'd1;
            if ((basesoc_basesoc_writer_splitter_sink_payload_length > basesoc_s7pciephy_max_payload_size)) begin
                basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value4 <= basesoc_s7pciephy_max_payload_size;
                basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value_ce4 <= 1'd1;
            end else begin
                basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value1 <= 1'd1;
                basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value_ce1 <= 1'd1;
                basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value4 <= basesoc_basesoc_writer_splitter_sink_payload_length;
                basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value_ce4 <= 1'd1;
            end
            if (basesoc_basesoc_writer_splitter_sink_valid) begin
                litepciedmawriter_resetinserter_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_basesoc_writer_data_conv_source_source_valid = basesoc_basesoc_writer_data_conv_converter_source_valid;
assign basesoc_basesoc_writer_data_conv_converter_source_ready = basesoc_basesoc_writer_data_conv_source_source_ready;
assign basesoc_basesoc_writer_data_conv_source_source_first = basesoc_basesoc_writer_data_conv_converter_source_first;
assign basesoc_basesoc_writer_data_conv_source_source_last = basesoc_basesoc_writer_data_conv_converter_source_last;
assign basesoc_basesoc_writer_data_conv_source_source_payload_data = basesoc_basesoc_writer_data_conv_converter_source_payload_data;
assign basesoc_basesoc_writer_data_conv_converter_source_valid = basesoc_basesoc_writer_data_conv_converter_sink_valid;
assign basesoc_basesoc_writer_data_conv_converter_sink_ready = basesoc_basesoc_writer_data_conv_converter_source_ready;
assign basesoc_basesoc_writer_data_conv_converter_source_first = basesoc_basesoc_writer_data_conv_converter_sink_first;
assign basesoc_basesoc_writer_data_conv_converter_source_last = basesoc_basesoc_writer_data_conv_converter_sink_last;
assign basesoc_basesoc_writer_data_conv_converter_source_payload_data = basesoc_basesoc_writer_data_conv_converter_sink_payload_data;
assign basesoc_basesoc_writer_data_conv_converter_source_payload_valid_token_count = 1'd1;
assign basesoc_basesoc_writer_data_fifo_syncfifo_din = {basesoc_basesoc_writer_data_fifo_fifo_in_last, basesoc_basesoc_writer_data_fifo_fifo_in_first, basesoc_basesoc_writer_data_fifo_fifo_in_payload_data};
assign {basesoc_basesoc_writer_data_fifo_fifo_out_last, basesoc_basesoc_writer_data_fifo_fifo_out_first, basesoc_basesoc_writer_data_fifo_fifo_out_payload_data} = basesoc_basesoc_writer_data_fifo_syncfifo_dout;
assign basesoc_basesoc_writer_data_fifo_sink_ready = basesoc_basesoc_writer_data_fifo_syncfifo_writable;
assign basesoc_basesoc_writer_data_fifo_syncfifo_we = basesoc_basesoc_writer_data_fifo_sink_valid;
assign basesoc_basesoc_writer_data_fifo_fifo_in_first = basesoc_basesoc_writer_data_fifo_sink_first;
assign basesoc_basesoc_writer_data_fifo_fifo_in_last = basesoc_basesoc_writer_data_fifo_sink_last;
assign basesoc_basesoc_writer_data_fifo_fifo_in_payload_data = basesoc_basesoc_writer_data_fifo_sink_payload_data;
assign basesoc_basesoc_writer_data_fifo_source_valid = basesoc_basesoc_writer_data_fifo_readable;
assign basesoc_basesoc_writer_data_fifo_source_first = basesoc_basesoc_writer_data_fifo_fifo_out_first;
assign basesoc_basesoc_writer_data_fifo_source_last = basesoc_basesoc_writer_data_fifo_fifo_out_last;
assign basesoc_basesoc_writer_data_fifo_source_payload_data = basesoc_basesoc_writer_data_fifo_fifo_out_payload_data;
assign basesoc_basesoc_writer_data_fifo_re = basesoc_basesoc_writer_data_fifo_source_ready;
assign basesoc_basesoc_writer_data_fifo_syncfifo_re = (basesoc_basesoc_writer_data_fifo_syncfifo_readable & ((~basesoc_basesoc_writer_data_fifo_readable) | basesoc_basesoc_writer_data_fifo_re));
assign basesoc_basesoc_writer_data_fifo_level1 = (basesoc_basesoc_writer_data_fifo_level0 + basesoc_basesoc_writer_data_fifo_readable);
always @(*) begin
    basesoc_basesoc_writer_data_fifo_wrport_adr <= 8'd0;
    if (basesoc_basesoc_writer_data_fifo_replace) begin
        basesoc_basesoc_writer_data_fifo_wrport_adr <= (basesoc_basesoc_writer_data_fifo_produce - 1'd1);
    end else begin
        basesoc_basesoc_writer_data_fifo_wrport_adr <= basesoc_basesoc_writer_data_fifo_produce;
    end
end
assign basesoc_basesoc_writer_data_fifo_wrport_dat_w = basesoc_basesoc_writer_data_fifo_syncfifo_din;
assign basesoc_basesoc_writer_data_fifo_wrport_we = (basesoc_basesoc_writer_data_fifo_syncfifo_we & (basesoc_basesoc_writer_data_fifo_syncfifo_writable | basesoc_basesoc_writer_data_fifo_replace));
assign basesoc_basesoc_writer_data_fifo_do_read = (basesoc_basesoc_writer_data_fifo_syncfifo_readable & basesoc_basesoc_writer_data_fifo_syncfifo_re);
assign basesoc_basesoc_writer_data_fifo_rdport_adr = basesoc_basesoc_writer_data_fifo_consume;
assign basesoc_basesoc_writer_data_fifo_syncfifo_dout = basesoc_basesoc_writer_data_fifo_rdport_dat_r;
assign basesoc_basesoc_writer_data_fifo_rdport_re = basesoc_basesoc_writer_data_fifo_do_read;
assign basesoc_basesoc_writer_data_fifo_syncfifo_writable = (basesoc_basesoc_writer_data_fifo_level0 != 9'd256);
assign basesoc_basesoc_writer_data_fifo_syncfifo_readable = (basesoc_basesoc_writer_data_fifo_level0 != 1'd0);
always @(*) begin
    basesoc_basesoc_litepciemasterinternalport0_sink_valid <= 1'd0;
    basesoc_basesoc_writer_data_fifo_reset <= 1'd0;
    basesoc_basesoc_writer_data_fifo_source_ready <= 1'd0;
    basesoc_basesoc_writer_is_ongoing <= 1'd0;
    basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value <= 24'd0;
    basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value_ce <= 1'd0;
    basesoc_basesoc_writer_splitter_reset <= 1'd0;
    basesoc_basesoc_writer_splitter_source_ready <= 1'd0;
    litepciedmawriter_fsm_next_state <= 1'd0;
    litepciedmawriter_fsm_next_state <= litepciedmawriter_fsm_state;
    case (litepciedmawriter_fsm_state)
        1'd1: begin
            basesoc_basesoc_litepciemasterinternalport0_sink_valid <= 1'd1;
            if (basesoc_basesoc_litepciemasterinternalport0_sink_ready) begin
                basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value <= (basesoc_basesoc_writer_req_count + 1'd1);
                basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value_ce <= 1'd1;
                basesoc_basesoc_writer_data_fifo_source_ready <= (~basesoc_basesoc_writer_splitter_terminate);
                if (basesoc_basesoc_litepciemasterinternalport0_sink_last) begin
                    basesoc_basesoc_writer_splitter_source_ready <= 1'd1;
                    basesoc_basesoc_writer_data_fifo_source_ready <= 1'd1;
                    litepciedmawriter_fsm_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value <= 1'd0;
            basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value_ce <= 1'd1;
            if ((~basesoc_basesoc_writer_enable_storage[0])) begin
                basesoc_basesoc_writer_splitter_reset <= 1'd1;
                basesoc_basesoc_writer_data_fifo_reset <= 1'd1;
            end else begin
                if ((basesoc_basesoc_writer_splitter_source_valid & (basesoc_basesoc_writer_data_fifo_level1 >= basesoc_basesoc_writer_splitter_source_payload_length[23:3]))) begin
                    litepciedmawriter_fsm_next_state <= 1'd1;
                end
            end
            basesoc_basesoc_writer_is_ongoing <= 1'd1;
        end
    endcase
end
assign basesoc_basesoc_reader_splitter_sink_valid = basesoc_basesoc_reader_table_source_source_valid;
assign basesoc_basesoc_reader_table_source_source_ready = basesoc_basesoc_reader_splitter_sink_ready;
assign basesoc_basesoc_reader_splitter_sink_first = basesoc_basesoc_reader_table_source_source_first;
assign basesoc_basesoc_reader_splitter_sink_last = basesoc_basesoc_reader_table_source_source_last;
assign basesoc_basesoc_reader_splitter_sink_payload_address = basesoc_basesoc_reader_table_source_source_payload_address;
assign basesoc_basesoc_reader_splitter_sink_payload_length = basesoc_basesoc_reader_table_source_source_payload_length;
assign basesoc_basesoc_reader_splitter_sink_payload_irq_disable = basesoc_basesoc_reader_table_source_source_payload_irq_disable;
assign basesoc_basesoc_reader_splitter_sink_payload_last_disable = basesoc_basesoc_reader_table_source_source_payload_last_disable;
assign basesoc_basesoc_reader_source_source_valid = basesoc_basesoc_reader_data_conv_source_source_valid;
assign basesoc_basesoc_reader_data_conv_source_source_ready = basesoc_basesoc_reader_source_source_ready;
assign basesoc_basesoc_reader_source_source_first = basesoc_basesoc_reader_data_conv_source_source_first;
assign basesoc_basesoc_reader_source_source_last = basesoc_basesoc_reader_data_conv_source_source_last;
assign basesoc_basesoc_reader_source_source_payload_data = basesoc_basesoc_reader_data_conv_source_source_payload_data;
assign basesoc_basesoc_reader_data_conv_converter_sink_valid = basesoc_basesoc_reader_data_fifo_source_valid;
assign basesoc_basesoc_reader_data_fifo_source_ready = basesoc_basesoc_reader_data_conv_converter_sink_ready;
assign basesoc_basesoc_reader_data_conv_converter_sink_first = basesoc_basesoc_reader_data_fifo_source_first;
assign basesoc_basesoc_reader_data_conv_converter_sink_last = basesoc_basesoc_reader_data_fifo_source_last;
assign basesoc_basesoc_reader_data_conv_converter_sink_payload_data = basesoc_basesoc_reader_data_fifo_source_payload_data;
always @(*) begin
    basesoc_basesoc_litepciemasterinternalport1_source_ready <= 1'd0;
    basesoc_basesoc_reader_data_fifo_sink_first <= 1'd0;
    basesoc_basesoc_reader_data_fifo_sink_payload_data <= 64'd0;
    basesoc_basesoc_reader_data_fifo_sink_valid <= 1'd0;
    if (basesoc_basesoc_reader_enable_storage[0]) begin
        basesoc_basesoc_reader_data_fifo_sink_valid <= basesoc_basesoc_litepciemasterinternalport1_source_valid;
        basesoc_basesoc_litepciemasterinternalport1_source_ready <= basesoc_basesoc_reader_data_fifo_sink_ready;
        basesoc_basesoc_reader_data_fifo_sink_payload_data <= basesoc_basesoc_litepciemasterinternalport1_source_payload_dat;
        basesoc_basesoc_reader_data_fifo_sink_first <= (basesoc_basesoc_litepciemasterinternalport1_source_first & (basesoc_basesoc_litepciemasterinternalport1_source_payload_user_id != basesoc_basesoc_reader_last_user_id));
    end else begin
        basesoc_basesoc_litepciemasterinternalport1_source_ready <= 1'd1;
    end
end
always @(*) begin
    basesoc_basesoc_reader_pending_words_queue <= 12'd0;
    if ((basesoc_basesoc_reader_splitter_source_valid & basesoc_basesoc_reader_splitter_source_ready)) begin
        basesoc_basesoc_reader_pending_words_queue <= basesoc_basesoc_reader_splitter_source_payload_length[23:3];
    end
end
always @(*) begin
    basesoc_basesoc_reader_pending_words_dequeue <= 12'd0;
    if ((basesoc_basesoc_reader_data_fifo_source_valid & basesoc_basesoc_reader_data_fifo_source_ready)) begin
        basesoc_basesoc_reader_pending_words_dequeue <= 1'd1;
    end
end
assign basesoc_basesoc_litepciemasterinternalport1_sink_payload_channel = 1'd1;
assign basesoc_basesoc_litepciemasterinternalport1_sink_payload_user_id = basesoc_basesoc_reader_splitter_source_payload_user_id;
assign basesoc_basesoc_litepciemasterinternalport1_sink_first = 1'd1;
assign basesoc_basesoc_litepciemasterinternalport1_sink_last = 1'd1;
assign basesoc_basesoc_litepciemasterinternalport1_sink_payload_we = 1'd0;
assign basesoc_basesoc_litepciemasterinternalport1_sink_payload_adr = basesoc_basesoc_reader_splitter_source_payload_address;
assign basesoc_basesoc_litepciemasterinternalport1_sink_payload_len = basesoc_basesoc_reader_splitter_source_payload_length[23:2];
assign basesoc_basesoc_litepciemasterinternalport1_sink_payload_req_id = basesoc_s7pciephy_id;
assign basesoc_basesoc_litepciemasterinternalport1_sink_payload_dat = 1'd0;
always @(*) begin
    basesoc_basesoc_reader_irq <= 1'd0;
    if (((basesoc_basesoc_reader_splitter_source_valid & basesoc_basesoc_reader_splitter_source_ready) & basesoc_basesoc_reader_splitter_source_last)) begin
        basesoc_basesoc_reader_irq <= (~basesoc_basesoc_reader_splitter_source_payload_irq_disable);
    end
end
assign basesoc_basesoc_reader_table_table_reset = (basesoc_basesoc_reader_table_reset_storage & basesoc_basesoc_reader_table_reset_re);
assign basesoc_basesoc_reader_table_level_status = basesoc_basesoc_reader_table_table_level;
assign basesoc_basesoc_reader_table_source_source_valid = basesoc_basesoc_reader_table_table_source_valid;
assign basesoc_basesoc_reader_table_table_source_ready = basesoc_basesoc_reader_table_source_source_ready;
assign basesoc_basesoc_reader_table_source_source_first = basesoc_basesoc_reader_table_table_source_first;
assign basesoc_basesoc_reader_table_source_source_last = basesoc_basesoc_reader_table_table_source_last;
assign basesoc_basesoc_reader_table_source_source_payload_address = basesoc_basesoc_reader_table_table_source_payload_address;
assign basesoc_basesoc_reader_table_source_source_payload_length = basesoc_basesoc_reader_table_table_source_payload_length;
assign basesoc_basesoc_reader_table_source_source_payload_irq_disable = basesoc_basesoc_reader_table_table_source_payload_irq_disable;
assign basesoc_basesoc_reader_table_source_source_payload_last_disable = basesoc_basesoc_reader_table_table_source_payload_last_disable;
assign basesoc_basesoc_reader_table_table_syncfifo_din = {basesoc_basesoc_reader_table_table_fifo_in_last, basesoc_basesoc_reader_table_table_fifo_in_first, basesoc_basesoc_reader_table_table_fifo_in_payload_last_disable, basesoc_basesoc_reader_table_table_fifo_in_payload_irq_disable, basesoc_basesoc_reader_table_table_fifo_in_payload_length, basesoc_basesoc_reader_table_table_fifo_in_payload_address};
assign {basesoc_basesoc_reader_table_table_fifo_out_last, basesoc_basesoc_reader_table_table_fifo_out_first, basesoc_basesoc_reader_table_table_fifo_out_payload_last_disable, basesoc_basesoc_reader_table_table_fifo_out_payload_irq_disable, basesoc_basesoc_reader_table_table_fifo_out_payload_length, basesoc_basesoc_reader_table_table_fifo_out_payload_address} = basesoc_basesoc_reader_table_table_syncfifo_dout;
assign basesoc_basesoc_reader_table_table_sink_ready = basesoc_basesoc_reader_table_table_syncfifo_writable;
assign basesoc_basesoc_reader_table_table_syncfifo_we = basesoc_basesoc_reader_table_table_sink_valid;
assign basesoc_basesoc_reader_table_table_fifo_in_first = basesoc_basesoc_reader_table_table_sink_first;
assign basesoc_basesoc_reader_table_table_fifo_in_last = basesoc_basesoc_reader_table_table_sink_last;
assign basesoc_basesoc_reader_table_table_fifo_in_payload_address = basesoc_basesoc_reader_table_table_sink_payload_address;
assign basesoc_basesoc_reader_table_table_fifo_in_payload_length = basesoc_basesoc_reader_table_table_sink_payload_length;
assign basesoc_basesoc_reader_table_table_fifo_in_payload_irq_disable = basesoc_basesoc_reader_table_table_sink_payload_irq_disable;
assign basesoc_basesoc_reader_table_table_fifo_in_payload_last_disable = basesoc_basesoc_reader_table_table_sink_payload_last_disable;
assign basesoc_basesoc_reader_table_table_source_valid = basesoc_basesoc_reader_table_table_syncfifo_readable;
assign basesoc_basesoc_reader_table_table_source_first = basesoc_basesoc_reader_table_table_fifo_out_first;
assign basesoc_basesoc_reader_table_table_source_last = basesoc_basesoc_reader_table_table_fifo_out_last;
assign basesoc_basesoc_reader_table_table_source_payload_address = basesoc_basesoc_reader_table_table_fifo_out_payload_address;
assign basesoc_basesoc_reader_table_table_source_payload_length = basesoc_basesoc_reader_table_table_fifo_out_payload_length;
assign basesoc_basesoc_reader_table_table_source_payload_irq_disable = basesoc_basesoc_reader_table_table_fifo_out_payload_irq_disable;
assign basesoc_basesoc_reader_table_table_source_payload_last_disable = basesoc_basesoc_reader_table_table_fifo_out_payload_last_disable;
assign basesoc_basesoc_reader_table_table_syncfifo_re = basesoc_basesoc_reader_table_table_source_ready;
always @(*) begin
    basesoc_basesoc_reader_table_table_wrport_adr <= 8'd0;
    if (basesoc_basesoc_reader_table_table_replace) begin
        basesoc_basesoc_reader_table_table_wrport_adr <= (basesoc_basesoc_reader_table_table_produce - 1'd1);
    end else begin
        basesoc_basesoc_reader_table_table_wrport_adr <= basesoc_basesoc_reader_table_table_produce;
    end
end
assign basesoc_basesoc_reader_table_table_wrport_dat_w = basesoc_basesoc_reader_table_table_syncfifo_din;
assign basesoc_basesoc_reader_table_table_wrport_we = (basesoc_basesoc_reader_table_table_syncfifo_we & (basesoc_basesoc_reader_table_table_syncfifo_writable | basesoc_basesoc_reader_table_table_replace));
assign basesoc_basesoc_reader_table_table_do_read = (basesoc_basesoc_reader_table_table_syncfifo_readable & basesoc_basesoc_reader_table_table_syncfifo_re);
assign basesoc_basesoc_reader_table_table_rdport_adr = basesoc_basesoc_reader_table_table_consume;
assign basesoc_basesoc_reader_table_table_syncfifo_dout = basesoc_basesoc_reader_table_table_rdport_dat_r;
assign basesoc_basesoc_reader_table_table_syncfifo_writable = (basesoc_basesoc_reader_table_table_level != 9'd256);
assign basesoc_basesoc_reader_table_table_syncfifo_readable = (basesoc_basesoc_reader_table_table_level != 1'd0);
assign basesoc_basesoc_reader_splitter_source_payload_irq_disable = basesoc_basesoc_reader_splitter_sink_payload_irq_disable;
assign basesoc_basesoc_reader_splitter_source_payload_last_disable = basesoc_basesoc_reader_splitter_sink_payload_last_disable;
assign basesoc_basesoc_reader_splitter_length_next = (basesoc_basesoc_reader_splitter_length - basesoc_s7pciephy_max_request_size);
always @(*) begin
    basesoc_basesoc_reader_splitter_length_litepciedma_next_value3 <= 24'd0;
    basesoc_basesoc_reader_splitter_length_litepciedma_next_value_ce3 <= 1'd0;
    basesoc_basesoc_reader_splitter_sink_ready <= 1'd0;
    basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value0 <= 1'd0;
    basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value_ce0 <= 1'd0;
    basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value1 <= 1'd0;
    basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value_ce1 <= 1'd0;
    basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value2 <= 64'd0;
    basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value_ce2 <= 1'd0;
    basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value4 <= 24'd0;
    basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value_ce4 <= 1'd0;
    basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value5 <= 8'd0;
    basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value_ce5 <= 1'd0;
    basesoc_basesoc_reader_splitter_source_valid <= 1'd0;
    litepciedmareader_resetinserter_next_state <= 1'd0;
    litepciedmareader_resetinserter_next_state <= litepciedmareader_resetinserter_state;
    case (litepciedmareader_resetinserter_state)
        1'd1: begin
            basesoc_basesoc_reader_splitter_source_valid <= 1'd1;
            if (basesoc_basesoc_reader_splitter_source_ready) begin
                basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value0 <= 1'd0;
                basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value_ce0 <= 1'd1;
                basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value2 <= (basesoc_basesoc_reader_splitter_source_payload_address + basesoc_s7pciephy_max_request_size);
                basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value_ce2 <= 1'd1;
                basesoc_basesoc_reader_splitter_length_litepciedma_next_value3 <= basesoc_basesoc_reader_splitter_length_next;
                basesoc_basesoc_reader_splitter_length_litepciedma_next_value_ce3 <= 1'd1;
                if ((basesoc_basesoc_reader_splitter_length_next > basesoc_s7pciephy_max_request_size)) begin
                    basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value4 <= basesoc_s7pciephy_max_request_size;
                    basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value_ce4 <= 1'd1;
                end else begin
                    basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value1 <= 1'd1;
                    basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value_ce1 <= 1'd1;
                    basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value4 <= basesoc_basesoc_reader_splitter_length_next;
                    basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value_ce4 <= 1'd1;
                end
                if ((basesoc_basesoc_reader_splitter_source_last | basesoc_basesoc_reader_splitter_terminate)) begin
                    basesoc_basesoc_reader_splitter_sink_ready <= 1'd1;
                    basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value5 <= (basesoc_basesoc_reader_splitter_source_payload_user_id + 1'd1);
                    basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value_ce5 <= 1'd1;
                    litepciedmareader_resetinserter_next_state <= 1'd0;
                end
            end
        end
        default: begin
            basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value0 <= 1'd1;
            basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value_ce0 <= 1'd1;
            basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value1 <= 1'd0;
            basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value_ce1 <= 1'd1;
            basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value2 <= basesoc_basesoc_reader_splitter_sink_payload_address;
            basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value_ce2 <= 1'd1;
            basesoc_basesoc_reader_splitter_length_litepciedma_next_value3 <= basesoc_basesoc_reader_splitter_sink_payload_length;
            basesoc_basesoc_reader_splitter_length_litepciedma_next_value_ce3 <= 1'd1;
            if ((basesoc_basesoc_reader_splitter_sink_payload_length > basesoc_s7pciephy_max_request_size)) begin
                basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value4 <= basesoc_s7pciephy_max_request_size;
                basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value_ce4 <= 1'd1;
            end else begin
                basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value1 <= 1'd1;
                basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value_ce1 <= 1'd1;
                basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value4 <= basesoc_basesoc_reader_splitter_sink_payload_length;
                basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value_ce4 <= 1'd1;
            end
            if (basesoc_basesoc_reader_splitter_sink_valid) begin
                litepciedmareader_resetinserter_next_state <= 1'd1;
            end
        end
    endcase
end
assign basesoc_basesoc_reader_data_conv_source_source_valid = basesoc_basesoc_reader_data_conv_converter_source_valid;
assign basesoc_basesoc_reader_data_conv_converter_source_ready = basesoc_basesoc_reader_data_conv_source_source_ready;
assign basesoc_basesoc_reader_data_conv_source_source_first = basesoc_basesoc_reader_data_conv_converter_source_first;
assign basesoc_basesoc_reader_data_conv_source_source_last = basesoc_basesoc_reader_data_conv_converter_source_last;
assign basesoc_basesoc_reader_data_conv_source_source_payload_data = basesoc_basesoc_reader_data_conv_converter_source_payload_data;
assign basesoc_basesoc_reader_data_conv_converter_source_valid = basesoc_basesoc_reader_data_conv_converter_sink_valid;
assign basesoc_basesoc_reader_data_conv_converter_sink_ready = basesoc_basesoc_reader_data_conv_converter_source_ready;
assign basesoc_basesoc_reader_data_conv_converter_source_first = basesoc_basesoc_reader_data_conv_converter_sink_first;
assign basesoc_basesoc_reader_data_conv_converter_source_last = basesoc_basesoc_reader_data_conv_converter_sink_last;
assign basesoc_basesoc_reader_data_conv_converter_source_payload_data = basesoc_basesoc_reader_data_conv_converter_sink_payload_data;
assign basesoc_basesoc_reader_data_conv_converter_source_payload_valid_token_count = 1'd1;
assign basesoc_basesoc_reader_data_fifo_syncfifo_din = {basesoc_basesoc_reader_data_fifo_fifo_in_last, basesoc_basesoc_reader_data_fifo_fifo_in_first, basesoc_basesoc_reader_data_fifo_fifo_in_payload_data};
assign {basesoc_basesoc_reader_data_fifo_fifo_out_last, basesoc_basesoc_reader_data_fifo_fifo_out_first, basesoc_basesoc_reader_data_fifo_fifo_out_payload_data} = basesoc_basesoc_reader_data_fifo_syncfifo_dout;
assign basesoc_basesoc_reader_data_fifo_sink_ready = basesoc_basesoc_reader_data_fifo_syncfifo_writable;
assign basesoc_basesoc_reader_data_fifo_syncfifo_we = basesoc_basesoc_reader_data_fifo_sink_valid;
assign basesoc_basesoc_reader_data_fifo_fifo_in_first = basesoc_basesoc_reader_data_fifo_sink_first;
assign basesoc_basesoc_reader_data_fifo_fifo_in_last = basesoc_basesoc_reader_data_fifo_sink_last;
assign basesoc_basesoc_reader_data_fifo_fifo_in_payload_data = basesoc_basesoc_reader_data_fifo_sink_payload_data;
assign basesoc_basesoc_reader_data_fifo_source_valid = basesoc_basesoc_reader_data_fifo_readable;
assign basesoc_basesoc_reader_data_fifo_source_first = basesoc_basesoc_reader_data_fifo_fifo_out_first;
assign basesoc_basesoc_reader_data_fifo_source_last = basesoc_basesoc_reader_data_fifo_fifo_out_last;
assign basesoc_basesoc_reader_data_fifo_source_payload_data = basesoc_basesoc_reader_data_fifo_fifo_out_payload_data;
assign basesoc_basesoc_reader_data_fifo_re = basesoc_basesoc_reader_data_fifo_source_ready;
assign basesoc_basesoc_reader_data_fifo_syncfifo_re = (basesoc_basesoc_reader_data_fifo_syncfifo_readable & ((~basesoc_basesoc_reader_data_fifo_readable) | basesoc_basesoc_reader_data_fifo_re));
assign basesoc_basesoc_reader_data_fifo_level1 = (basesoc_basesoc_reader_data_fifo_level0 + basesoc_basesoc_reader_data_fifo_readable);
always @(*) begin
    basesoc_basesoc_reader_data_fifo_wrport_adr <= 11'd0;
    if (basesoc_basesoc_reader_data_fifo_replace) begin
        basesoc_basesoc_reader_data_fifo_wrport_adr <= (basesoc_basesoc_reader_data_fifo_produce - 1'd1);
    end else begin
        basesoc_basesoc_reader_data_fifo_wrport_adr <= basesoc_basesoc_reader_data_fifo_produce;
    end
end
assign basesoc_basesoc_reader_data_fifo_wrport_dat_w = basesoc_basesoc_reader_data_fifo_syncfifo_din;
assign basesoc_basesoc_reader_data_fifo_wrport_we = (basesoc_basesoc_reader_data_fifo_syncfifo_we & (basesoc_basesoc_reader_data_fifo_syncfifo_writable | basesoc_basesoc_reader_data_fifo_replace));
assign basesoc_basesoc_reader_data_fifo_do_read = (basesoc_basesoc_reader_data_fifo_syncfifo_readable & basesoc_basesoc_reader_data_fifo_syncfifo_re);
assign basesoc_basesoc_reader_data_fifo_rdport_adr = basesoc_basesoc_reader_data_fifo_consume;
assign basesoc_basesoc_reader_data_fifo_syncfifo_dout = basesoc_basesoc_reader_data_fifo_rdport_dat_r;
assign basesoc_basesoc_reader_data_fifo_rdport_re = basesoc_basesoc_reader_data_fifo_do_read;
assign basesoc_basesoc_reader_data_fifo_syncfifo_writable = (basesoc_basesoc_reader_data_fifo_level0 != 12'd2048);
assign basesoc_basesoc_reader_data_fifo_syncfifo_readable = (basesoc_basesoc_reader_data_fifo_level0 != 1'd0);
always @(*) begin
    basesoc_basesoc_litepciemasterinternalport1_sink_valid <= 1'd0;
    basesoc_basesoc_reader_data_fifo_reset <= 1'd0;
    basesoc_basesoc_reader_is_ongoing <= 1'd0;
    basesoc_basesoc_reader_splitter_reset <= 1'd0;
    basesoc_basesoc_reader_splitter_source_ready <= 1'd0;
    litepciedmareader_fsm_next_state <= 1'd0;
    litepciedmareader_fsm_next_state <= litepciedmareader_fsm_state;
    case (litepciedmareader_fsm_state)
        1'd1: begin
            basesoc_basesoc_litepciemasterinternalport1_sink_valid <= 1'd1;
            if (basesoc_basesoc_litepciemasterinternalport1_sink_ready) begin
                basesoc_basesoc_reader_splitter_source_ready <= 1'd1;
                litepciedmareader_fsm_next_state <= 1'd0;
            end
        end
        default: begin
            if ((~basesoc_basesoc_reader_enable_storage[0])) begin
                basesoc_basesoc_reader_splitter_reset <= 1'd1;
                basesoc_basesoc_reader_data_fifo_reset <= 1'd1;
            end else begin
                if ((basesoc_basesoc_reader_splitter_source_valid & (basesoc_basesoc_reader_pending_words < 11'd1984))) begin
                    litepciedmareader_fsm_next_state <= 1'd1;
                end
            end
            basesoc_basesoc_reader_is_ongoing <= 1'd1;
        end
    endcase
end
always @(*) begin
    basesoc_basesoc_loopback_next_sink_ready <= 1'd0;
    basesoc_basesoc_loopback_next_source_first <= 1'd0;
    basesoc_basesoc_loopback_next_source_last <= 1'd0;
    basesoc_basesoc_loopback_next_source_payload_data <= 64'd0;
    basesoc_basesoc_loopback_next_source_valid <= 1'd0;
    basesoc_basesoc_loopback_sink_ready <= 1'd0;
    basesoc_basesoc_loopback_source_first <= 1'd0;
    basesoc_basesoc_loopback_source_last <= 1'd0;
    basesoc_basesoc_loopback_source_payload_data <= 64'd0;
    basesoc_basesoc_loopback_source_valid <= 1'd0;
    if (basesoc_basesoc_loopback_storage) begin
        basesoc_basesoc_loopback_source_valid <= basesoc_basesoc_loopback_sink_valid;
        basesoc_basesoc_loopback_sink_ready <= basesoc_basesoc_loopback_source_ready;
        basesoc_basesoc_loopback_source_first <= basesoc_basesoc_loopback_sink_first;
        basesoc_basesoc_loopback_source_last <= basesoc_basesoc_loopback_sink_last;
        basesoc_basesoc_loopback_source_payload_data <= basesoc_basesoc_loopback_sink_payload_data;
    end else begin
        basesoc_basesoc_loopback_next_source_valid <= basesoc_basesoc_loopback_sink_valid;
        basesoc_basesoc_loopback_sink_ready <= basesoc_basesoc_loopback_next_source_ready;
        basesoc_basesoc_loopback_next_source_first <= basesoc_basesoc_loopback_sink_first;
        basesoc_basesoc_loopback_next_source_last <= basesoc_basesoc_loopback_sink_last;
        basesoc_basesoc_loopback_next_source_payload_data <= basesoc_basesoc_loopback_sink_payload_data;
        basesoc_basesoc_loopback_source_valid <= basesoc_basesoc_loopback_next_sink_valid;
        basesoc_basesoc_loopback_next_sink_ready <= basesoc_basesoc_loopback_source_ready;
        basesoc_basesoc_loopback_source_first <= basesoc_basesoc_loopback_next_sink_first;
        basesoc_basesoc_loopback_source_last <= basesoc_basesoc_loopback_next_sink_last;
        basesoc_basesoc_loopback_source_payload_data <= basesoc_basesoc_loopback_next_sink_payload_data;
    end
end
always @(*) begin
    basesoc_basesoc_synchronizer_next_sink_ready <= 1'd0;
    basesoc_basesoc_synchronizer_next_source_first <= 1'd0;
    basesoc_basesoc_synchronizer_next_source_last <= 1'd0;
    basesoc_basesoc_synchronizer_next_source_payload_data <= 64'd0;
    basesoc_basesoc_synchronizer_next_source_valid <= 1'd0;
    basesoc_basesoc_synchronizer_sink_ready <= 1'd0;
    basesoc_basesoc_synchronizer_source_first <= 1'd0;
    basesoc_basesoc_synchronizer_source_last <= 1'd0;
    basesoc_basesoc_synchronizer_source_payload_data <= 64'd0;
    basesoc_basesoc_synchronizer_source_valid <= 1'd0;
    if (basesoc_basesoc_synchronizer_synced) begin
        basesoc_basesoc_synchronizer_next_source_valid <= basesoc_basesoc_synchronizer_sink_valid;
        basesoc_basesoc_synchronizer_sink_ready <= basesoc_basesoc_synchronizer_next_source_ready;
        basesoc_basesoc_synchronizer_next_source_first <= basesoc_basesoc_synchronizer_sink_first;
        basesoc_basesoc_synchronizer_next_source_last <= basesoc_basesoc_synchronizer_sink_last;
        basesoc_basesoc_synchronizer_next_source_payload_data <= basesoc_basesoc_synchronizer_sink_payload_data;
        basesoc_basesoc_synchronizer_source_valid <= basesoc_basesoc_synchronizer_next_sink_valid;
        basesoc_basesoc_synchronizer_next_sink_ready <= basesoc_basesoc_synchronizer_source_ready;
        basesoc_basesoc_synchronizer_source_first <= basesoc_basesoc_synchronizer_next_sink_first;
        basesoc_basesoc_synchronizer_source_last <= basesoc_basesoc_synchronizer_next_sink_last;
        basesoc_basesoc_synchronizer_source_payload_data <= basesoc_basesoc_synchronizer_next_sink_payload_data;
    end else begin
        basesoc_basesoc_synchronizer_next_source_valid <= 1'd0;
        basesoc_basesoc_synchronizer_sink_ready <= 1'd0;
        basesoc_basesoc_synchronizer_source_valid <= 1'd0;
        basesoc_basesoc_synchronizer_next_sink_ready <= 1'd1;
    end
end
assign basesoc_basesoc_buffering_reader_fifo_reset = (~basesoc_basesoc_buffering_reader_enable);
assign basesoc_basesoc_buffering_syncfifo0_sink_first = basesoc_basesoc_buffering_sink_sink_first;
assign basesoc_basesoc_buffering_syncfifo0_sink_last = basesoc_basesoc_buffering_sink_sink_last;
assign basesoc_basesoc_buffering_syncfifo0_sink_payload_data = basesoc_basesoc_buffering_sink_sink_payload_data;
always @(*) begin
    basesoc_basesoc_buffering_sink_sink_ready <= 1'd0;
    basesoc_basesoc_buffering_syncfifo0_sink_valid <= 1'd0;
    if (((basesoc_basesoc_buffering_syncfifo0_level1 < basesoc_basesoc_buffering_csrfield_depth0[23:3]) | 1'd0)) begin
        basesoc_basesoc_buffering_syncfifo0_sink_valid <= basesoc_basesoc_buffering_sink_sink_valid;
        basesoc_basesoc_buffering_sink_sink_ready <= basesoc_basesoc_buffering_syncfifo0_sink_ready;
    end
end
assign basesoc_basesoc_buffering_next_source_valid = basesoc_basesoc_buffering_syncfifo0_source_valid;
assign basesoc_basesoc_buffering_syncfifo0_source_ready = basesoc_basesoc_buffering_next_source_ready;
assign basesoc_basesoc_buffering_next_source_first = basesoc_basesoc_buffering_syncfifo0_source_first;
assign basesoc_basesoc_buffering_next_source_last = basesoc_basesoc_buffering_syncfifo0_source_last;
assign basesoc_basesoc_buffering_next_source_payload_data = basesoc_basesoc_buffering_syncfifo0_source_payload_data;
always @(*) begin
    basesoc_basesoc_buffering_csrfield_level0 <= 24'd0;
    if ((basesoc_basesoc_buffering_csrfield_level_mode0 == 1'd0)) begin
        basesoc_basesoc_buffering_csrfield_level0[23:3] <= basesoc_basesoc_buffering_syncfifo0_level1;
    end else begin
        basesoc_basesoc_buffering_csrfield_level0[23:3] <= basesoc_basesoc_buffering_reader_fifo_level_min;
    end
end
assign basesoc_basesoc_buffering_writer_fifo_reset = (~basesoc_basesoc_buffering_writer_enable);
assign basesoc_basesoc_buffering_syncfifo1_sink_first = basesoc_basesoc_buffering_next_sink_first;
assign basesoc_basesoc_buffering_syncfifo1_sink_last = basesoc_basesoc_buffering_next_sink_last;
assign basesoc_basesoc_buffering_syncfifo1_sink_payload_data = basesoc_basesoc_buffering_next_sink_payload_data;
always @(*) begin
    basesoc_basesoc_buffering_next_sink_ready <= 1'd0;
    basesoc_basesoc_buffering_syncfifo1_sink_valid <= 1'd0;
    if (((basesoc_basesoc_buffering_syncfifo1_level1 < basesoc_basesoc_buffering_csrfield_depth1[23:3]) | 1'd0)) begin
        basesoc_basesoc_buffering_syncfifo1_sink_valid <= basesoc_basesoc_buffering_next_sink_valid;
        basesoc_basesoc_buffering_next_sink_ready <= basesoc_basesoc_buffering_syncfifo1_sink_ready;
    end
end
assign basesoc_basesoc_buffering_source_source_valid = basesoc_basesoc_buffering_syncfifo1_source_valid;
assign basesoc_basesoc_buffering_syncfifo1_source_ready = basesoc_basesoc_buffering_source_source_ready;
assign basesoc_basesoc_buffering_source_source_first = basesoc_basesoc_buffering_syncfifo1_source_first;
assign basesoc_basesoc_buffering_source_source_last = basesoc_basesoc_buffering_syncfifo1_source_last;
assign basesoc_basesoc_buffering_source_source_payload_data = basesoc_basesoc_buffering_syncfifo1_source_payload_data;
always @(*) begin
    basesoc_basesoc_buffering_csrfield_level1 <= 24'd0;
    if ((basesoc_basesoc_buffering_csrfield_level_mode1 == 1'd0)) begin
        basesoc_basesoc_buffering_csrfield_level1[23:3] <= basesoc_basesoc_buffering_syncfifo1_level1;
    end else begin
        basesoc_basesoc_buffering_csrfield_level1[23:3] <= basesoc_basesoc_buffering_writer_fifo_level_max;
    end
end
assign basesoc_basesoc_buffering_syncfifo0_syncfifo0_din = {basesoc_basesoc_buffering_syncfifo0_fifo_in_last, basesoc_basesoc_buffering_syncfifo0_fifo_in_first, basesoc_basesoc_buffering_syncfifo0_fifo_in_payload_data};
assign {basesoc_basesoc_buffering_syncfifo0_fifo_out_last, basesoc_basesoc_buffering_syncfifo0_fifo_out_first, basesoc_basesoc_buffering_syncfifo0_fifo_out_payload_data} = basesoc_basesoc_buffering_syncfifo0_syncfifo0_dout;
assign basesoc_basesoc_buffering_syncfifo0_sink_ready = basesoc_basesoc_buffering_syncfifo0_syncfifo0_writable;
assign basesoc_basesoc_buffering_syncfifo0_syncfifo0_we = basesoc_basesoc_buffering_syncfifo0_sink_valid;
assign basesoc_basesoc_buffering_syncfifo0_fifo_in_first = basesoc_basesoc_buffering_syncfifo0_sink_first;
assign basesoc_basesoc_buffering_syncfifo0_fifo_in_last = basesoc_basesoc_buffering_syncfifo0_sink_last;
assign basesoc_basesoc_buffering_syncfifo0_fifo_in_payload_data = basesoc_basesoc_buffering_syncfifo0_sink_payload_data;
assign basesoc_basesoc_buffering_syncfifo0_source_valid = basesoc_basesoc_buffering_syncfifo0_readable;
assign basesoc_basesoc_buffering_syncfifo0_source_first = basesoc_basesoc_buffering_syncfifo0_fifo_out_first;
assign basesoc_basesoc_buffering_syncfifo0_source_last = basesoc_basesoc_buffering_syncfifo0_fifo_out_last;
assign basesoc_basesoc_buffering_syncfifo0_source_payload_data = basesoc_basesoc_buffering_syncfifo0_fifo_out_payload_data;
assign basesoc_basesoc_buffering_syncfifo0_re = basesoc_basesoc_buffering_syncfifo0_source_ready;
assign basesoc_basesoc_buffering_syncfifo0_syncfifo0_re = (basesoc_basesoc_buffering_syncfifo0_syncfifo0_readable & ((~basesoc_basesoc_buffering_syncfifo0_readable) | basesoc_basesoc_buffering_syncfifo0_re));
assign basesoc_basesoc_buffering_syncfifo0_level1 = (basesoc_basesoc_buffering_syncfifo0_level0 + basesoc_basesoc_buffering_syncfifo0_readable);
always @(*) begin
    basesoc_basesoc_buffering_syncfifo0_wrport_adr <= 10'd0;
    if (basesoc_basesoc_buffering_syncfifo0_replace) begin
        basesoc_basesoc_buffering_syncfifo0_wrport_adr <= (basesoc_basesoc_buffering_syncfifo0_produce - 1'd1);
    end else begin
        basesoc_basesoc_buffering_syncfifo0_wrport_adr <= basesoc_basesoc_buffering_syncfifo0_produce;
    end
end
assign basesoc_basesoc_buffering_syncfifo0_wrport_dat_w = basesoc_basesoc_buffering_syncfifo0_syncfifo0_din;
assign basesoc_basesoc_buffering_syncfifo0_wrport_we = (basesoc_basesoc_buffering_syncfifo0_syncfifo0_we & (basesoc_basesoc_buffering_syncfifo0_syncfifo0_writable | basesoc_basesoc_buffering_syncfifo0_replace));
assign basesoc_basesoc_buffering_syncfifo0_do_read = (basesoc_basesoc_buffering_syncfifo0_syncfifo0_readable & basesoc_basesoc_buffering_syncfifo0_syncfifo0_re);
assign basesoc_basesoc_buffering_syncfifo0_rdport_adr = basesoc_basesoc_buffering_syncfifo0_consume;
assign basesoc_basesoc_buffering_syncfifo0_syncfifo0_dout = basesoc_basesoc_buffering_syncfifo0_rdport_dat_r;
assign basesoc_basesoc_buffering_syncfifo0_rdport_re = basesoc_basesoc_buffering_syncfifo0_do_read;
assign basesoc_basesoc_buffering_syncfifo0_syncfifo0_writable = (basesoc_basesoc_buffering_syncfifo0_level0 != 11'd1024);
assign basesoc_basesoc_buffering_syncfifo0_syncfifo0_readable = (basesoc_basesoc_buffering_syncfifo0_level0 != 1'd0);
assign basesoc_basesoc_buffering_syncfifo1_syncfifo1_din = {basesoc_basesoc_buffering_syncfifo1_fifo_in_last, basesoc_basesoc_buffering_syncfifo1_fifo_in_first, basesoc_basesoc_buffering_syncfifo1_fifo_in_payload_data};
assign {basesoc_basesoc_buffering_syncfifo1_fifo_out_last, basesoc_basesoc_buffering_syncfifo1_fifo_out_first, basesoc_basesoc_buffering_syncfifo1_fifo_out_payload_data} = basesoc_basesoc_buffering_syncfifo1_syncfifo1_dout;
assign basesoc_basesoc_buffering_syncfifo1_sink_ready = basesoc_basesoc_buffering_syncfifo1_syncfifo1_writable;
assign basesoc_basesoc_buffering_syncfifo1_syncfifo1_we = basesoc_basesoc_buffering_syncfifo1_sink_valid;
assign basesoc_basesoc_buffering_syncfifo1_fifo_in_first = basesoc_basesoc_buffering_syncfifo1_sink_first;
assign basesoc_basesoc_buffering_syncfifo1_fifo_in_last = basesoc_basesoc_buffering_syncfifo1_sink_last;
assign basesoc_basesoc_buffering_syncfifo1_fifo_in_payload_data = basesoc_basesoc_buffering_syncfifo1_sink_payload_data;
assign basesoc_basesoc_buffering_syncfifo1_source_valid = basesoc_basesoc_buffering_syncfifo1_readable;
assign basesoc_basesoc_buffering_syncfifo1_source_first = basesoc_basesoc_buffering_syncfifo1_fifo_out_first;
assign basesoc_basesoc_buffering_syncfifo1_source_last = basesoc_basesoc_buffering_syncfifo1_fifo_out_last;
assign basesoc_basesoc_buffering_syncfifo1_source_payload_data = basesoc_basesoc_buffering_syncfifo1_fifo_out_payload_data;
assign basesoc_basesoc_buffering_syncfifo1_re = basesoc_basesoc_buffering_syncfifo1_source_ready;
assign basesoc_basesoc_buffering_syncfifo1_syncfifo1_re = (basesoc_basesoc_buffering_syncfifo1_syncfifo1_readable & ((~basesoc_basesoc_buffering_syncfifo1_readable) | basesoc_basesoc_buffering_syncfifo1_re));
assign basesoc_basesoc_buffering_syncfifo1_level1 = (basesoc_basesoc_buffering_syncfifo1_level0 + basesoc_basesoc_buffering_syncfifo1_readable);
always @(*) begin
    basesoc_basesoc_buffering_syncfifo1_wrport_adr <= 10'd0;
    if (basesoc_basesoc_buffering_syncfifo1_replace) begin
        basesoc_basesoc_buffering_syncfifo1_wrport_adr <= (basesoc_basesoc_buffering_syncfifo1_produce - 1'd1);
    end else begin
        basesoc_basesoc_buffering_syncfifo1_wrport_adr <= basesoc_basesoc_buffering_syncfifo1_produce;
    end
end
assign basesoc_basesoc_buffering_syncfifo1_wrport_dat_w = basesoc_basesoc_buffering_syncfifo1_syncfifo1_din;
assign basesoc_basesoc_buffering_syncfifo1_wrport_we = (basesoc_basesoc_buffering_syncfifo1_syncfifo1_we & (basesoc_basesoc_buffering_syncfifo1_syncfifo1_writable | basesoc_basesoc_buffering_syncfifo1_replace));
assign basesoc_basesoc_buffering_syncfifo1_do_read = (basesoc_basesoc_buffering_syncfifo1_syncfifo1_readable & basesoc_basesoc_buffering_syncfifo1_syncfifo1_re);
assign basesoc_basesoc_buffering_syncfifo1_rdport_adr = basesoc_basesoc_buffering_syncfifo1_consume;
assign basesoc_basesoc_buffering_syncfifo1_syncfifo1_dout = basesoc_basesoc_buffering_syncfifo1_rdport_dat_r;
assign basesoc_basesoc_buffering_syncfifo1_rdport_re = basesoc_basesoc_buffering_syncfifo1_do_read;
assign basesoc_basesoc_buffering_syncfifo1_syncfifo1_writable = (basesoc_basesoc_buffering_syncfifo1_level0 != 11'd1024);
assign basesoc_basesoc_buffering_syncfifo1_syncfifo1_readable = (basesoc_basesoc_buffering_syncfifo1_level0 != 1'd0);
assign basesoc_ad9361_tx_bitmode_mode = basesoc_ad9361_csrfield_mode;
assign basesoc_ad9361_rx_bitmode_mode = basesoc_ad9361_csrfield_mode;
assign basesoc_ad9361_gpio_tx_unpacker_source_ready = basesoc_ad9361_ad9361phy_sink_ready;
assign basesoc_ad9361_ad9361phy_sink_payload_qa = basesoc_ad9361_gpio_tx_unpacker_source_payload_data[31:16];
assign basesoc_ad9361_ad9361phy_sink_payload_qb = basesoc_ad9361_gpio_tx_unpacker_source_payload_data[63:48];
assign basesoc_ad9361_gpio_rx_packer_sink_valid = basesoc_ad9361_ad9361phy_source_valid;
assign basesoc_ad9361_ad9361phy_source_ready = basesoc_ad9361_gpio_rx_packer_sink_ready;
always @(*) begin
    basesoc_ad9361_gpio_rx_packer_sink_payload_data <= 64'd0;
    basesoc_ad9361_gpio_rx_packer_sink_payload_data[15:0] <= {{4{basesoc_ad9361_ad9361phy_source_payload_ia[11]}}, basesoc_ad9361_ad9361phy_source_payload_ia};
    basesoc_ad9361_gpio_rx_packer_sink_payload_data[31:16] <= {{4{basesoc_ad9361_ad9361phy_source_payload_qa[11]}}, basesoc_ad9361_ad9361phy_source_payload_qa};
    basesoc_ad9361_gpio_rx_packer_sink_payload_data[47:32] <= {{4{basesoc_ad9361_ad9361phy_source_payload_ib[11]}}, basesoc_ad9361_ad9361phy_source_payload_ib};
    basesoc_ad9361_gpio_rx_packer_sink_payload_data[63:48] <= {{4{basesoc_ad9361_ad9361phy_source_payload_qb[11]}}, basesoc_ad9361_ad9361phy_source_payload_qb};
end
assign basesoc_ad9361rfic_reset = (~basesoc_ad9361rfic_csrfield_enable);
assign basesoc_ad9361rfic_ce = basesoc_ad9361_ad9361phy_sink_ready;
always @(*) begin
    basesoc_ad9361_ad9361phy_sink_payload_ia <= 12'd0;
    basesoc_ad9361_ad9361phy_sink_payload_ib <= 12'd0;
    basesoc_ad9361_ad9361phy_sink_valid <= 1'd0;
    basesoc_ad9361_ad9361phy_sink_valid <= basesoc_ad9361_gpio_tx_unpacker_source_valid;
    basesoc_ad9361_ad9361phy_sink_payload_ia <= basesoc_ad9361_gpio_tx_unpacker_source_payload_data[15:0];
    basesoc_ad9361_ad9361phy_sink_payload_ib <= basesoc_ad9361_gpio_tx_unpacker_source_payload_data[47:32];
    if (basesoc_ad9361rfic_csrfield_enable) begin
        basesoc_ad9361_ad9361phy_sink_valid <= 1'd1;
        basesoc_ad9361_ad9361phy_sink_payload_ia <= basesoc_ad9361rfic_o;
        basesoc_ad9361_ad9361phy_sink_payload_ib <= basesoc_ad9361rfic_o;
    end
end
assign basesoc_ad9361rfic_ad9361prbschecker0_i = basesoc_ad9361_ad9361phy_source_payload_ia;
assign basesoc_ad9361rfic_ad9361prbschecker0_ce0 = basesoc_ad9361_ad9361phy_source_valid;
assign basesoc_ad9361rfic_ad9361prbschecker1_i = basesoc_ad9361_ad9361phy_source_payload_ib;
assign basesoc_ad9361rfic_ad9361prbschecker1_ce0 = basesoc_ad9361_ad9361phy_source_valid;
always @(*) begin
    basesoc_ad9361rfic_csrfield_synced <= 1'd0;
    basesoc_ad9361rfic_csrfield_synced <= 1'd1;
    if ((~basesoc_ad9361rfic_ad9361prbschecker0_synced)) begin
        basesoc_ad9361rfic_csrfield_synced <= 1'd0;
    end
    if ((~basesoc_ad9361rfic_ad9361prbschecker1_synced)) begin
        basesoc_ad9361rfic_csrfield_synced <= 1'd0;
    end
end
assign basesoc_ad9361_ad9361spimaster_clk_set = (basesoc_ad9361_ad9361spimaster_clk_count == 2'd3);
assign basesoc_ad9361_ad9361spimaster_clk_clr = (basesoc_ad9361_ad9361spimaster_clk_count == 3'd7);
assign ad9361_spi_cs_n = (~basesoc_ad9361_ad9361spimaster_chip_select);
assign basesoc_ad9361_ad9361spimaster_mosi = basesoc_ad9361_ad9361spimaster_mosi_shift_reg[23];
assign basesoc_ad9361_ad9361spimaster_miso_status = basesoc_ad9361_ad9361spimaster_miso_shift_reg;
always @(*) begin
    ad9361spimaster_next_state <= 2'd0;
    basesoc_ad9361_ad9361spimaster_chip_select <= 1'd0;
    basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value <= 8'd0;
    basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value_ce <= 1'd0;
    basesoc_ad9361_ad9361spimaster_done <= 1'd0;
    basesoc_ad9361_ad9361spimaster_shift <= 1'd0;
    ad9361spimaster_next_state <= ad9361spimaster_state;
    case (ad9361spimaster_state)
        1'd1: begin
            if (basesoc_ad9361_ad9361spimaster_clk_clr) begin
                ad9361spimaster_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if ((basesoc_ad9361_ad9361spimaster_length == basesoc_ad9361_ad9361spimaster_cnt)) begin
                ad9361spimaster_next_state <= 2'd3;
            end else begin
                basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value <= (basesoc_ad9361_ad9361spimaster_cnt + basesoc_ad9361_ad9361spimaster_clk_clr);
                basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value_ce <= 1'd1;
            end
            basesoc_ad9361_ad9361spimaster_chip_select <= 1'd1;
            basesoc_ad9361_ad9361spimaster_shift <= 1'd1;
        end
        2'd3: begin
            if (basesoc_ad9361_ad9361spimaster_clk_set) begin
                ad9361spimaster_next_state <= 1'd0;
            end
            basesoc_ad9361_ad9361spimaster_shift <= 1'd1;
        end
        default: begin
            if (basesoc_ad9361_ad9361spimaster_start) begin
                ad9361spimaster_next_state <= 1'd1;
            end
            basesoc_ad9361_ad9361spimaster_done <= 1'd1;
            basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value <= 1'd0;
            basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value_ce <= 1'd1;
        end
    endcase
end
assign basesoc_ad9361_ad9361phy_rx_frame_rising = (basesoc_ad9361_ad9361phy_rx_frame & (~basesoc_ad9361_ad9361phy_rx_frame_d));
assign basesoc_ad9361_ad9361phy_tx_ce = (basesoc_ad9361_ad9361phy_tx_cnt == 2'd3);
assign basesoc_ad9361_ad9361phy_sink_ready = basesoc_ad9361_ad9361phy_tx_ce;
always @(*) begin
    basesoc_ad9361_ad9361phy_tx_data_half_i <= 6'd0;
    basesoc_ad9361_ad9361phy_tx_data_half_q <= 6'd0;
    if ((basesoc_ad9361_ad9361phy_tx_cnt == 1'd0)) begin
        basesoc_ad9361_ad9361phy_tx_data_half_i <= basesoc_ad9361_ad9361phy_tx_data_ia[11:6];
        basesoc_ad9361_ad9361phy_tx_data_half_q <= basesoc_ad9361_ad9361phy_tx_data_qa[11:6];
    end else begin
        if ((basesoc_ad9361_ad9361phy_tx_cnt == 1'd1)) begin
            basesoc_ad9361_ad9361phy_tx_data_half_i <= basesoc_ad9361_ad9361phy_tx_data_ia[5:0];
            basesoc_ad9361_ad9361phy_tx_data_half_q <= basesoc_ad9361_ad9361phy_tx_data_qa[5:0];
        end else begin
            if ((basesoc_ad9361_ad9361phy_tx_cnt == 2'd2)) begin
                basesoc_ad9361_ad9361phy_tx_data_half_i <= basesoc_ad9361_ad9361phy_tx_data_ib[11:6];
                basesoc_ad9361_ad9361phy_tx_data_half_q <= basesoc_ad9361_ad9361phy_tx_data_qb[11:6];
            end else begin
                if ((basesoc_ad9361_ad9361phy_tx_cnt == 2'd3)) begin
                    basesoc_ad9361_ad9361phy_tx_data_half_i <= basesoc_ad9361_ad9361phy_tx_data_ib[5:0];
                    basesoc_ad9361_ad9361phy_tx_data_half_q <= basesoc_ad9361_ad9361phy_tx_data_qb[5:0];
                end
            end
        end
    end
end
always @(*) begin
    basesoc_ad9361_ad9361phy_tx_frame <= 1'd0;
    if ((basesoc_ad9361_ad9361phy_mode1 == 1'd1)) begin
        basesoc_ad9361_ad9361phy_tx_frame <= (basesoc_ad9361_ad9361phy_tx_data_valid & (~basesoc_ad9361_ad9361phy_tx_cnt[0]));
    end else begin
        if ((basesoc_ad9361_ad9361phy_mode1 == 1'd0)) begin
            basesoc_ad9361_ad9361phy_tx_frame <= (basesoc_ad9361_ad9361phy_tx_data_valid & (basesoc_ad9361_ad9361phy_tx_cnt < 2'd2));
        end
    end
end
assign basesoc_ad9361_gpio_tx_unpacker_source_valid = basesoc_ad9361_gpio_tx_unpacker_sink_valid;
always @(*) begin
    basesoc_ad9361_gpio_tx_unpacker_sink_ready <= 1'd0;
    basesoc_ad9361_gpio_tx_unpacker_sink_ready <= basesoc_ad9361_scheduler_tx_source_source_ready;
    basesoc_ad9361_gpio_tx_unpacker_sink_ready <= basesoc_ad9361_gpio_tx_unpacker_source_ready;
end
assign basesoc_ad9361_gpio_tx_unpacker_source_first = basesoc_ad9361_gpio_tx_unpacker_sink_first;
assign basesoc_ad9361_gpio_tx_unpacker_source_last = basesoc_ad9361_gpio_tx_unpacker_sink_last;
assign basesoc_ad9361_gpio_tx_unpacker_source_payload_data = basesoc_ad9361_gpio_tx_unpacker_sink_payload_data;
always @(*) begin
    basesoc_ad9361_gpio_tx_unpacker_o1 <= 4'd0;
    basesoc_ad9361_gpio_tx_unpacker_o2 <= 4'd0;
    basesoc_ad9361_gpio_tx_unpacker_oe1 <= 4'd0;
    basesoc_ad9361_gpio_tx_unpacker_oe2 <= 4'd0;
    if (basesoc_ad9361_gpio_tx_unpacker_enable1) begin
        basesoc_ad9361_gpio_tx_unpacker_o1 <= basesoc_ad9361_gpio_tx_unpacker_source_payload_data[15:12];
        basesoc_ad9361_gpio_tx_unpacker_oe1 <= basesoc_ad9361_gpio_tx_unpacker_source_payload_data[31:28];
        basesoc_ad9361_gpio_tx_unpacker_o2 <= basesoc_ad9361_gpio_tx_unpacker_source_payload_data[47:44];
        basesoc_ad9361_gpio_tx_unpacker_oe2 <= basesoc_ad9361_gpio_tx_unpacker_source_payload_data[63:60];
    end
end
assign basesoc_ad9361_gpio_rx_packer_source_valid = basesoc_ad9361_gpio_rx_packer_sink_valid;
assign basesoc_ad9361_gpio_rx_packer_sink_ready = basesoc_ad9361_gpio_rx_packer_source_ready;
assign basesoc_ad9361_gpio_rx_packer_source_first = basesoc_ad9361_gpio_rx_packer_sink_first;
assign basesoc_ad9361_gpio_rx_packer_source_last = basesoc_ad9361_gpio_rx_packer_sink_last;
always @(*) begin
    basesoc_ad9361_gpio_rx_packer_source_payload_data <= 64'd0;
    basesoc_ad9361_gpio_rx_packer_source_payload_data <= basesoc_ad9361_gpio_rx_packer_sink_payload_data;
    if (basesoc_ad9361_gpio_rx_packer_enable1) begin
        basesoc_ad9361_gpio_rx_packer_source_payload_data[15:12] <= basesoc_ad9361_gpio_rx_packer_i1;
        basesoc_ad9361_gpio_rx_packer_source_payload_data[31:28] <= 1'd0;
        basesoc_ad9361_gpio_rx_packer_source_payload_data[47:44] <= basesoc_ad9361_gpio_rx_packer_i2;
        basesoc_ad9361_gpio_rx_packer_source_payload_data[63:60] <= 1'd0;
    end
end
assign from7252_clk = sys_clk;
assign to7252_clk = rfic_clk;
assign basesoc_ad9361_tx_cdc_cd_rst = (sys_rst | rfic_rst);
assign basesoc_ad9361_tx_cdc_cdc_sink_valid = basesoc_ad9361_tx_cdc_sink_sink_valid;
assign basesoc_ad9361_tx_cdc_sink_sink_ready = basesoc_ad9361_tx_cdc_cdc_sink_ready;
assign basesoc_ad9361_tx_cdc_cdc_sink_first = basesoc_ad9361_tx_cdc_sink_sink_first;
assign basesoc_ad9361_tx_cdc_cdc_sink_last = basesoc_ad9361_tx_cdc_sink_sink_last;
assign basesoc_ad9361_tx_cdc_cdc_sink_payload_data = basesoc_ad9361_tx_cdc_sink_sink_payload_data;
assign basesoc_ad9361_tx_cdc_cdc_sink_payload_timestamp = basesoc_ad9361_tx_cdc_sink_sink_payload_timestamp;
always @(*) begin
    basesoc_ad9361_tx_cdc_source_source_valid <= 1'd0;
    basesoc_ad9361_tx_cdc_source_source_valid <= basesoc_ad9361_scheduler_tx_sink_sink_valid;
    basesoc_ad9361_tx_cdc_source_source_valid <= basesoc_ad9361_tx_cdc_cdc_source_valid;
end
assign basesoc_ad9361_tx_cdc_cdc_source_ready = basesoc_ad9361_tx_cdc_source_source_ready;
always @(*) begin
    basesoc_ad9361_tx_cdc_source_source_first <= 1'd0;
    basesoc_ad9361_tx_cdc_source_source_first <= basesoc_ad9361_scheduler_tx_sink_sink_first;
    basesoc_ad9361_tx_cdc_source_source_first <= basesoc_ad9361_tx_cdc_cdc_source_first;
end
always @(*) begin
    basesoc_ad9361_tx_cdc_source_source_last <= 1'd0;
    basesoc_ad9361_tx_cdc_source_source_last <= basesoc_ad9361_scheduler_tx_sink_sink_last;
    basesoc_ad9361_tx_cdc_source_source_last <= basesoc_ad9361_tx_cdc_cdc_source_last;
end
always @(*) begin
    basesoc_ad9361_tx_cdc_source_source_payload_data <= 64'd0;
    basesoc_ad9361_tx_cdc_source_source_payload_data <= basesoc_ad9361_scheduler_tx_sink_sink_payload_data;
    basesoc_ad9361_tx_cdc_source_source_payload_data <= basesoc_ad9361_tx_cdc_cdc_source_payload_data;
end
always @(*) begin
    basesoc_ad9361_tx_cdc_source_source_payload_timestamp <= 64'd0;
    basesoc_ad9361_tx_cdc_source_source_payload_timestamp <= basesoc_ad9361_scheduler_tx_sink_sink_payload_timestamp;
    basesoc_ad9361_tx_cdc_source_source_payload_timestamp <= basesoc_ad9361_tx_cdc_cdc_source_payload_timestamp;
end
assign basesoc_ad9361_tx_cdc_cdc_asyncfifo_din = {basesoc_ad9361_tx_cdc_cdc_fifo_in_last, basesoc_ad9361_tx_cdc_cdc_fifo_in_first, basesoc_ad9361_tx_cdc_cdc_fifo_in_payload_timestamp, basesoc_ad9361_tx_cdc_cdc_fifo_in_payload_data};
assign {basesoc_ad9361_tx_cdc_cdc_fifo_out_last, basesoc_ad9361_tx_cdc_cdc_fifo_out_first, basesoc_ad9361_tx_cdc_cdc_fifo_out_payload_timestamp, basesoc_ad9361_tx_cdc_cdc_fifo_out_payload_data} = basesoc_ad9361_tx_cdc_cdc_asyncfifo_dout;
assign basesoc_ad9361_tx_cdc_cdc_sink_ready = basesoc_ad9361_tx_cdc_cdc_asyncfifo_writable;
assign basesoc_ad9361_tx_cdc_cdc_asyncfifo_we = basesoc_ad9361_tx_cdc_cdc_sink_valid;
assign basesoc_ad9361_tx_cdc_cdc_fifo_in_first = basesoc_ad9361_tx_cdc_cdc_sink_first;
assign basesoc_ad9361_tx_cdc_cdc_fifo_in_last = basesoc_ad9361_tx_cdc_cdc_sink_last;
assign basesoc_ad9361_tx_cdc_cdc_fifo_in_payload_data = basesoc_ad9361_tx_cdc_cdc_sink_payload_data;
assign basesoc_ad9361_tx_cdc_cdc_fifo_in_payload_timestamp = basesoc_ad9361_tx_cdc_cdc_sink_payload_timestamp;
assign basesoc_ad9361_tx_cdc_cdc_source_valid = basesoc_ad9361_tx_cdc_cdc_asyncfifo_readable;
assign basesoc_ad9361_tx_cdc_cdc_source_first = basesoc_ad9361_tx_cdc_cdc_fifo_out_first;
assign basesoc_ad9361_tx_cdc_cdc_source_last = basesoc_ad9361_tx_cdc_cdc_fifo_out_last;
assign basesoc_ad9361_tx_cdc_cdc_source_payload_data = basesoc_ad9361_tx_cdc_cdc_fifo_out_payload_data;
assign basesoc_ad9361_tx_cdc_cdc_source_payload_timestamp = basesoc_ad9361_tx_cdc_cdc_fifo_out_payload_timestamp;
assign basesoc_ad9361_tx_cdc_cdc_asyncfifo_re = basesoc_ad9361_tx_cdc_cdc_source_ready;
assign basesoc_ad9361_tx_cdc_cdc_graycounter0_ce = (basesoc_ad9361_tx_cdc_cdc_asyncfifo_writable & basesoc_ad9361_tx_cdc_cdc_asyncfifo_we);
assign basesoc_ad9361_tx_cdc_cdc_graycounter1_ce = (basesoc_ad9361_tx_cdc_cdc_asyncfifo_readable & basesoc_ad9361_tx_cdc_cdc_asyncfifo_re);
assign basesoc_ad9361_tx_cdc_cdc_asyncfifo_writable = (((basesoc_ad9361_tx_cdc_cdc_graycounter0_q[2] == basesoc_ad9361_tx_cdc_cdc_consume_wdomain[2]) | (basesoc_ad9361_tx_cdc_cdc_graycounter0_q[1] == basesoc_ad9361_tx_cdc_cdc_consume_wdomain[1])) | (basesoc_ad9361_tx_cdc_cdc_graycounter0_q[0] != basesoc_ad9361_tx_cdc_cdc_consume_wdomain[0]));
assign basesoc_ad9361_tx_cdc_cdc_asyncfifo_readable = (basesoc_ad9361_tx_cdc_cdc_graycounter1_q != basesoc_ad9361_tx_cdc_cdc_produce_rdomain);
assign basesoc_ad9361_tx_cdc_cdc_wrport_adr = basesoc_ad9361_tx_cdc_cdc_graycounter0_q_binary[1:0];
assign basesoc_ad9361_tx_cdc_cdc_wrport_dat_w = basesoc_ad9361_tx_cdc_cdc_asyncfifo_din;
assign basesoc_ad9361_tx_cdc_cdc_wrport_we = basesoc_ad9361_tx_cdc_cdc_graycounter0_ce;
assign basesoc_ad9361_tx_cdc_cdc_rdport_adr = basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary[1:0];
assign basesoc_ad9361_tx_cdc_cdc_asyncfifo_dout = basesoc_ad9361_tx_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (basesoc_ad9361_tx_cdc_cdc_graycounter0_ce) begin
        basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next_binary <= (basesoc_ad9361_tx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next_binary <= basesoc_ad9361_tx_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next = (basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next_binary ^ basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (basesoc_ad9361_tx_cdc_cdc_graycounter1_ce) begin
        basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary <= (basesoc_ad9361_tx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary <= basesoc_ad9361_tx_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next = (basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary ^ basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign from7415_clk = rfic_clk;
assign to7415_clk = sys_clk;
assign basesoc_ad9361_rx_cdc_cd_rst = (rfic_rst | sys_rst);
assign basesoc_ad9361_rx_cdc_cdc_sink_valid = basesoc_ad9361_rx_cdc_sink_sink_valid;
assign basesoc_ad9361_rx_cdc_sink_sink_ready = basesoc_ad9361_rx_cdc_cdc_sink_ready;
assign basesoc_ad9361_rx_cdc_cdc_sink_first = basesoc_ad9361_rx_cdc_sink_sink_first;
assign basesoc_ad9361_rx_cdc_cdc_sink_last = basesoc_ad9361_rx_cdc_sink_sink_last;
assign basesoc_ad9361_rx_cdc_cdc_sink_payload_data = basesoc_ad9361_rx_cdc_sink_sink_payload_data;
assign basesoc_ad9361_rx_cdc_source_source_valid = basesoc_ad9361_rx_cdc_cdc_source_valid;
assign basesoc_ad9361_rx_cdc_cdc_source_ready = basesoc_ad9361_rx_cdc_source_source_ready;
assign basesoc_ad9361_rx_cdc_source_source_first = basesoc_ad9361_rx_cdc_cdc_source_first;
assign basesoc_ad9361_rx_cdc_source_source_last = basesoc_ad9361_rx_cdc_cdc_source_last;
assign basesoc_ad9361_rx_cdc_source_source_payload_data = basesoc_ad9361_rx_cdc_cdc_source_payload_data;
assign basesoc_ad9361_rx_cdc_cdc_asyncfifo_din = {basesoc_ad9361_rx_cdc_cdc_fifo_in_last, basesoc_ad9361_rx_cdc_cdc_fifo_in_first, basesoc_ad9361_rx_cdc_cdc_fifo_in_payload_data};
assign {basesoc_ad9361_rx_cdc_cdc_fifo_out_last, basesoc_ad9361_rx_cdc_cdc_fifo_out_first, basesoc_ad9361_rx_cdc_cdc_fifo_out_payload_data} = basesoc_ad9361_rx_cdc_cdc_asyncfifo_dout;
assign basesoc_ad9361_rx_cdc_cdc_sink_ready = basesoc_ad9361_rx_cdc_cdc_asyncfifo_writable;
assign basesoc_ad9361_rx_cdc_cdc_asyncfifo_we = basesoc_ad9361_rx_cdc_cdc_sink_valid;
assign basesoc_ad9361_rx_cdc_cdc_fifo_in_first = basesoc_ad9361_rx_cdc_cdc_sink_first;
assign basesoc_ad9361_rx_cdc_cdc_fifo_in_last = basesoc_ad9361_rx_cdc_cdc_sink_last;
assign basesoc_ad9361_rx_cdc_cdc_fifo_in_payload_data = basesoc_ad9361_rx_cdc_cdc_sink_payload_data;
assign basesoc_ad9361_rx_cdc_cdc_source_valid = basesoc_ad9361_rx_cdc_cdc_asyncfifo_readable;
assign basesoc_ad9361_rx_cdc_cdc_source_first = basesoc_ad9361_rx_cdc_cdc_fifo_out_first;
assign basesoc_ad9361_rx_cdc_cdc_source_last = basesoc_ad9361_rx_cdc_cdc_fifo_out_last;
assign basesoc_ad9361_rx_cdc_cdc_source_payload_data = basesoc_ad9361_rx_cdc_cdc_fifo_out_payload_data;
assign basesoc_ad9361_rx_cdc_cdc_asyncfifo_re = basesoc_ad9361_rx_cdc_cdc_source_ready;
assign basesoc_ad9361_rx_cdc_cdc_graycounter0_ce = (basesoc_ad9361_rx_cdc_cdc_asyncfifo_writable & basesoc_ad9361_rx_cdc_cdc_asyncfifo_we);
assign basesoc_ad9361_rx_cdc_cdc_graycounter1_ce = (basesoc_ad9361_rx_cdc_cdc_asyncfifo_readable & basesoc_ad9361_rx_cdc_cdc_asyncfifo_re);
assign basesoc_ad9361_rx_cdc_cdc_asyncfifo_writable = (((basesoc_ad9361_rx_cdc_cdc_graycounter0_q[2] == basesoc_ad9361_rx_cdc_cdc_consume_wdomain[2]) | (basesoc_ad9361_rx_cdc_cdc_graycounter0_q[1] == basesoc_ad9361_rx_cdc_cdc_consume_wdomain[1])) | (basesoc_ad9361_rx_cdc_cdc_graycounter0_q[0] != basesoc_ad9361_rx_cdc_cdc_consume_wdomain[0]));
assign basesoc_ad9361_rx_cdc_cdc_asyncfifo_readable = (basesoc_ad9361_rx_cdc_cdc_graycounter1_q != basesoc_ad9361_rx_cdc_cdc_produce_rdomain);
assign basesoc_ad9361_rx_cdc_cdc_wrport_adr = basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary[1:0];
assign basesoc_ad9361_rx_cdc_cdc_wrport_dat_w = basesoc_ad9361_rx_cdc_cdc_asyncfifo_din;
assign basesoc_ad9361_rx_cdc_cdc_wrport_we = basesoc_ad9361_rx_cdc_cdc_graycounter0_ce;
assign basesoc_ad9361_rx_cdc_cdc_rdport_adr = basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary[1:0];
assign basesoc_ad9361_rx_cdc_cdc_asyncfifo_dout = basesoc_ad9361_rx_cdc_cdc_rdport_dat_r;
always @(*) begin
    basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary <= 3'd0;
    if (basesoc_ad9361_rx_cdc_cdc_graycounter0_ce) begin
        basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary <= (basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary + 1'd1);
    end else begin
        basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary <= basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary;
    end
end
assign basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next = (basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary ^ basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary[2:1]);
always @(*) begin
    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary <= 3'd0;
    if (basesoc_ad9361_rx_cdc_cdc_graycounter1_ce) begin
        basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary <= (basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary + 1'd1);
    end else begin
        basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary <= basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary;
    end
end
assign basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next = (basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary ^ basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary[2:1]);
assign basesoc_ad9361_tx_buffer_pipe_valid_sink_ready = ((~basesoc_ad9361_tx_buffer_pipe_valid_source_valid) | basesoc_ad9361_tx_buffer_pipe_valid_source_ready);
assign basesoc_ad9361_tx_buffer_pipe_valid_sink_valid = basesoc_ad9361_tx_buffer_sink_sink_valid;
assign basesoc_ad9361_tx_buffer_sink_sink_ready = basesoc_ad9361_tx_buffer_pipe_valid_sink_ready;
assign basesoc_ad9361_tx_buffer_pipe_valid_sink_first = basesoc_ad9361_tx_buffer_sink_sink_first;
assign basesoc_ad9361_tx_buffer_pipe_valid_sink_last = basesoc_ad9361_tx_buffer_sink_sink_last;
assign basesoc_ad9361_tx_buffer_pipe_valid_sink_payload_data = basesoc_ad9361_tx_buffer_sink_sink_payload_data;
assign basesoc_ad9361_tx_buffer_pipe_valid_sink_payload_timestamp = basesoc_ad9361_tx_buffer_sink_sink_payload_timestamp;
assign basesoc_ad9361_tx_buffer_source_source_valid = basesoc_ad9361_tx_buffer_pipe_valid_source_valid;
assign basesoc_ad9361_tx_buffer_pipe_valid_source_ready = basesoc_ad9361_tx_buffer_source_source_ready;
assign basesoc_ad9361_tx_buffer_source_source_first = basesoc_ad9361_tx_buffer_pipe_valid_source_first;
assign basesoc_ad9361_tx_buffer_source_source_last = basesoc_ad9361_tx_buffer_pipe_valid_source_last;
assign basesoc_ad9361_tx_buffer_source_source_payload_data = basesoc_ad9361_tx_buffer_pipe_valid_source_payload_data;
assign basesoc_ad9361_tx_buffer_source_source_payload_timestamp = basesoc_ad9361_tx_buffer_pipe_valid_source_payload_timestamp;
assign basesoc_ad9361_rx_buffer_pipe_valid_sink_ready = ((~basesoc_ad9361_rx_buffer_pipe_valid_source_valid) | basesoc_ad9361_rx_buffer_pipe_valid_source_ready);
assign basesoc_ad9361_rx_buffer_pipe_valid_sink_valid = basesoc_ad9361_rx_buffer_sink_sink_valid;
assign basesoc_ad9361_rx_buffer_sink_sink_ready = basesoc_ad9361_rx_buffer_pipe_valid_sink_ready;
assign basesoc_ad9361_rx_buffer_pipe_valid_sink_first = basesoc_ad9361_rx_buffer_sink_sink_first;
assign basesoc_ad9361_rx_buffer_pipe_valid_sink_last = basesoc_ad9361_rx_buffer_sink_sink_last;
assign basesoc_ad9361_rx_buffer_pipe_valid_sink_payload_data = basesoc_ad9361_rx_buffer_sink_sink_payload_data;
assign basesoc_ad9361_rx_buffer_source_source_valid = basesoc_ad9361_rx_buffer_pipe_valid_source_valid;
assign basesoc_ad9361_rx_buffer_pipe_valid_source_ready = basesoc_ad9361_rx_buffer_source_source_ready;
assign basesoc_ad9361_rx_buffer_source_source_first = basesoc_ad9361_rx_buffer_pipe_valid_source_first;
assign basesoc_ad9361_rx_buffer_source_source_last = basesoc_ad9361_rx_buffer_pipe_valid_source_last;
assign basesoc_ad9361_rx_buffer_source_source_payload_data = basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data;
always @(*) begin
    basesoc_ad9361_tx_bitmode_converter_sink_first <= 1'd0;
    basesoc_ad9361_tx_bitmode_converter_sink_last <= 1'd0;
    basesoc_ad9361_tx_bitmode_converter_sink_payload_data <= 64'd0;
    basesoc_ad9361_tx_bitmode_converter_sink_valid <= 1'd0;
    basesoc_ad9361_tx_bitmode_sink_ready <= 1'd0;
    basesoc_ad9361_tx_bitmode_source_first <= 1'd0;
    basesoc_ad9361_tx_bitmode_source_last <= 1'd0;
    basesoc_ad9361_tx_bitmode_source_payload_data <= 64'd0;
    basesoc_ad9361_tx_bitmode_source_payload_timestamp <= 64'd0;
    basesoc_ad9361_tx_bitmode_source_source_ready <= 1'd0;
    basesoc_ad9361_tx_bitmode_source_valid <= 1'd0;
    if ((basesoc_ad9361_tx_bitmode_mode == 1'd0)) begin
        basesoc_ad9361_tx_bitmode_source_valid <= basesoc_ad9361_tx_bitmode_sink_valid;
        basesoc_ad9361_tx_bitmode_sink_ready <= basesoc_ad9361_tx_bitmode_source_ready;
        basesoc_ad9361_tx_bitmode_source_first <= basesoc_ad9361_tx_bitmode_sink_first;
        basesoc_ad9361_tx_bitmode_source_last <= basesoc_ad9361_tx_bitmode_sink_last;
        basesoc_ad9361_tx_bitmode_source_payload_data <= basesoc_ad9361_tx_bitmode_sink_payload_data;
        basesoc_ad9361_tx_bitmode_source_payload_timestamp <= basesoc_ad9361_tx_bitmode_sink_payload_timestamp;
    end
    if ((basesoc_ad9361_tx_bitmode_mode == 1'd1)) begin
        basesoc_ad9361_tx_bitmode_converter_sink_valid <= basesoc_ad9361_tx_bitmode_sink_valid;
        basesoc_ad9361_tx_bitmode_sink_ready <= basesoc_ad9361_tx_bitmode_converter_sink_ready;
        basesoc_ad9361_tx_bitmode_converter_sink_first <= basesoc_ad9361_tx_bitmode_sink_first;
        basesoc_ad9361_tx_bitmode_converter_sink_last <= basesoc_ad9361_tx_bitmode_sink_last;
        basesoc_ad9361_tx_bitmode_converter_sink_payload_data <= basesoc_ad9361_tx_bitmode_sink_payload_data;
        basesoc_ad9361_tx_bitmode_source_valid <= basesoc_ad9361_tx_bitmode_source_source_valid;
        basesoc_ad9361_tx_bitmode_source_source_ready <= basesoc_ad9361_tx_bitmode_source_ready;
        basesoc_ad9361_tx_bitmode_source_first <= basesoc_ad9361_tx_bitmode_source_source_first;
        basesoc_ad9361_tx_bitmode_source_last <= basesoc_ad9361_tx_bitmode_source_source_last;
        basesoc_ad9361_tx_bitmode_source_payload_data[15:4] <= {{4{basesoc_ad9361_tx_bitmode_source_source_payload_data[7]}}, basesoc_ad9361_tx_bitmode_source_source_payload_data[7:0]};
        basesoc_ad9361_tx_bitmode_source_payload_data[31:20] <= {{4{basesoc_ad9361_tx_bitmode_source_source_payload_data[15]}}, basesoc_ad9361_tx_bitmode_source_source_payload_data[15:8]};
        basesoc_ad9361_tx_bitmode_source_payload_data[47:36] <= {{4{basesoc_ad9361_tx_bitmode_source_source_payload_data[23]}}, basesoc_ad9361_tx_bitmode_source_source_payload_data[23:16]};
        basesoc_ad9361_tx_bitmode_source_payload_data[63:52] <= {{4{basesoc_ad9361_tx_bitmode_source_source_payload_data[31]}}, basesoc_ad9361_tx_bitmode_source_source_payload_data[31:24]};
    end
end
assign basesoc_ad9361_tx_bitmode_source_source_valid = basesoc_ad9361_tx_bitmode_converter_source_valid;
assign basesoc_ad9361_tx_bitmode_converter_source_ready = basesoc_ad9361_tx_bitmode_source_source_ready;
assign basesoc_ad9361_tx_bitmode_source_source_first = basesoc_ad9361_tx_bitmode_converter_source_first;
assign basesoc_ad9361_tx_bitmode_source_source_last = basesoc_ad9361_tx_bitmode_converter_source_last;
assign basesoc_ad9361_tx_bitmode_source_source_payload_data = basesoc_ad9361_tx_bitmode_converter_source_payload_data;
assign basesoc_ad9361_tx_bitmode_converter_first = (basesoc_ad9361_tx_bitmode_converter_mux == 1'd0);
assign basesoc_ad9361_tx_bitmode_converter_last = (basesoc_ad9361_tx_bitmode_converter_mux == 1'd1);
assign basesoc_ad9361_tx_bitmode_converter_source_valid = basesoc_ad9361_tx_bitmode_converter_sink_valid;
assign basesoc_ad9361_tx_bitmode_converter_source_first = (basesoc_ad9361_tx_bitmode_converter_sink_first & basesoc_ad9361_tx_bitmode_converter_first);
assign basesoc_ad9361_tx_bitmode_converter_source_last = (basesoc_ad9361_tx_bitmode_converter_sink_last & basesoc_ad9361_tx_bitmode_converter_last);
assign basesoc_ad9361_tx_bitmode_converter_sink_ready = (basesoc_ad9361_tx_bitmode_converter_last & basesoc_ad9361_tx_bitmode_converter_source_ready);
always @(*) begin
    basesoc_ad9361_tx_bitmode_converter_source_payload_data <= 32'd0;
    case (basesoc_ad9361_tx_bitmode_converter_mux)
        1'd0: begin
            basesoc_ad9361_tx_bitmode_converter_source_payload_data <= basesoc_ad9361_tx_bitmode_converter_sink_payload_data[31:0];
        end
        default: begin
            basesoc_ad9361_tx_bitmode_converter_source_payload_data <= basesoc_ad9361_tx_bitmode_converter_sink_payload_data[63:32];
        end
    endcase
end
assign basesoc_ad9361_tx_bitmode_converter_source_payload_valid_token_count = basesoc_ad9361_tx_bitmode_converter_last;
always @(*) begin
    basesoc_ad9361_rx_bitmode_converter_sink_first <= 1'd0;
    basesoc_ad9361_rx_bitmode_converter_sink_last <= 1'd0;
    basesoc_ad9361_rx_bitmode_converter_sink_payload_data <= 32'd0;
    basesoc_ad9361_rx_bitmode_converter_sink_valid <= 1'd0;
    basesoc_ad9361_rx_bitmode_sink_ready <= 1'd0;
    basesoc_ad9361_rx_bitmode_source_first <= 1'd0;
    basesoc_ad9361_rx_bitmode_source_last <= 1'd0;
    basesoc_ad9361_rx_bitmode_source_payload_data <= 64'd0;
    basesoc_ad9361_rx_bitmode_source_source_ready <= 1'd0;
    basesoc_ad9361_rx_bitmode_source_valid <= 1'd0;
    if ((basesoc_ad9361_rx_bitmode_mode == 1'd0)) begin
        basesoc_ad9361_rx_bitmode_source_valid <= basesoc_ad9361_rx_bitmode_sink_valid;
        basesoc_ad9361_rx_bitmode_sink_ready <= basesoc_ad9361_rx_bitmode_source_ready;
        basesoc_ad9361_rx_bitmode_source_first <= basesoc_ad9361_rx_bitmode_sink_first;
        basesoc_ad9361_rx_bitmode_source_last <= basesoc_ad9361_rx_bitmode_sink_last;
        basesoc_ad9361_rx_bitmode_source_payload_data <= basesoc_ad9361_rx_bitmode_sink_payload_data;
    end
    if ((basesoc_ad9361_rx_bitmode_mode == 1'd1)) begin
        basesoc_ad9361_rx_bitmode_converter_sink_valid <= basesoc_ad9361_rx_bitmode_sink_valid;
        basesoc_ad9361_rx_bitmode_sink_ready <= basesoc_ad9361_rx_bitmode_converter_sink_ready;
        basesoc_ad9361_rx_bitmode_converter_sink_first <= basesoc_ad9361_rx_bitmode_sink_first;
        basesoc_ad9361_rx_bitmode_converter_sink_last <= basesoc_ad9361_rx_bitmode_sink_last;
        basesoc_ad9361_rx_bitmode_converter_sink_payload_data[7:0] <= basesoc_ad9361_rx_bitmode_sink_payload_data[15:4];
        basesoc_ad9361_rx_bitmode_converter_sink_payload_data[15:8] <= basesoc_ad9361_rx_bitmode_sink_payload_data[31:20];
        basesoc_ad9361_rx_bitmode_converter_sink_payload_data[23:16] <= basesoc_ad9361_rx_bitmode_sink_payload_data[47:36];
        basesoc_ad9361_rx_bitmode_converter_sink_payload_data[31:24] <= basesoc_ad9361_rx_bitmode_sink_payload_data[63:52];
        basesoc_ad9361_rx_bitmode_source_valid <= basesoc_ad9361_rx_bitmode_source_source_valid;
        basesoc_ad9361_rx_bitmode_source_source_ready <= basesoc_ad9361_rx_bitmode_source_ready;
        basesoc_ad9361_rx_bitmode_source_first <= basesoc_ad9361_rx_bitmode_source_source_first;
        basesoc_ad9361_rx_bitmode_source_last <= basesoc_ad9361_rx_bitmode_source_source_last;
        basesoc_ad9361_rx_bitmode_source_payload_data <= basesoc_ad9361_rx_bitmode_source_source_payload_data;
    end
end
assign basesoc_ad9361_rx_bitmode_source_source_valid = basesoc_ad9361_rx_bitmode_converter_source_valid;
assign basesoc_ad9361_rx_bitmode_converter_source_ready = basesoc_ad9361_rx_bitmode_source_source_ready;
assign basesoc_ad9361_rx_bitmode_source_source_first = basesoc_ad9361_rx_bitmode_converter_source_first;
assign basesoc_ad9361_rx_bitmode_source_source_last = basesoc_ad9361_rx_bitmode_converter_source_last;
assign basesoc_ad9361_rx_bitmode_source_source_payload_data = basesoc_ad9361_rx_bitmode_converter_source_payload_data;
assign basesoc_ad9361_rx_bitmode_converter_sink_ready = ((~basesoc_ad9361_rx_bitmode_converter_strobe_all) | basesoc_ad9361_rx_bitmode_converter_source_ready);
assign basesoc_ad9361_rx_bitmode_converter_source_valid = basesoc_ad9361_rx_bitmode_converter_strobe_all;
assign basesoc_ad9361_rx_bitmode_converter_load_part = (basesoc_ad9361_rx_bitmode_converter_sink_valid & basesoc_ad9361_rx_bitmode_converter_sink_ready);
assign basesoc_ad9361_tx_buffer_sink_sink_valid = basesoc_ad9361_sink_sink_valid;
assign basesoc_ad9361_sink_sink_ready = basesoc_ad9361_tx_buffer_sink_sink_ready;
assign basesoc_ad9361_tx_buffer_sink_sink_first = basesoc_ad9361_sink_sink_first;
assign basesoc_ad9361_tx_buffer_sink_sink_last = basesoc_ad9361_sink_sink_last;
assign basesoc_ad9361_tx_buffer_sink_sink_payload_data = basesoc_ad9361_sink_sink_payload_data;
assign basesoc_ad9361_tx_buffer_sink_sink_payload_timestamp = basesoc_ad9361_sink_sink_payload_timestamp;
assign basesoc_ad9361_tx_bitmode_sink_valid = basesoc_ad9361_tx_buffer_source_source_valid;
assign basesoc_ad9361_tx_buffer_source_source_ready = basesoc_ad9361_tx_bitmode_sink_ready;
assign basesoc_ad9361_tx_bitmode_sink_first = basesoc_ad9361_tx_buffer_source_source_first;
assign basesoc_ad9361_tx_bitmode_sink_last = basesoc_ad9361_tx_buffer_source_source_last;
assign basesoc_ad9361_tx_bitmode_sink_payload_data = basesoc_ad9361_tx_buffer_source_source_payload_data;
assign basesoc_ad9361_tx_bitmode_sink_payload_timestamp = basesoc_ad9361_tx_buffer_source_source_payload_timestamp;
assign basesoc_ad9361_tx_cdc_sink_sink_valid = basesoc_ad9361_tx_bitmode_source_valid;
assign basesoc_ad9361_tx_bitmode_source_ready = basesoc_ad9361_tx_cdc_sink_sink_ready;
assign basesoc_ad9361_tx_cdc_sink_sink_first = basesoc_ad9361_tx_bitmode_source_first;
assign basesoc_ad9361_tx_cdc_sink_sink_last = basesoc_ad9361_tx_bitmode_source_last;
assign basesoc_ad9361_tx_cdc_sink_sink_payload_data = basesoc_ad9361_tx_bitmode_source_payload_data;
assign basesoc_ad9361_tx_cdc_sink_sink_payload_timestamp = basesoc_ad9361_tx_bitmode_source_payload_timestamp;
assign basesoc_ad9361_scheduler_tx_level = basesoc_ad9361_scheduler_tx_data_fifo_level;
assign basesoc_ad9361_scheduler_tx_full0 = (basesoc_ad9361_scheduler_tx_data_fifo_level == 13'd8176);
assign basesoc_ad9361_scheduler_tx_almost_full0 = (basesoc_ad9361_scheduler_tx_data_fifo_level >= 13'd7154);
assign basesoc_ad9361_scheduler_tx_empty0 = (basesoc_ad9361_scheduler_tx_data_fifo_level == 1'd0);
assign basesoc_ad9361_scheduler_tx_almost_empty0 = (basesoc_ad9361_scheduler_tx_data_fifo_level <= 10'd1022);
assign basesoc_ad9361_scheduler_tx_sink_sink_valid = basesoc_ad9361_scheduler_tx_data_fifo_sink_valid;
assign basesoc_ad9361_scheduler_tx_sink_sink_first = basesoc_ad9361_scheduler_tx_data_fifo_sink_first;
assign basesoc_ad9361_scheduler_tx_sink_sink_last = basesoc_ad9361_scheduler_tx_data_fifo_sink_last;
assign basesoc_ad9361_scheduler_tx_sink_sink_payload_data = basesoc_ad9361_scheduler_tx_data_fifo_sink_payload_data;
assign basesoc_ad9361_scheduler_tx_sink_sink_payload_timestamp = basesoc_ad9361_scheduler_tx_data_fifo_sink_payload_timestamp;
always @(*) begin
    basesoc_ad9361_scheduler_tx_source_source_payload_data <= 64'd0;
    basesoc_ad9361_scheduler_tx_source_source_payload_data <= basesoc_ad9361_gpio_tx_unpacker_sink_payload_data;
    basesoc_ad9361_scheduler_tx_source_source_payload_data <= basesoc_ad9361_scheduler_tx_data_fifo_source_payload_data;
end
always @(*) begin
    basesoc_ad9361_scheduler_tx_source_source_first <= 1'd0;
    basesoc_ad9361_scheduler_tx_source_source_first <= basesoc_ad9361_gpio_tx_unpacker_sink_first;
    basesoc_ad9361_scheduler_tx_source_source_first <= basesoc_ad9361_scheduler_tx_data_fifo_source_first;
end
always @(*) begin
    basesoc_ad9361_scheduler_tx_source_source_last <= 1'd0;
    basesoc_ad9361_scheduler_tx_source_source_last <= basesoc_ad9361_gpio_tx_unpacker_sink_last;
    basesoc_ad9361_scheduler_tx_source_source_last <= basesoc_ad9361_scheduler_tx_data_fifo_source_last;
end
assign basesoc_ad9361_scheduler_tx_manual_now_sig = basesoc_ad9361_scheduler_tx_manual_now_storage;
always @(*) begin
    basesoc_ad9361_scheduler_tx_now <= 64'd0;
    basesoc_ad9361_scheduler_tx_now <= basesoc_ad9361_rfic_time;
    if (basesoc_ad9361_scheduler_tx_use_manual) begin
        basesoc_ad9361_scheduler_tx_now <= basesoc_ad9361_scheduler_tx_manual_now_sig;
    end
end
assign basesoc_ad9361_scheduler_tx_fifo_level_status = basesoc_ad9361_scheduler_tx_data_fifo_level;
assign basesoc_ad9361_scheduler_tx_full1 = basesoc_ad9361_scheduler_tx_full0;
assign basesoc_ad9361_scheduler_tx_empty1 = basesoc_ad9361_scheduler_tx_empty0;
assign basesoc_ad9361_scheduler_tx_almost_full1 = basesoc_ad9361_scheduler_tx_almost_full0;
assign basesoc_ad9361_scheduler_tx_almost_empty1 = basesoc_ad9361_scheduler_tx_almost_empty0;
assign basesoc_ad9361_scheduler_tx_current_ts_status = basesoc_ad9361_scheduler_tx_data_fifo_source_payload_timestamp;
assign basesoc_ad9361_scheduler_tx_now_status = basesoc_ad9361_scheduler_tx_now;
assign basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_din = {basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_last, basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_first, basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_payload_timestamp, basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_payload_data};
assign {basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_last, basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_first, basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_payload_timestamp, basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_payload_data} = basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_dout;
always @(*) begin
    basesoc_ad9361_scheduler_tx_data_fifo_sink_ready <= 1'd0;
    basesoc_ad9361_scheduler_tx_data_fifo_sink_ready <= basesoc_ad9361_scheduler_tx_sink_sink_ready;
    basesoc_ad9361_scheduler_tx_data_fifo_sink_ready <= basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_writable;
end
assign basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_we = basesoc_ad9361_scheduler_tx_data_fifo_sink_valid;
assign basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_first = basesoc_ad9361_scheduler_tx_data_fifo_sink_first;
assign basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_last = basesoc_ad9361_scheduler_tx_data_fifo_sink_last;
assign basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_payload_data = basesoc_ad9361_scheduler_tx_data_fifo_sink_payload_data;
assign basesoc_ad9361_scheduler_tx_data_fifo_fifo_in_payload_timestamp = basesoc_ad9361_scheduler_tx_data_fifo_sink_payload_timestamp;
assign basesoc_ad9361_scheduler_tx_data_fifo_source_valid = basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_readable;
assign basesoc_ad9361_scheduler_tx_data_fifo_source_first = basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_first;
assign basesoc_ad9361_scheduler_tx_data_fifo_source_last = basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_last;
assign basesoc_ad9361_scheduler_tx_data_fifo_source_payload_data = basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_payload_data;
assign basesoc_ad9361_scheduler_tx_data_fifo_source_payload_timestamp = basesoc_ad9361_scheduler_tx_data_fifo_fifo_out_payload_timestamp;
assign basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_re = basesoc_ad9361_scheduler_tx_data_fifo_source_ready;
always @(*) begin
    basesoc_ad9361_scheduler_tx_data_fifo_wrport_adr <= 13'd0;
    if (basesoc_ad9361_scheduler_tx_data_fifo_replace) begin
        basesoc_ad9361_scheduler_tx_data_fifo_wrport_adr <= (basesoc_ad9361_scheduler_tx_data_fifo_produce - 1'd1);
    end else begin
        basesoc_ad9361_scheduler_tx_data_fifo_wrport_adr <= basesoc_ad9361_scheduler_tx_data_fifo_produce;
    end
end
assign basesoc_ad9361_scheduler_tx_data_fifo_wrport_dat_w = basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_din;
assign basesoc_ad9361_scheduler_tx_data_fifo_wrport_we = (basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_we & (basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_writable | basesoc_ad9361_scheduler_tx_data_fifo_replace));
assign basesoc_ad9361_scheduler_tx_data_fifo_do_read = (basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_readable & basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_re);
assign basesoc_ad9361_scheduler_tx_data_fifo_rdport_adr = basesoc_ad9361_scheduler_tx_data_fifo_consume;
assign basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_dout = basesoc_ad9361_scheduler_tx_data_fifo_rdport_dat_r;
assign basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_writable = (basesoc_ad9361_scheduler_tx_data_fifo_level != 13'd8176);
assign basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_readable = (basesoc_ad9361_scheduler_tx_data_fifo_level != 1'd0);
always @(*) begin
    basesoc_ad9361_scheduler_tx_data_fifo_source_ready <= 1'd0;
    basesoc_ad9361_scheduler_tx_source_source_valid <= 1'd0;
    scheduler_next_state <= 2'd0;
    basesoc_ad9361_scheduler_tx_data_fifo_source_ready <= 1'd0;
    scheduler_next_state <= scheduler_state;
    case (scheduler_state)
        1'd1: begin
            basesoc_ad9361_scheduler_tx_source_source_valid <= 1'd0;
            if (((basesoc_ad9361_scheduler_tx_data_fifo_source_payload_timestamp <= basesoc_ad9361_scheduler_tx_now) & basesoc_ad9361_scheduler_tx_data_fifo_source_valid)) begin
                scheduler_next_state <= 2'd2;
            end
        end
        2'd2: begin
            basesoc_ad9361_scheduler_tx_source_source_valid <= (basesoc_ad9361_scheduler_tx_data_fifo_source_valid & (basesoc_ad9361_scheduler_tx_data_fifo_source_payload_timestamp <= basesoc_ad9361_scheduler_tx_now));
            basesoc_ad9361_scheduler_tx_data_fifo_source_ready <= (basesoc_ad9361_scheduler_tx_source_source_ready & (basesoc_ad9361_scheduler_tx_data_fifo_source_payload_timestamp <= basesoc_ad9361_scheduler_tx_now));
            if (((basesoc_ad9361_scheduler_tx_data_fifo_source_payload_timestamp > basesoc_ad9361_scheduler_tx_now) | (~basesoc_ad9361_scheduler_tx_data_fifo_source_valid))) begin
                scheduler_next_state <= 1'd1;
            end
        end
        default: begin
            scheduler_next_state <= 1'd1;
        end
    endcase
end
assign basesoc_ad9361_rx_cdc_sink_sink_valid = basesoc_ad9361_gpio_rx_packer_source_valid;
assign basesoc_ad9361_gpio_rx_packer_source_ready = basesoc_ad9361_rx_cdc_sink_sink_ready;
assign basesoc_ad9361_rx_cdc_sink_sink_first = basesoc_ad9361_gpio_rx_packer_source_first;
assign basesoc_ad9361_rx_cdc_sink_sink_last = basesoc_ad9361_gpio_rx_packer_source_last;
assign basesoc_ad9361_rx_cdc_sink_sink_payload_data = basesoc_ad9361_gpio_rx_packer_source_payload_data;
assign basesoc_ad9361_rx_bitmode_sink_valid = basesoc_ad9361_rx_cdc_source_source_valid;
assign basesoc_ad9361_rx_cdc_source_source_ready = basesoc_ad9361_rx_bitmode_sink_ready;
assign basesoc_ad9361_rx_bitmode_sink_first = basesoc_ad9361_rx_cdc_source_source_first;
assign basesoc_ad9361_rx_bitmode_sink_last = basesoc_ad9361_rx_cdc_source_source_last;
assign basesoc_ad9361_rx_bitmode_sink_payload_data = basesoc_ad9361_rx_cdc_source_source_payload_data;
assign basesoc_ad9361_rx_buffer_sink_sink_valid = basesoc_ad9361_rx_bitmode_source_valid;
assign basesoc_ad9361_rx_bitmode_source_ready = basesoc_ad9361_rx_buffer_sink_sink_ready;
assign basesoc_ad9361_rx_buffer_sink_sink_first = basesoc_ad9361_rx_bitmode_source_first;
assign basesoc_ad9361_rx_buffer_sink_sink_last = basesoc_ad9361_rx_bitmode_source_last;
assign basesoc_ad9361_rx_buffer_sink_sink_payload_data = basesoc_ad9361_rx_bitmode_source_payload_data;
assign basesoc_ad9361_source_source_valid = basesoc_ad9361_rx_buffer_source_source_valid;
assign basesoc_ad9361_rx_buffer_source_source_ready = basesoc_ad9361_source_source_ready;
assign basesoc_ad9361_source_source_first = basesoc_ad9361_rx_buffer_source_source_first;
assign basesoc_ad9361_source_source_last = basesoc_ad9361_rx_buffer_source_source_last;
assign basesoc_ad9361_source_source_payload_data = basesoc_ad9361_rx_buffer_source_source_payload_data;
assign basesoc_ad9361rfic_o = basesoc_ad9361rfic_data;
assign basesoc_ad9361rfic_ad9361prbschecker0_ce1 = basesoc_ad9361rfic_ad9361prbschecker0_ce0;
assign basesoc_ad9361rfic_ad9361prbschecker0_reset = basesoc_ad9361rfic_ad9361prbschecker0_error;
always @(*) begin
    basesoc_ad9361rfic_ad9361prbschecker0_error <= 1'd0;
    if (basesoc_ad9361rfic_ad9361prbschecker0_ce0) begin
        basesoc_ad9361rfic_ad9361prbschecker0_error <= (basesoc_ad9361rfic_ad9361prbschecker0_i != basesoc_ad9361rfic_ad9361prbschecker0_o[11:0]);
    end
end
assign basesoc_ad9361rfic_ad9361prbschecker0_wait = (~basesoc_ad9361rfic_ad9361prbschecker0_error);
assign basesoc_ad9361rfic_ad9361prbschecker0_synced = basesoc_ad9361rfic_ad9361prbschecker0_done;
assign basesoc_ad9361rfic_ad9361prbschecker0_o = basesoc_ad9361rfic_ad9361prbschecker0_data;
assign basesoc_ad9361rfic_ad9361prbschecker0_done = (basesoc_ad9361rfic_ad9361prbschecker0_count == 1'd0);
assign basesoc_ad9361rfic_ad9361prbschecker1_ce1 = basesoc_ad9361rfic_ad9361prbschecker1_ce0;
assign basesoc_ad9361rfic_ad9361prbschecker1_reset = basesoc_ad9361rfic_ad9361prbschecker1_error;
always @(*) begin
    basesoc_ad9361rfic_ad9361prbschecker1_error <= 1'd0;
    if (basesoc_ad9361rfic_ad9361prbschecker1_ce0) begin
        basesoc_ad9361rfic_ad9361prbschecker1_error <= (basesoc_ad9361rfic_ad9361prbschecker1_i != basesoc_ad9361rfic_ad9361prbschecker1_o[11:0]);
    end
end
assign basesoc_ad9361rfic_ad9361prbschecker1_wait = (~basesoc_ad9361rfic_ad9361prbschecker1_error);
assign basesoc_ad9361rfic_ad9361prbschecker1_synced = basesoc_ad9361rfic_ad9361prbschecker1_done;
assign basesoc_ad9361rfic_ad9361prbschecker1_o = basesoc_ad9361rfic_ad9361prbschecker1_data;
assign basesoc_ad9361rfic_ad9361prbschecker1_done = (basesoc_ad9361rfic_ad9361prbschecker1_count == 1'd0);
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs0 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs0 <= basesoc_ad9361_rx_cdc_source_source_payload_data[14:0];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[15]) begin
        basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs0 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[14:0]) + 1'd1);
    end
end
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs1 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs1 <= basesoc_ad9361_rx_cdc_source_source_payload_data[30:16];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[31]) begin
        basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs1 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[30:16]) + 1'd1);
    end
end
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs0 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs0 <= basesoc_ad9361_rx_cdc_source_source_payload_data[14:0];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[15]) begin
        basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs0 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[14:0]) + 1'd1);
    end
end
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs1 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs1 <= basesoc_ad9361_rx_cdc_source_source_payload_data[30:16];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[31]) begin
        basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs1 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[30:16]) + 1'd1);
    end
end
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs0 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs0 <= basesoc_ad9361_rx_cdc_source_source_payload_data[46:32];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[47]) begin
        basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs0 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[46:32]) + 1'd1);
    end
end
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs1 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs1 <= basesoc_ad9361_rx_cdc_source_source_payload_data[62:48];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[63]) begin
        basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs1 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[62:48]) + 1'd1);
    end
end
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs0 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs0 <= basesoc_ad9361_rx_cdc_source_source_payload_data[46:32];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[47]) begin
        basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs0 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[46:32]) + 1'd1);
    end
end
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs1 <= 15'd0;
    basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs1 <= basesoc_ad9361_rx_cdc_source_source_payload_data[62:48];
    if (basesoc_ad9361_rx_cdc_source_source_payload_data[63]) begin
        basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs1 <= ((~basesoc_ad9361_rx_cdc_source_source_payload_data[62:48]) + 1'd1);
    end
end
assign basesoc_tx_enable0 = basesoc_tx_enable1;
assign basesoc_tx_header_enable0 = basesoc_tx_header_enable1;
assign basesoc_tx_frame_cycles = basesoc_tx_frame_cycles_storage;
assign basesoc_tx_reset1 = (basesoc_tx_reset0 | (~basesoc_tx_enable0));
always @(*) begin
    basesoc_tx_cycles_txheaderextracter_next_value0 <= 32'd0;
    basesoc_tx_cycles_txheaderextracter_next_value_ce0 <= 1'd0;
    basesoc_tx_header_txheaderextracter_next_value1 <= 64'd0;
    basesoc_tx_header_txheaderextracter_next_value_ce1 <= 1'd0;
    basesoc_tx_sink_ready <= 1'd0;
    basesoc_tx_source_first <= 1'd0;
    basesoc_tx_source_last <= 1'd0;
    basesoc_tx_source_payload_data <= 64'd0;
    basesoc_tx_source_payload_timestamp <= 64'd0;
    basesoc_tx_source_valid <= 1'd0;
    basesoc_tx_timestamp_txheaderextracter_next_value2 <= 64'd0;
    basesoc_tx_timestamp_txheaderextracter_next_value_ce2 <= 1'd0;
    basesoc_tx_update_txheaderextracter_next_value3 <= 1'd0;
    basesoc_tx_update_txheaderextracter_next_value_ce3 <= 1'd0;
    txheaderextracter_next_state <= 3'd0;
    txheaderextracter_next_state <= txheaderextracter_state;
    case (txheaderextracter_state)
        1'd1: begin
            basesoc_tx_cycles_txheaderextracter_next_value0 <= 1'd0;
            basesoc_tx_cycles_txheaderextracter_next_value_ce0 <= 1'd1;
            if (basesoc_tx_header_enable0) begin
                txheaderextracter_next_state <= 2'd2;
            end else begin
                txheaderextracter_next_state <= 3'd4;
            end
        end
        2'd2: begin
            basesoc_tx_sink_ready <= 1'd1;
            if (((basesoc_tx_sink_valid & basesoc_tx_sink_ready) & basesoc_tx_sink_first)) begin
                basesoc_tx_header_txheaderextracter_next_value1 <= basesoc_tx_sink_payload_data;
                basesoc_tx_header_txheaderextracter_next_value_ce1 <= 1'd1;
                txheaderextracter_next_state <= 2'd3;
            end
        end
        2'd3: begin
            basesoc_tx_sink_ready <= 1'd1;
            if ((basesoc_tx_sink_valid & basesoc_tx_sink_ready)) begin
                basesoc_tx_timestamp_txheaderextracter_next_value2 <= basesoc_tx_sink_payload_data;
                basesoc_tx_timestamp_txheaderextracter_next_value_ce2 <= 1'd1;
                basesoc_tx_update_txheaderextracter_next_value3 <= 1'd1;
                basesoc_tx_update_txheaderextracter_next_value_ce3 <= 1'd1;
                txheaderextracter_next_state <= 3'd4;
            end
        end
        3'd4: begin
            basesoc_tx_source_valid <= basesoc_tx_sink_valid;
            basesoc_tx_sink_ready <= basesoc_tx_source_ready;
            basesoc_tx_source_last <= basesoc_tx_sink_last;
            basesoc_tx_source_payload_data <= basesoc_tx_sink_payload_data;
            basesoc_tx_source_payload_timestamp <= basesoc_tx_timestamp;
            basesoc_tx_update_txheaderextracter_next_value3 <= 1'd0;
            basesoc_tx_update_txheaderextracter_next_value_ce3 <= 1'd1;
            if (basesoc_tx_header_enable0) begin
                basesoc_tx_source_first <= 1'd0;
                basesoc_tx_source_last <= (basesoc_tx_cycles == (basesoc_tx_frame_cycles - 1'd1));
                if ((basesoc_tx_source_valid & basesoc_tx_source_ready)) begin
                    basesoc_tx_cycles_txheaderextracter_next_value0 <= (basesoc_tx_cycles + 1'd1);
                    basesoc_tx_cycles_txheaderextracter_next_value_ce0 <= 1'd1;
                    if (basesoc_tx_source_last) begin
                        basesoc_tx_cycles_txheaderextracter_next_value0 <= 1'd0;
                        basesoc_tx_cycles_txheaderextracter_next_value_ce0 <= 1'd1;
                        txheaderextracter_next_state <= 2'd2;
                    end
                end
            end
        end
        default: begin
            basesoc_tx_cycles_txheaderextracter_next_value0 <= 1'd0;
            basesoc_tx_cycles_txheaderextracter_next_value_ce0 <= 1'd1;
            if (1'd0) begin
                basesoc_tx_sink_ready <= basesoc_tx_reset0;
            end
            txheaderextracter_next_state <= 1'd1;
        end
    endcase
end
assign basesoc_rx_enable0 = basesoc_rx_enable1;
assign basesoc_rx_header_enable0 = basesoc_rx_header_enable1;
assign basesoc_rx_frame_cycles = basesoc_rx_frame_cycles_storage;
assign basesoc_rx_reset1 = (basesoc_rx_reset0 | (~basesoc_rx_enable0));
always @(*) begin
    basesoc_rx_cycles_rxheaderinserter_next_value0 <= 32'd0;
    basesoc_rx_cycles_rxheaderinserter_next_value_ce0 <= 1'd0;
    basesoc_rx_sink_ready <= 1'd0;
    basesoc_rx_source_first <= 1'd0;
    basesoc_rx_source_last <= 1'd0;
    basesoc_rx_source_payload_data <= 64'd0;
    basesoc_rx_source_payload_timestamp <= 64'd0;
    basesoc_rx_source_valid <= 1'd0;
    basesoc_rx_update_rxheaderinserter_next_value1 <= 1'd0;
    basesoc_rx_update_rxheaderinserter_next_value_ce1 <= 1'd0;
    rxheaderinserter_next_state <= 3'd0;
    rxheaderinserter_next_state <= rxheaderinserter_state;
    case (rxheaderinserter_state)
        1'd1: begin
            basesoc_rx_cycles_rxheaderinserter_next_value0 <= 1'd0;
            basesoc_rx_cycles_rxheaderinserter_next_value_ce0 <= 1'd1;
            if (basesoc_rx_header_enable0) begin
                rxheaderinserter_next_state <= 2'd2;
            end else begin
                rxheaderinserter_next_state <= 3'd4;
            end
        end
        2'd2: begin
            basesoc_rx_source_valid <= 1'd1;
            basesoc_rx_source_first <= 1'd1;
            basesoc_rx_source_payload_data <= basesoc_rx_header;
            if ((basesoc_rx_source_valid & basesoc_rx_source_ready)) begin
                rxheaderinserter_next_state <= 2'd3;
            end
        end
        2'd3: begin
            basesoc_rx_source_valid <= 1'd1;
            basesoc_rx_source_payload_data <= basesoc_rx_timestamp;
            if ((basesoc_rx_source_valid & basesoc_rx_source_ready)) begin
                basesoc_rx_update_rxheaderinserter_next_value1 <= 1'd1;
                basesoc_rx_update_rxheaderinserter_next_value_ce1 <= 1'd1;
                rxheaderinserter_next_state <= 3'd4;
            end
        end
        3'd4: begin
            basesoc_rx_source_valid <= basesoc_rx_sink_valid;
            basesoc_rx_sink_ready <= basesoc_rx_source_ready;
            basesoc_rx_source_last <= basesoc_rx_sink_last;
            basesoc_rx_source_payload_data <= basesoc_rx_sink_payload_data;
            basesoc_rx_source_payload_timestamp <= basesoc_rx_timestamp;
            basesoc_rx_update_rxheaderinserter_next_value1 <= 1'd0;
            basesoc_rx_update_rxheaderinserter_next_value_ce1 <= 1'd1;
            if (basesoc_rx_header_enable0) begin
                basesoc_rx_source_first <= 1'd0;
                basesoc_rx_source_last <= (basesoc_rx_cycles == (basesoc_rx_frame_cycles - 1'd1));
                if ((basesoc_rx_source_valid & basesoc_rx_source_ready)) begin
                    basesoc_rx_cycles_rxheaderinserter_next_value0 <= (basesoc_rx_cycles + 1'd1);
                    basesoc_rx_cycles_rxheaderinserter_next_value_ce0 <= 1'd1;
                    if (basesoc_rx_source_last) begin
                        basesoc_rx_cycles_rxheaderinserter_next_value0 <= 1'd0;
                        basesoc_rx_cycles_rxheaderinserter_next_value_ce0 <= 1'd1;
                        rxheaderinserter_next_state <= 2'd2;
                    end
                end
            end
        end
        default: begin
            basesoc_rx_cycles_rxheaderinserter_next_value0 <= 1'd0;
            basesoc_rx_cycles_rxheaderinserter_next_value_ce0 <= 1'd1;
            if (1'd1) begin
                basesoc_rx_sink_ready <= basesoc_rx_reset0;
            end
            rxheaderinserter_next_state <= 1'd1;
        end
    endcase
end
assign basesoc_mux_sel = basesoc_mux_storage;
always @(*) begin
    basesoc_mux_endpoint0_sink_ready <= 1'd0;
    basesoc_mux_endpoint1_sink_ready <= 1'd0;
    basesoc_mux_endpoint2_sink_ready <= 1'd0;
    basesoc_mux_source_first <= 1'd0;
    basesoc_mux_source_last <= 1'd0;
    basesoc_mux_source_payload_data <= 64'd0;
    basesoc_mux_source_valid <= 1'd0;
    case (basesoc_mux_sel)
        1'd0: begin
            basesoc_mux_source_valid <= basesoc_mux_endpoint0_sink_valid;
            basesoc_mux_endpoint0_sink_ready <= basesoc_mux_source_ready;
            basesoc_mux_source_first <= basesoc_mux_endpoint0_sink_first;
            basesoc_mux_source_last <= basesoc_mux_endpoint0_sink_last;
            basesoc_mux_source_payload_data <= basesoc_mux_endpoint0_sink_payload_data;
        end
        1'd1: begin
            basesoc_mux_source_valid <= basesoc_mux_endpoint1_sink_valid;
            basesoc_mux_endpoint1_sink_ready <= basesoc_mux_source_ready;
            basesoc_mux_source_first <= basesoc_mux_endpoint1_sink_first;
            basesoc_mux_source_last <= basesoc_mux_endpoint1_sink_last;
            basesoc_mux_source_payload_data <= basesoc_mux_endpoint1_sink_payload_data;
        end
        2'd2: begin
            basesoc_mux_source_valid <= basesoc_mux_endpoint2_sink_valid;
            basesoc_mux_endpoint2_sink_ready <= basesoc_mux_source_ready;
            basesoc_mux_source_first <= basesoc_mux_endpoint2_sink_first;
            basesoc_mux_source_last <= basesoc_mux_endpoint2_sink_last;
            basesoc_mux_source_payload_data <= basesoc_mux_endpoint2_sink_payload_data;
        end
    endcase
end
assign basesoc_demux_sel = basesoc_demux_storage;
always @(*) begin
    basesoc_demux_endpoint0_source_first <= 1'd0;
    basesoc_demux_endpoint0_source_last <= 1'd0;
    basesoc_demux_endpoint0_source_payload_data <= 64'd0;
    basesoc_demux_endpoint0_source_valid <= 1'd0;
    basesoc_demux_endpoint1_source_first <= 1'd0;
    basesoc_demux_endpoint1_source_last <= 1'd0;
    basesoc_demux_endpoint1_source_payload_data <= 64'd0;
    basesoc_demux_endpoint1_source_valid <= 1'd0;
    basesoc_demux_endpoint2_source_first <= 1'd0;
    basesoc_demux_endpoint2_source_last <= 1'd0;
    basesoc_demux_endpoint2_source_payload_data <= 64'd0;
    basesoc_demux_endpoint2_source_valid <= 1'd0;
    basesoc_demux_sink_ready <= 1'd0;
    case (basesoc_demux_sel)
        1'd0: begin
            basesoc_demux_endpoint0_source_valid <= basesoc_demux_sink_valid;
            basesoc_demux_sink_ready <= basesoc_demux_endpoint0_source_ready;
            basesoc_demux_endpoint0_source_first <= basesoc_demux_sink_first;
            basesoc_demux_endpoint0_source_last <= basesoc_demux_sink_last;
            basesoc_demux_endpoint0_source_payload_data <= basesoc_demux_sink_payload_data;
        end
        1'd1: begin
            basesoc_demux_endpoint1_source_valid <= basesoc_demux_sink_valid;
            basesoc_demux_sink_ready <= basesoc_demux_endpoint1_source_ready;
            basesoc_demux_endpoint1_source_first <= basesoc_demux_sink_first;
            basesoc_demux_endpoint1_source_last <= basesoc_demux_sink_last;
            basesoc_demux_endpoint1_source_payload_data <= basesoc_demux_sink_payload_data;
        end
        2'd2: begin
            basesoc_demux_endpoint2_source_valid <= basesoc_demux_sink_valid;
            basesoc_demux_sink_ready <= basesoc_demux_endpoint2_source_ready;
            basesoc_demux_endpoint2_source_first <= basesoc_demux_sink_first;
            basesoc_demux_endpoint2_source_last <= basesoc_demux_sink_last;
            basesoc_demux_endpoint2_source_payload_data <= basesoc_demux_sink_payload_data;
        end
    endcase
end
assign clk0_counter_clk = sys_clk;
assign basesoc_clkmeasurement0_i = basesoc_clkmeasurement0_latch;
always @(*) begin
    basesoc_clkmeasurement0_latch <= 1'd0;
    if (basesoc_latch_all_re) begin
        basesoc_clkmeasurement0_latch <= 1'd1;
    end
    if (basesoc_clkmeasurement0_latch_re) begin
        basesoc_clkmeasurement0_latch <= 1'd1;
    end
end
assign basesoc_clkmeasurement0_status = basesoc_clkmeasurement0_value;
assign basesoc_clkmeasurement0_o = (basesoc_clkmeasurement0_toggle_o ^ basesoc_clkmeasurement0_toggle_o_r);
assign clk1_counter_clk = pcie_clk;
assign basesoc_clkmeasurement1_i = basesoc_clkmeasurement1_latch;
always @(*) begin
    basesoc_clkmeasurement1_latch <= 1'd0;
    if (basesoc_latch_all_re) begin
        basesoc_clkmeasurement1_latch <= 1'd1;
    end
    if (basesoc_clkmeasurement1_latch_re) begin
        basesoc_clkmeasurement1_latch <= 1'd1;
    end
end
assign basesoc_clkmeasurement1_status = basesoc_clkmeasurement1_value;
assign basesoc_clkmeasurement1_o = (basesoc_clkmeasurement1_toggle_o ^ basesoc_clkmeasurement1_toggle_o_r);
assign clk2_counter_clk = si5351_clk0;
assign basesoc_clkmeasurement2_i = basesoc_clkmeasurement2_latch;
always @(*) begin
    basesoc_clkmeasurement2_latch <= 1'd0;
    if (basesoc_latch_all_re) begin
        basesoc_clkmeasurement2_latch <= 1'd1;
    end
    if (basesoc_clkmeasurement2_latch_re) begin
        basesoc_clkmeasurement2_latch <= 1'd1;
    end
end
assign basesoc_clkmeasurement2_status = basesoc_clkmeasurement2_value;
assign basesoc_clkmeasurement2_o = (basesoc_clkmeasurement2_toggle_o ^ basesoc_clkmeasurement2_toggle_o_r);
assign clk3_counter_clk = rfic_clk;
assign basesoc_clkmeasurement3_i = basesoc_clkmeasurement3_latch;
always @(*) begin
    basesoc_clkmeasurement3_latch <= 1'd0;
    if (basesoc_latch_all_re) begin
        basesoc_clkmeasurement3_latch <= 1'd1;
    end
    if (basesoc_clkmeasurement3_latch_re) begin
        basesoc_clkmeasurement3_latch <= 1'd1;
    end
end
assign basesoc_clkmeasurement3_status = basesoc_clkmeasurement3_value;
assign basesoc_clkmeasurement3_o = (basesoc_clkmeasurement3_toggle_o ^ basesoc_clkmeasurement3_toggle_o_r);
assign clk4_counter_clk = si5351_clk1;
assign basesoc_clkmeasurement4_i = basesoc_clkmeasurement4_latch;
always @(*) begin
    basesoc_clkmeasurement4_latch <= 1'd0;
    if (basesoc_latch_all_re) begin
        basesoc_clkmeasurement4_latch <= 1'd1;
    end
    if (basesoc_clkmeasurement4_latch_re) begin
        basesoc_clkmeasurement4_latch <= 1'd1;
    end
end
assign basesoc_clkmeasurement4_status = basesoc_clkmeasurement4_value;
assign basesoc_clkmeasurement4_o = (basesoc_clkmeasurement4_toggle_o ^ basesoc_clkmeasurement4_toggle_o_r);
always @(*) begin
    interface0_ack <= 1'd0;
    interface0_dat_r <= 32'd0;
    interface1_adr <= 14'd0;
    interface1_dat_w <= 32'd0;
    interface1_re <= 1'd0;
    interface1_we <= 1'd0;
    wishbone2csr_next_state <= 1'd0;
    wishbone2csr_next_state <= wishbone2csr_state;
    case (wishbone2csr_state)
        1'd1: begin
            interface0_ack <= 1'd1;
            interface0_dat_r <= interface1_dat_r;
            wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            interface1_dat_w <= interface0_dat_w;
            if ((interface0_cyc & interface0_stb)) begin
                interface1_adr <= interface0_adr;
                interface1_re <= ((~interface0_we) & (interface0_sel != 1'd0));
                interface1_we <= (interface0_we & (interface0_sel != 1'd0));
                wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
assign csr_bankarray_csrbank0_sel = (csr_bankarray_interface0_bank_bus_adr[13:9] == 5'd24);
assign csr_bankarray_csrbank0_config0_r = csr_bankarray_interface0_bank_bus_dat_w[5:0];
always @(*) begin
    csr_bankarray_csrbank0_config0_re <= 1'd0;
    csr_bankarray_csrbank0_config0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank0_config0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_config0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_ctrl0_r = csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank0_ctrl0_re <= 1'd0;
    csr_bankarray_csrbank0_ctrl0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank0_ctrl0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_ctrl0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_stat_r = csr_bankarray_interface0_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank0_stat_re <= 1'd0;
    csr_bankarray_csrbank0_stat_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank0_stat_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_stat_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_bitmode0_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_bitmode0_re <= 1'd0;
    csr_bankarray_csrbank0_bitmode0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank0_bitmode0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_bitmode0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_spi_control0_r = csr_bankarray_interface0_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank0_spi_control0_re <= 1'd0;
    csr_bankarray_csrbank0_spi_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank0_spi_control0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_spi_control0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_spi_status_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_spi_status_re <= 1'd0;
    csr_bankarray_csrbank0_spi_status_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank0_spi_status_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_spi_status_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_spi_mosi0_r = csr_bankarray_interface0_bank_bus_dat_w[23:0];
always @(*) begin
    csr_bankarray_csrbank0_spi_mosi0_re <= 1'd0;
    csr_bankarray_csrbank0_spi_mosi0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank0_spi_mosi0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_spi_mosi0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_spi_miso_r = csr_bankarray_interface0_bank_bus_dat_w[23:0];
always @(*) begin
    csr_bankarray_csrbank0_spi_miso_re <= 1'd0;
    csr_bankarray_csrbank0_spi_miso_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank0_spi_miso_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_spi_miso_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_phy_control0_r = csr_bankarray_interface0_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank0_phy_control0_re <= 1'd0;
    csr_bankarray_csrbank0_phy_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank0_phy_control0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_phy_control0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_reset0_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_reset0_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank0_scheduler_tx_reset0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_reset0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_manual_now1_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_manual_now1_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_manual_now1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank0_scheduler_tx_manual_now1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_manual_now1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_manual_now0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_manual_now0_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_manual_now0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank0_scheduler_tx_manual_now0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_manual_now0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_set_ts0_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_set_ts0_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_set_ts0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank0_scheduler_tx_set_ts0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_set_ts0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_fifo_level_r = csr_bankarray_interface0_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_fifo_level_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_fifo_level_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank0_scheduler_tx_fifo_level_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_fifo_level_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_flags_r = csr_bankarray_interface0_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_flags_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_flags_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank0_scheduler_tx_flags_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_flags_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_current_ts1_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_current_ts1_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_current_ts1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank0_scheduler_tx_current_ts1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_current_ts1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_current_ts0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_current_ts0_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_current_ts0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank0_scheduler_tx_current_ts0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_current_ts0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_now1_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_now1_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_now1_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd17))) begin
        csr_bankarray_csrbank0_scheduler_tx_now1_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_now1_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_scheduler_tx_now0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_scheduler_tx_now0_re <= 1'd0;
    csr_bankarray_csrbank0_scheduler_tx_now0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd18))) begin
        csr_bankarray_csrbank0_scheduler_tx_now0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_scheduler_tx_now0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_prbs_tx0_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_prbs_tx0_re <= 1'd0;
    csr_bankarray_csrbank0_prbs_tx0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd19))) begin
        csr_bankarray_csrbank0_prbs_tx0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_prbs_tx0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_prbs_rx_r = csr_bankarray_interface0_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank0_prbs_rx_re <= 1'd0;
    csr_bankarray_csrbank0_prbs_rx_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd20))) begin
        csr_bankarray_csrbank0_prbs_rx_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_prbs_rx_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx1_low_control0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx1_low_control0_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx1_low_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd21))) begin
        csr_bankarray_csrbank0_agc_count_rx1_low_control0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx1_low_control0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx1_low_status_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx1_low_status_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx1_low_status_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd22))) begin
        csr_bankarray_csrbank0_agc_count_rx1_low_status_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx1_low_status_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx1_high_control0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx1_high_control0_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx1_high_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd23))) begin
        csr_bankarray_csrbank0_agc_count_rx1_high_control0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx1_high_control0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx1_high_status_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx1_high_status_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx1_high_status_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd24))) begin
        csr_bankarray_csrbank0_agc_count_rx1_high_status_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx1_high_status_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx2_low_control0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx2_low_control0_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx2_low_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd25))) begin
        csr_bankarray_csrbank0_agc_count_rx2_low_control0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx2_low_control0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx2_low_status_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx2_low_status_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx2_low_status_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd26))) begin
        csr_bankarray_csrbank0_agc_count_rx2_low_status_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx2_low_status_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx2_high_control0_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx2_high_control0_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx2_high_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd27))) begin
        csr_bankarray_csrbank0_agc_count_rx2_high_control0_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx2_high_control0_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign csr_bankarray_csrbank0_agc_count_rx2_high_status_r = csr_bankarray_interface0_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank0_agc_count_rx2_high_status_re <= 1'd0;
    csr_bankarray_csrbank0_agc_count_rx2_high_status_we <= 1'd0;
    if ((csr_bankarray_csrbank0_sel & (csr_bankarray_interface0_bank_bus_adr[8:0] == 5'd28))) begin
        csr_bankarray_csrbank0_agc_count_rx2_high_status_re <= csr_bankarray_interface0_bank_bus_we;
        csr_bankarray_csrbank0_agc_count_rx2_high_status_we <= csr_bankarray_interface0_bank_bus_re;
    end
end
assign basesoc_ad9361_csrfield_rst_n = basesoc_ad9361_config_storage[0];
assign basesoc_ad9361_csrfield_enable = basesoc_ad9361_config_storage[1];
assign basesoc_ad9361_csrfield_txnrx = basesoc_ad9361_config_storage[4];
assign basesoc_ad9361_csrfield_en_agc = basesoc_ad9361_config_storage[5];
assign csr_bankarray_csrbank0_config0_w = basesoc_ad9361_config_storage;
assign basesoc_ad9361_csrfield_ctrl = basesoc_ad9361_ctrl_storage;
assign csr_bankarray_csrbank0_ctrl0_w = basesoc_ad9361_ctrl_storage;
assign basesoc_ad9361_stat_status = basesoc_ad9361_csrfield_stat;
assign csr_bankarray_csrbank0_stat_w = basesoc_ad9361_stat_status;
assign basesoc_ad9361_stat_we = csr_bankarray_csrbank0_stat_we;
assign basesoc_ad9361_csrfield_mode = basesoc_ad9361_bitmode_storage;
assign csr_bankarray_csrbank0_bitmode0_w = basesoc_ad9361_bitmode_storage;
always @(*) begin
    basesoc_ad9361_ad9361spimaster_start <= 1'd0;
    if (basesoc_ad9361_ad9361spimaster_control_re) begin
        basesoc_ad9361_ad9361spimaster_start <= basesoc_ad9361_ad9361spimaster_control_storage[0];
    end
end
assign basesoc_ad9361_ad9361spimaster_length = basesoc_ad9361_ad9361spimaster_control_storage[15:8];
assign csr_bankarray_csrbank0_spi_control0_w = basesoc_ad9361_ad9361spimaster_control_storage;
assign basesoc_ad9361_ad9361spimaster_status_status = basesoc_ad9361_ad9361spimaster_done;
assign csr_bankarray_csrbank0_spi_status_w = basesoc_ad9361_ad9361spimaster_status_status;
assign basesoc_ad9361_ad9361spimaster_status_we = csr_bankarray_csrbank0_spi_status_we;
assign csr_bankarray_csrbank0_spi_mosi0_w = basesoc_ad9361_ad9361spimaster_mosi_storage;
assign csr_bankarray_csrbank0_spi_miso_w = basesoc_ad9361_ad9361spimaster_miso_status;
assign basesoc_ad9361_ad9361spimaster_miso_we = csr_bankarray_csrbank0_spi_miso_we;
assign basesoc_ad9361_ad9361phy_mode0 = basesoc_ad9361_ad9361phy_storage[0];
assign basesoc_ad9361_ad9361phy_loopback0 = basesoc_ad9361_ad9361phy_storage[1];
assign csr_bankarray_csrbank0_phy_control0_w = basesoc_ad9361_ad9361phy_storage;
assign basesoc_ad9361_scheduler_tx_reset = basesoc_ad9361_scheduler_tx_reset_storage;
assign csr_bankarray_csrbank0_scheduler_tx_reset0_w = basesoc_ad9361_scheduler_tx_reset_storage;
assign csr_bankarray_csrbank0_scheduler_tx_manual_now1_w = basesoc_ad9361_scheduler_tx_manual_now_storage[63:32];
assign csr_bankarray_csrbank0_scheduler_tx_manual_now0_w = basesoc_ad9361_scheduler_tx_manual_now_storage[31:0];
assign basesoc_ad9361_scheduler_tx_use_manual = basesoc_ad9361_scheduler_tx_set_ts_storage;
assign csr_bankarray_csrbank0_scheduler_tx_set_ts0_w = basesoc_ad9361_scheduler_tx_set_ts_storage;
assign csr_bankarray_csrbank0_scheduler_tx_fifo_level_w = basesoc_ad9361_scheduler_tx_fifo_level_status;
assign basesoc_ad9361_scheduler_tx_fifo_level_we = csr_bankarray_csrbank0_scheduler_tx_fifo_level_we;
always @(*) begin
    basesoc_ad9361_scheduler_tx_flags_status <= 4'd0;
    basesoc_ad9361_scheduler_tx_flags_status[0] <= basesoc_ad9361_scheduler_tx_full1;
    basesoc_ad9361_scheduler_tx_flags_status[1] <= basesoc_ad9361_scheduler_tx_empty1;
    basesoc_ad9361_scheduler_tx_flags_status[2] <= basesoc_ad9361_scheduler_tx_almost_full1;
    basesoc_ad9361_scheduler_tx_flags_status[3] <= basesoc_ad9361_scheduler_tx_almost_empty1;
end
assign csr_bankarray_csrbank0_scheduler_tx_flags_w = basesoc_ad9361_scheduler_tx_flags_status;
assign basesoc_ad9361_scheduler_tx_flags_we = csr_bankarray_csrbank0_scheduler_tx_flags_we;
assign csr_bankarray_csrbank0_scheduler_tx_current_ts1_w = basesoc_ad9361_scheduler_tx_current_ts_status[63:32];
assign csr_bankarray_csrbank0_scheduler_tx_current_ts0_w = basesoc_ad9361_scheduler_tx_current_ts_status[31:0];
assign basesoc_ad9361_scheduler_tx_current_ts_we = csr_bankarray_csrbank0_scheduler_tx_current_ts0_we;
assign csr_bankarray_csrbank0_scheduler_tx_now1_w = basesoc_ad9361_scheduler_tx_now_status[63:32];
assign csr_bankarray_csrbank0_scheduler_tx_now0_w = basesoc_ad9361_scheduler_tx_now_status[31:0];
assign basesoc_ad9361_scheduler_tx_now_we = csr_bankarray_csrbank0_scheduler_tx_now0_we;
assign basesoc_ad9361rfic_csrfield_enable = basesoc_ad9361rfic_prbs_tx_storage;
assign csr_bankarray_csrbank0_prbs_tx0_w = basesoc_ad9361rfic_prbs_tx_storage;
assign basesoc_ad9361rfic_prbs_rx_status = basesoc_ad9361rfic_csrfield_synced;
assign csr_bankarray_csrbank0_prbs_rx_w = basesoc_ad9361rfic_prbs_rx_status;
assign basesoc_ad9361rfic_prbs_rx_we = csr_bankarray_csrbank0_prbs_rx_we;
assign basesoc_ad9361rfic_agc_count_rx1_low_enable = basesoc_ad9361rfic_agc_count_rx1_low_control_storage[0];
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx1_low_clear <= 1'd0;
    if (basesoc_ad9361rfic_agc_count_rx1_low_control_re) begin
        basesoc_ad9361rfic_agc_count_rx1_low_clear <= basesoc_ad9361rfic_agc_count_rx1_low_control_storage[1];
    end
end
assign basesoc_ad9361rfic_agc_count_rx1_low_threshold = basesoc_ad9361rfic_agc_count_rx1_low_control_storage[31:16];
assign csr_bankarray_csrbank0_agc_count_rx1_low_control0_w = basesoc_ad9361rfic_agc_count_rx1_low_control_storage;
assign basesoc_ad9361rfic_agc_count_rx1_low_status_status = basesoc_ad9361rfic_agc_count_rx1_low_count;
assign csr_bankarray_csrbank0_agc_count_rx1_low_status_w = basesoc_ad9361rfic_agc_count_rx1_low_status_status;
assign basesoc_ad9361rfic_agc_count_rx1_low_status_we = csr_bankarray_csrbank0_agc_count_rx1_low_status_we;
assign basesoc_ad9361rfic_agc_count_rx1_high_enable = basesoc_ad9361rfic_agc_count_rx1_high_control_storage[0];
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx1_high_clear <= 1'd0;
    if (basesoc_ad9361rfic_agc_count_rx1_high_control_re) begin
        basesoc_ad9361rfic_agc_count_rx1_high_clear <= basesoc_ad9361rfic_agc_count_rx1_high_control_storage[1];
    end
end
assign basesoc_ad9361rfic_agc_count_rx1_high_threshold = basesoc_ad9361rfic_agc_count_rx1_high_control_storage[31:16];
assign csr_bankarray_csrbank0_agc_count_rx1_high_control0_w = basesoc_ad9361rfic_agc_count_rx1_high_control_storage;
assign basesoc_ad9361rfic_agc_count_rx1_high_status_status = basesoc_ad9361rfic_agc_count_rx1_high_count;
assign csr_bankarray_csrbank0_agc_count_rx1_high_status_w = basesoc_ad9361rfic_agc_count_rx1_high_status_status;
assign basesoc_ad9361rfic_agc_count_rx1_high_status_we = csr_bankarray_csrbank0_agc_count_rx1_high_status_we;
assign basesoc_ad9361rfic_agc_count_rx2_low_enable = basesoc_ad9361rfic_agc_count_rx2_low_control_storage[0];
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx2_low_clear <= 1'd0;
    if (basesoc_ad9361rfic_agc_count_rx2_low_control_re) begin
        basesoc_ad9361rfic_agc_count_rx2_low_clear <= basesoc_ad9361rfic_agc_count_rx2_low_control_storage[1];
    end
end
assign basesoc_ad9361rfic_agc_count_rx2_low_threshold = basesoc_ad9361rfic_agc_count_rx2_low_control_storage[31:16];
assign csr_bankarray_csrbank0_agc_count_rx2_low_control0_w = basesoc_ad9361rfic_agc_count_rx2_low_control_storage;
assign basesoc_ad9361rfic_agc_count_rx2_low_status_status = basesoc_ad9361rfic_agc_count_rx2_low_count;
assign csr_bankarray_csrbank0_agc_count_rx2_low_status_w = basesoc_ad9361rfic_agc_count_rx2_low_status_status;
assign basesoc_ad9361rfic_agc_count_rx2_low_status_we = csr_bankarray_csrbank0_agc_count_rx2_low_status_we;
assign basesoc_ad9361rfic_agc_count_rx2_high_enable = basesoc_ad9361rfic_agc_count_rx2_high_control_storage[0];
always @(*) begin
    basesoc_ad9361rfic_agc_count_rx2_high_clear <= 1'd0;
    if (basesoc_ad9361rfic_agc_count_rx2_high_control_re) begin
        basesoc_ad9361rfic_agc_count_rx2_high_clear <= basesoc_ad9361rfic_agc_count_rx2_high_control_storage[1];
    end
end
assign basesoc_ad9361rfic_agc_count_rx2_high_threshold = basesoc_ad9361rfic_agc_count_rx2_high_control_storage[31:16];
assign csr_bankarray_csrbank0_agc_count_rx2_high_control0_w = basesoc_ad9361rfic_agc_count_rx2_high_control_storage;
assign basesoc_ad9361rfic_agc_count_rx2_high_status_status = basesoc_ad9361rfic_agc_count_rx2_high_count;
assign csr_bankarray_csrbank0_agc_count_rx2_high_status_w = basesoc_ad9361rfic_agc_count_rx2_high_status_status;
assign basesoc_ad9361rfic_agc_count_rx2_high_status_we = csr_bankarray_csrbank0_agc_count_rx2_high_status_we;
assign csr_bankarray_csrbank1_sel = (csr_bankarray_interface1_bank_bus_adr[13:9] == 4'd13);
assign csr_bankarray_csrbank1_api_version_r = csr_bankarray_interface1_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank1_api_version_re <= 1'd0;
    csr_bankarray_csrbank1_api_version_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank1_api_version_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_api_version_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_features_r = csr_bankarray_interface1_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank1_features_re <= 1'd0;
    csr_bankarray_csrbank1_features_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank1_features_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_features_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_pcie_config_r = csr_bankarray_interface1_bank_bus_dat_w[3:0];
always @(*) begin
    csr_bankarray_csrbank1_pcie_config_re <= 1'd0;
    csr_bankarray_csrbank1_pcie_config_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank1_pcie_config_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_pcie_config_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_eth_config_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank1_eth_config_re <= 1'd0;
    csr_bankarray_csrbank1_eth_config_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank1_eth_config_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_eth_config_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_sata_config_r = csr_bankarray_interface1_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank1_sata_config_re <= 1'd0;
    csr_bankarray_csrbank1_sata_config_we <= 1'd0;
    if ((csr_bankarray_csrbank1_sel & (csr_bankarray_interface1_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank1_sata_config_re <= csr_bankarray_interface1_bank_bus_we;
        csr_bankarray_csrbank1_sata_config_we <= csr_bankarray_interface1_bank_bus_re;
    end
end
assign csr_bankarray_csrbank1_api_version_w = basesoc_api_version_status;
assign basesoc_api_version_we = csr_bankarray_csrbank1_api_version_we;
always @(*) begin
    basesoc_features_status <= 5'd1;
    basesoc_features_status[0] <= basesoc_pcie;
    basesoc_features_status[1] <= basesoc_eth;
    basesoc_features_status[2] <= basesoc_sata;
    basesoc_features_status[3] <= basesoc_gpio;
    basesoc_features_status[4] <= basesoc_wr;
end
assign csr_bankarray_csrbank1_features_w = basesoc_features_status;
assign basesoc_features_we = csr_bankarray_csrbank1_features_we;
always @(*) begin
    basesoc_pcie_config_status <= 4'd1;
    basesoc_pcie_config_status[1:0] <= basesoc_speed0;
    basesoc_pcie_config_status[3:2] <= basesoc_lanes;
end
assign csr_bankarray_csrbank1_pcie_config_w = basesoc_pcie_config_status;
assign basesoc_pcie_config_we = csr_bankarray_csrbank1_pcie_config_we;
assign basesoc_eth_config_status = basesoc_speed1;
assign csr_bankarray_csrbank1_eth_config_w = basesoc_eth_config_status;
assign basesoc_eth_config_we = csr_bankarray_csrbank1_eth_config_we;
assign basesoc_sata_config_status = basesoc_gen;
assign csr_bankarray_csrbank1_sata_config_w = basesoc_sata_config_status;
assign basesoc_sata_config_we = csr_bankarray_csrbank1_sata_config_we;
assign csr_bankarray_csrbank2_sel = (csr_bankarray_interface2_bank_bus_adr[13:9] == 5'd30);
assign basesoc_clkmeasurement0_latch_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    basesoc_clkmeasurement0_latch_re <= 1'd0;
    basesoc_clkmeasurement0_latch_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd0))) begin
        basesoc_clkmeasurement0_latch_re <= csr_bankarray_interface2_bank_bus_we;
        basesoc_clkmeasurement0_latch_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk0_value1_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk0_value1_re <= 1'd0;
    csr_bankarray_csrbank2_clk0_value1_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank2_clk0_value1_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk0_value1_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk0_value0_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk0_value0_re <= 1'd0;
    csr_bankarray_csrbank2_clk0_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank2_clk0_value0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk0_value0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign basesoc_clkmeasurement1_latch_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    basesoc_clkmeasurement1_latch_re <= 1'd0;
    basesoc_clkmeasurement1_latch_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 2'd3))) begin
        basesoc_clkmeasurement1_latch_re <= csr_bankarray_interface2_bank_bus_we;
        basesoc_clkmeasurement1_latch_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk1_value1_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk1_value1_re <= 1'd0;
    csr_bankarray_csrbank2_clk1_value1_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank2_clk1_value1_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk1_value1_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk1_value0_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk1_value0_re <= 1'd0;
    csr_bankarray_csrbank2_clk1_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank2_clk1_value0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk1_value0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign basesoc_clkmeasurement2_latch_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    basesoc_clkmeasurement2_latch_re <= 1'd0;
    basesoc_clkmeasurement2_latch_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd6))) begin
        basesoc_clkmeasurement2_latch_re <= csr_bankarray_interface2_bank_bus_we;
        basesoc_clkmeasurement2_latch_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk2_value1_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk2_value1_re <= 1'd0;
    csr_bankarray_csrbank2_clk2_value1_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank2_clk2_value1_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk2_value1_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk2_value0_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk2_value0_re <= 1'd0;
    csr_bankarray_csrbank2_clk2_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank2_clk2_value0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk2_value0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign basesoc_clkmeasurement3_latch_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    basesoc_clkmeasurement3_latch_re <= 1'd0;
    basesoc_clkmeasurement3_latch_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd9))) begin
        basesoc_clkmeasurement3_latch_re <= csr_bankarray_interface2_bank_bus_we;
        basesoc_clkmeasurement3_latch_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk3_value1_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk3_value1_re <= 1'd0;
    csr_bankarray_csrbank2_clk3_value1_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank2_clk3_value1_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk3_value1_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk3_value0_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk3_value0_re <= 1'd0;
    csr_bankarray_csrbank2_clk3_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank2_clk3_value0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk3_value0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign basesoc_clkmeasurement4_latch_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    basesoc_clkmeasurement4_latch_re <= 1'd0;
    basesoc_clkmeasurement4_latch_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd12))) begin
        basesoc_clkmeasurement4_latch_re <= csr_bankarray_interface2_bank_bus_we;
        basesoc_clkmeasurement4_latch_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk4_value1_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk4_value1_re <= 1'd0;
    csr_bankarray_csrbank2_clk4_value1_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank2_clk4_value1_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk4_value1_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk4_value0_r = csr_bankarray_interface2_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank2_clk4_value0_re <= 1'd0;
    csr_bankarray_csrbank2_clk4_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank2_clk4_value0_re <= csr_bankarray_interface2_bank_bus_we;
        csr_bankarray_csrbank2_clk4_value0_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign basesoc_latch_all_r = csr_bankarray_interface2_bank_bus_dat_w[0];
always @(*) begin
    basesoc_latch_all_re <= 1'd0;
    basesoc_latch_all_we <= 1'd0;
    if ((csr_bankarray_csrbank2_sel & (csr_bankarray_interface2_bank_bus_adr[8:0] == 4'd15))) begin
        basesoc_latch_all_re <= csr_bankarray_interface2_bank_bus_we;
        basesoc_latch_all_we <= csr_bankarray_interface2_bank_bus_re;
    end
end
assign csr_bankarray_csrbank2_clk0_value1_w = basesoc_clkmeasurement0_status[63:32];
assign csr_bankarray_csrbank2_clk0_value0_w = basesoc_clkmeasurement0_status[31:0];
assign basesoc_clkmeasurement0_we = csr_bankarray_csrbank2_clk0_value0_we;
assign csr_bankarray_csrbank2_clk1_value1_w = basesoc_clkmeasurement1_status[63:32];
assign csr_bankarray_csrbank2_clk1_value0_w = basesoc_clkmeasurement1_status[31:0];
assign basesoc_clkmeasurement1_we = csr_bankarray_csrbank2_clk1_value0_we;
assign csr_bankarray_csrbank2_clk2_value1_w = basesoc_clkmeasurement2_status[63:32];
assign csr_bankarray_csrbank2_clk2_value0_w = basesoc_clkmeasurement2_status[31:0];
assign basesoc_clkmeasurement2_we = csr_bankarray_csrbank2_clk2_value0_we;
assign csr_bankarray_csrbank2_clk3_value1_w = basesoc_clkmeasurement3_status[63:32];
assign csr_bankarray_csrbank2_clk3_value0_w = basesoc_clkmeasurement3_status[31:0];
assign basesoc_clkmeasurement3_we = csr_bankarray_csrbank2_clk3_value0_we;
assign csr_bankarray_csrbank2_clk4_value1_w = basesoc_clkmeasurement4_status[63:32];
assign csr_bankarray_csrbank2_clk4_value0_w = basesoc_clkmeasurement4_status[31:0];
assign basesoc_clkmeasurement4_we = csr_bankarray_csrbank2_clk4_value0_we;
assign csr_bankarray_csrbank3_sel = (csr_bankarray_interface3_bank_bus_adr[13:9] == 5'd25);
assign csr_bankarray_csrbank3_mux_sel0_r = csr_bankarray_interface3_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank3_mux_sel0_re <= 1'd0;
    csr_bankarray_csrbank3_mux_sel0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank3_mux_sel0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_mux_sel0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_demux_sel0_r = csr_bankarray_interface3_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank3_demux_sel0_re <= 1'd0;
    csr_bankarray_csrbank3_demux_sel0_we <= 1'd0;
    if ((csr_bankarray_csrbank3_sel & (csr_bankarray_interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank3_demux_sel0_re <= csr_bankarray_interface3_bank_bus_we;
        csr_bankarray_csrbank3_demux_sel0_we <= csr_bankarray_interface3_bank_bus_re;
    end
end
assign csr_bankarray_csrbank3_mux_sel0_w = basesoc_mux_storage;
assign csr_bankarray_csrbank3_demux_sel0_w = basesoc_demux_storage;
assign csr_bankarray_csrbank4_sel = (csr_bankarray_interface4_bank_bus_adr[13:9] == 1'd0);
assign csr_bankarray_csrbank4_reset0_r = csr_bankarray_interface4_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank4_reset0_re <= 1'd0;
    csr_bankarray_csrbank4_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank4_reset0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_reset0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_scratch0_r = csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank4_scratch0_re <= 1'd0;
    csr_bankarray_csrbank4_scratch0_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank4_scratch0_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_scratch0_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
assign csr_bankarray_csrbank4_bus_errors_r = csr_bankarray_interface4_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank4_bus_errors_re <= 1'd0;
    csr_bankarray_csrbank4_bus_errors_we <= 1'd0;
    if ((csr_bankarray_csrbank4_sel & (csr_bankarray_interface4_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank4_bus_errors_re <= csr_bankarray_interface4_bank_bus_we;
        csr_bankarray_csrbank4_bus_errors_we <= csr_bankarray_interface4_bank_bus_re;
    end
end
always @(*) begin
    basesoc_basesoc_soc_rst <= 1'd0;
    if (basesoc_basesoc_reset_re) begin
        basesoc_basesoc_soc_rst <= basesoc_basesoc_reset_storage[0];
    end
end
assign basesoc_basesoc_cpu_rst = basesoc_basesoc_reset_storage[1];
assign csr_bankarray_csrbank4_reset0_w = basesoc_basesoc_reset_storage;
assign csr_bankarray_csrbank4_scratch0_w = basesoc_basesoc_scratch_storage;
assign csr_bankarray_csrbank4_bus_errors_w = basesoc_basesoc_bus_errors_status;
assign basesoc_basesoc_bus_errors_we = csr_bankarray_csrbank4_bus_errors_we;
assign csr_bankarray_csrbank5_sel = (csr_bankarray_interface5_bank_bus_adr[13:9] == 3'd5);
assign csr_bankarray_csrbank5_id1_r = csr_bankarray_interface5_bank_bus_dat_w[24:0];
always @(*) begin
    csr_bankarray_csrbank5_id1_re <= 1'd0;
    csr_bankarray_csrbank5_id1_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank5_id1_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_id1_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_id0_r = csr_bankarray_interface5_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank5_id0_re <= 1'd0;
    csr_bankarray_csrbank5_id0_we <= 1'd0;
    if ((csr_bankarray_csrbank5_sel & (csr_bankarray_interface5_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank5_id0_re <= csr_bankarray_interface5_bank_bus_we;
        csr_bankarray_csrbank5_id0_we <= csr_bankarray_interface5_bank_bus_re;
    end
end
assign csr_bankarray_csrbank5_id1_w = basesoc_dna_status[56:32];
assign csr_bankarray_csrbank5_id0_w = basesoc_dna_status[31:0];
assign basesoc_dna_we = csr_bankarray_csrbank5_id0_we;
assign csr_bankarray_csrbank6_sel = (csr_bankarray_interface6_bank_bus_adr[13:9] == 3'd6);
assign csr_bankarray_csrbank6_spi_control0_r = csr_bankarray_interface6_bank_bus_dat_w[15:0];
always @(*) begin
    csr_bankarray_csrbank6_spi_control0_re <= 1'd0;
    csr_bankarray_csrbank6_spi_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank6_spi_control0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_control0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_spi_status_r = csr_bankarray_interface6_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank6_spi_status_re <= 1'd0;
    csr_bankarray_csrbank6_spi_status_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank6_spi_status_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_status_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_spi_mosi1_r = csr_bankarray_interface6_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank6_spi_mosi1_re <= 1'd0;
    csr_bankarray_csrbank6_spi_mosi1_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank6_spi_mosi1_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_mosi1_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_spi_mosi0_r = csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank6_spi_mosi0_re <= 1'd0;
    csr_bankarray_csrbank6_spi_mosi0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank6_spi_mosi0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_mosi0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_spi_miso1_r = csr_bankarray_interface6_bank_bus_dat_w[7:0];
always @(*) begin
    csr_bankarray_csrbank6_spi_miso1_re <= 1'd0;
    csr_bankarray_csrbank6_spi_miso1_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank6_spi_miso1_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_miso1_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_spi_miso0_r = csr_bankarray_interface6_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank6_spi_miso0_re <= 1'd0;
    csr_bankarray_csrbank6_spi_miso0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank6_spi_miso0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_miso0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_spi_cs0_r = csr_bankarray_interface6_bank_bus_dat_w[16:0];
always @(*) begin
    csr_bankarray_csrbank6_spi_cs0_re <= 1'd0;
    csr_bankarray_csrbank6_spi_cs0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank6_spi_cs0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_cs0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
assign csr_bankarray_csrbank6_spi_loopback0_r = csr_bankarray_interface6_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank6_spi_loopback0_re <= 1'd0;
    csr_bankarray_csrbank6_spi_loopback0_we <= 1'd0;
    if ((csr_bankarray_csrbank6_sel & (csr_bankarray_interface6_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank6_spi_loopback0_re <= csr_bankarray_interface6_bank_bus_we;
        csr_bankarray_csrbank6_spi_loopback0_we <= csr_bankarray_interface6_bank_bus_re;
    end
end
always @(*) begin
    basesoc_flash_start1 <= 1'd0;
    if (basesoc_flash_control_re) begin
        basesoc_flash_start1 <= basesoc_flash_control_storage[0];
    end
end
assign basesoc_flash_length1 = basesoc_flash_control_storage[15:8];
assign csr_bankarray_csrbank6_spi_control0_w = basesoc_flash_control_storage;
always @(*) begin
    basesoc_flash_status_status <= 2'd0;
    basesoc_flash_status_status[0] <= basesoc_flash_done1;
    basesoc_flash_status_status[1] <= basesoc_flash_mode0;
end
assign csr_bankarray_csrbank6_spi_status_w = basesoc_flash_status_status;
assign basesoc_flash_status_we = csr_bankarray_csrbank6_spi_status_we;
assign csr_bankarray_csrbank6_spi_mosi1_w = basesoc_flash_mosi_storage[39:32];
assign csr_bankarray_csrbank6_spi_mosi0_w = basesoc_flash_mosi_storage[31:0];
assign csr_bankarray_csrbank6_spi_miso1_w = basesoc_flash_miso_status[39:32];
assign csr_bankarray_csrbank6_spi_miso0_w = basesoc_flash_miso_status[31:0];
assign basesoc_flash_miso_we = csr_bankarray_csrbank6_spi_miso0_we;
assign basesoc_flash_sel = basesoc_flash_cs_storage[0];
assign basesoc_flash_mode1 = basesoc_flash_cs_storage[16];
assign csr_bankarray_csrbank6_spi_cs0_w = basesoc_flash_cs_storage;
assign basesoc_flash_mode2 = basesoc_flash_loopback_storage;
assign csr_bankarray_csrbank6_spi_loopback0_w = basesoc_flash_loopback_storage;
assign csr_bankarray_csrbank7_sel = (csr_bankarray_interface7_bank_bus_adr[13:9] == 2'd3);
assign csr_bankarray_csrbank7_out0_r = csr_bankarray_interface7_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank7_out0_re <= 1'd0;
    csr_bankarray_csrbank7_out0_we <= 1'd0;
    if ((csr_bankarray_csrbank7_sel & (csr_bankarray_interface7_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank7_out0_re <= csr_bankarray_interface7_bank_bus_we;
        csr_bankarray_csrbank7_out0_we <= csr_bankarray_interface7_bank_bus_re;
    end
end
assign csr_bankarray_csrbank7_out0_w = basesoc_flash_cs_n_storage;
assign csr_bankarray_csrbank8_sel = (csr_bankarray_interface8_bank_bus_adr[13:9] == 5'd23);
assign csr_bankarray_csrbank8_tx_control0_r = csr_bankarray_interface8_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank8_tx_control0_re <= 1'd0;
    csr_bankarray_csrbank8_tx_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank8_tx_control0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_tx_control0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_tx_frame_cycles0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_tx_frame_cycles0_re <= 1'd0;
    csr_bankarray_csrbank8_tx_frame_cycles0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank8_tx_frame_cycles0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_tx_frame_cycles0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_rx_control0_r = csr_bankarray_interface8_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank8_rx_control0_re <= 1'd0;
    csr_bankarray_csrbank8_rx_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank8_rx_control0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_rx_control0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_rx_frame_cycles0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_rx_frame_cycles0_re <= 1'd0;
    csr_bankarray_csrbank8_rx_frame_cycles0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank8_rx_frame_cycles0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_rx_frame_cycles0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_tx_header1_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_tx_header1_re <= 1'd0;
    csr_bankarray_csrbank8_last_tx_header1_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank8_last_tx_header1_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_tx_header1_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_tx_header0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_tx_header0_re <= 1'd0;
    csr_bankarray_csrbank8_last_tx_header0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank8_last_tx_header0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_tx_header0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_tx_timestamp1_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_tx_timestamp1_re <= 1'd0;
    csr_bankarray_csrbank8_last_tx_timestamp1_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank8_last_tx_timestamp1_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_tx_timestamp1_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_tx_timestamp0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_tx_timestamp0_re <= 1'd0;
    csr_bankarray_csrbank8_last_tx_timestamp0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank8_last_tx_timestamp0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_tx_timestamp0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_rx_header1_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_rx_header1_re <= 1'd0;
    csr_bankarray_csrbank8_last_rx_header1_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank8_last_rx_header1_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_rx_header1_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_rx_header0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_rx_header0_re <= 1'd0;
    csr_bankarray_csrbank8_last_rx_header0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank8_last_rx_header0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_rx_header0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_rx_timestamp1_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_rx_timestamp1_re <= 1'd0;
    csr_bankarray_csrbank8_last_rx_timestamp1_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank8_last_rx_timestamp1_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_rx_timestamp1_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign csr_bankarray_csrbank8_last_rx_timestamp0_r = csr_bankarray_interface8_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank8_last_rx_timestamp0_re <= 1'd0;
    csr_bankarray_csrbank8_last_rx_timestamp0_we <= 1'd0;
    if ((csr_bankarray_csrbank8_sel & (csr_bankarray_interface8_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank8_last_rx_timestamp0_re <= csr_bankarray_interface8_bank_bus_we;
        csr_bankarray_csrbank8_last_rx_timestamp0_we <= csr_bankarray_interface8_bank_bus_re;
    end
end
assign basesoc_tx_enable1 = basesoc_tx_control_storage[0];
assign basesoc_tx_header_enable1 = basesoc_tx_control_storage[1];
assign csr_bankarray_csrbank8_tx_control0_w = basesoc_tx_control_storage;
assign csr_bankarray_csrbank8_tx_frame_cycles0_w = basesoc_tx_frame_cycles_storage;
assign basesoc_rx_enable1 = basesoc_rx_control_storage[0];
assign basesoc_rx_header_enable1 = basesoc_rx_control_storage[1];
assign csr_bankarray_csrbank8_rx_control0_w = basesoc_rx_control_storage;
assign csr_bankarray_csrbank8_rx_frame_cycles0_w = basesoc_rx_frame_cycles_storage;
assign csr_bankarray_csrbank8_last_tx_header1_w = basesoc_last_tx_header_status[63:32];
assign csr_bankarray_csrbank8_last_tx_header0_w = basesoc_last_tx_header_status[31:0];
assign basesoc_last_tx_header_we = csr_bankarray_csrbank8_last_tx_header0_we;
assign csr_bankarray_csrbank8_last_tx_timestamp1_w = basesoc_last_tx_timestamp_status[63:32];
assign csr_bankarray_csrbank8_last_tx_timestamp0_w = basesoc_last_tx_timestamp_status[31:0];
assign basesoc_last_tx_timestamp_we = csr_bankarray_csrbank8_last_tx_timestamp0_we;
assign csr_bankarray_csrbank8_last_rx_header1_w = basesoc_last_rx_header_status[63:32];
assign csr_bankarray_csrbank8_last_rx_header0_w = basesoc_last_rx_header_status[31:0];
assign basesoc_last_rx_header_we = csr_bankarray_csrbank8_last_rx_header0_we;
assign csr_bankarray_csrbank8_last_rx_timestamp1_w = basesoc_last_rx_timestamp_status[63:32];
assign csr_bankarray_csrbank8_last_rx_timestamp0_w = basesoc_last_rx_timestamp_status[31:0];
assign basesoc_last_rx_timestamp_we = csr_bankarray_csrbank8_last_rx_timestamp0_we;
assign csr_bankarray_csrbank9_sel = (csr_bankarray_interface9_bank_bus_adr[13:9] == 2'd2);
assign csr_bankarray_csrbank9_addr0_r = csr_bankarray_interface9_bank_bus_dat_w[4:0];
always @(*) begin
    csr_bankarray_csrbank9_addr0_re <= 1'd0;
    csr_bankarray_csrbank9_addr0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank9_addr0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_addr0_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_data0_r = csr_bankarray_interface9_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank9_data0_re <= 1'd0;
    csr_bankarray_csrbank9_data0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank9_data0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_data0_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_write0_r = csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank9_write0_re <= 1'd0;
    csr_bankarray_csrbank9_write0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank9_write0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_write0_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_done_r = csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank9_done_re <= 1'd0;
    csr_bankarray_csrbank9_done_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank9_done_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_done_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_read0_r = csr_bankarray_interface9_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank9_read0_re <= 1'd0;
    csr_bankarray_csrbank9_read0_we <= 1'd0;
    if ((csr_bankarray_csrbank9_sel & (csr_bankarray_interface9_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank9_read0_re <= csr_bankarray_interface9_bank_bus_we;
        csr_bankarray_csrbank9_read0_we <= csr_bankarray_interface9_bank_bus_re;
    end
end
assign csr_bankarray_csrbank9_addr0_w = basesoc_icap_addr_storage;
assign csr_bankarray_csrbank9_data0_w = basesoc_icap_data_storage;
assign csr_bankarray_csrbank9_write0_w = basesoc_icap_write_storage;
assign csr_bankarray_csrbank9_done_w = basesoc_icap_done_status;
assign basesoc_icap_done_we = csr_bankarray_csrbank9_done_we;
assign csr_bankarray_csrbank9_read0_w = basesoc_icap_read_storage;
assign csr_bankarray_sel = (csr_bankarray_sram_bus_adr[13:9] == 4'd8);
always @(*) begin
    csr_bankarray_sram_bus_dat_r <= 32'd0;
    if (csr_bankarray_sel_r) begin
        csr_bankarray_sram_bus_dat_r <= csr_bankarray_dat_r;
    end
end
assign csr_bankarray_adr = csr_bankarray_sram_bus_adr[5:0];
assign csr_bankarray_csrbank10_sel = (csr_bankarray_interface10_bank_bus_adr[13:9] == 3'd7);
assign csr_bankarray_csrbank10_out0_r = csr_bankarray_interface10_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank10_out0_re <= 1'd0;
    csr_bankarray_csrbank10_out0_we <= 1'd0;
    if ((csr_bankarray_csrbank10_sel & (csr_bankarray_interface10_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank10_out0_re <= csr_bankarray_interface10_bank_bus_we;
        csr_bankarray_csrbank10_out0_we <= csr_bankarray_interface10_bank_bus_re;
    end
end
assign csr_bankarray_csrbank10_out0_w = basesoc_leds_storage;
assign csr_bankarray_csrbank11_sel = (csr_bankarray_interface11_bank_bus_adr[13:9] == 4'd12);
assign csr_bankarray_csrbank11_writer_enable0_r = csr_bankarray_interface11_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank11_writer_enable0_re <= 1'd0;
    csr_bankarray_csrbank11_writer_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank11_writer_enable0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_enable0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_table_value1_r = csr_bankarray_interface11_bank_bus_dat_w[25:0];
always @(*) begin
    csr_bankarray_csrbank11_writer_table_value1_re <= 1'd0;
    csr_bankarray_csrbank11_writer_table_value1_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank11_writer_table_value1_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_table_value1_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_table_value0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_writer_table_value0_re <= 1'd0;
    csr_bankarray_csrbank11_writer_table_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank11_writer_table_value0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_table_value0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_table_we0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_writer_table_we0_re <= 1'd0;
    csr_bankarray_csrbank11_writer_table_we0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank11_writer_table_we0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_table_we0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_table_loop_prog_n0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_writer_table_loop_prog_n0_re <= 1'd0;
    csr_bankarray_csrbank11_writer_table_loop_prog_n0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank11_writer_table_loop_prog_n0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_table_loop_prog_n0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_table_loop_status_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_writer_table_loop_status_re <= 1'd0;
    csr_bankarray_csrbank11_writer_table_loop_status_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank11_writer_table_loop_status_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_table_loop_status_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_table_level_r = csr_bankarray_interface11_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank11_writer_table_level_re <= 1'd0;
    csr_bankarray_csrbank11_writer_table_level_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank11_writer_table_level_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_table_level_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_table_reset0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_writer_table_reset0_re <= 1'd0;
    csr_bankarray_csrbank11_writer_table_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank11_writer_table_reset0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_writer_table_reset0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_enable0_r = csr_bankarray_interface11_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank11_reader_enable0_re <= 1'd0;
    csr_bankarray_csrbank11_reader_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank11_reader_enable0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_enable0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_table_value1_r = csr_bankarray_interface11_bank_bus_dat_w[25:0];
always @(*) begin
    csr_bankarray_csrbank11_reader_table_value1_re <= 1'd0;
    csr_bankarray_csrbank11_reader_table_value1_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank11_reader_table_value1_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_table_value1_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_table_value0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_reader_table_value0_re <= 1'd0;
    csr_bankarray_csrbank11_reader_table_value0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank11_reader_table_value0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_table_value0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_table_we0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_reader_table_we0_re <= 1'd0;
    csr_bankarray_csrbank11_reader_table_we0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd11))) begin
        csr_bankarray_csrbank11_reader_table_we0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_table_we0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_table_loop_prog_n0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_reader_table_loop_prog_n0_re <= 1'd0;
    csr_bankarray_csrbank11_reader_table_loop_prog_n0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd12))) begin
        csr_bankarray_csrbank11_reader_table_loop_prog_n0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_table_loop_prog_n0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_table_loop_status_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_reader_table_loop_status_re <= 1'd0;
    csr_bankarray_csrbank11_reader_table_loop_status_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd13))) begin
        csr_bankarray_csrbank11_reader_table_loop_status_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_table_loop_status_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_table_level_r = csr_bankarray_interface11_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank11_reader_table_level_re <= 1'd0;
    csr_bankarray_csrbank11_reader_table_level_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd14))) begin
        csr_bankarray_csrbank11_reader_table_level_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_table_level_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_reader_table_reset0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_reader_table_reset0_re <= 1'd0;
    csr_bankarray_csrbank11_reader_table_reset0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 4'd15))) begin
        csr_bankarray_csrbank11_reader_table_reset0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_reader_table_reset0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_loopback_enable0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_loopback_enable0_re <= 1'd0;
    csr_bankarray_csrbank11_loopback_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 5'd16))) begin
        csr_bankarray_csrbank11_loopback_enable0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_loopback_enable0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_synchronizer_bypass0_r = csr_bankarray_interface11_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank11_synchronizer_bypass0_re <= 1'd0;
    csr_bankarray_csrbank11_synchronizer_bypass0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 5'd17))) begin
        csr_bankarray_csrbank11_synchronizer_bypass0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_synchronizer_bypass0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_synchronizer_enable0_r = csr_bankarray_interface11_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank11_synchronizer_enable0_re <= 1'd0;
    csr_bankarray_csrbank11_synchronizer_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 5'd18))) begin
        csr_bankarray_csrbank11_synchronizer_enable0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_synchronizer_enable0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_buffering_reader_fifo_control0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_buffering_reader_fifo_control0_re <= 1'd0;
    csr_bankarray_csrbank11_buffering_reader_fifo_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 5'd19))) begin
        csr_bankarray_csrbank11_buffering_reader_fifo_control0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_buffering_reader_fifo_control0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_buffering_reader_fifo_status_r = csr_bankarray_interface11_bank_bus_dat_w[23:0];
always @(*) begin
    csr_bankarray_csrbank11_buffering_reader_fifo_status_re <= 1'd0;
    csr_bankarray_csrbank11_buffering_reader_fifo_status_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 5'd20))) begin
        csr_bankarray_csrbank11_buffering_reader_fifo_status_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_buffering_reader_fifo_status_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_buffering_writer_fifo_control0_r = csr_bankarray_interface11_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank11_buffering_writer_fifo_control0_re <= 1'd0;
    csr_bankarray_csrbank11_buffering_writer_fifo_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 5'd21))) begin
        csr_bankarray_csrbank11_buffering_writer_fifo_control0_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_buffering_writer_fifo_control0_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_buffering_writer_fifo_status_r = csr_bankarray_interface11_bank_bus_dat_w[23:0];
always @(*) begin
    csr_bankarray_csrbank11_buffering_writer_fifo_status_re <= 1'd0;
    csr_bankarray_csrbank11_buffering_writer_fifo_status_we <= 1'd0;
    if ((csr_bankarray_csrbank11_sel & (csr_bankarray_interface11_bank_bus_adr[8:0] == 5'd22))) begin
        csr_bankarray_csrbank11_buffering_writer_fifo_status_re <= csr_bankarray_interface11_bank_bus_we;
        csr_bankarray_csrbank11_buffering_writer_fifo_status_we <= csr_bankarray_interface11_bank_bus_re;
    end
end
assign csr_bankarray_csrbank11_writer_enable0_w = basesoc_basesoc_writer_enable_storage;
assign basesoc_basesoc_writer_table_address_lsb = basesoc_basesoc_writer_table_value_storage[31:0];
assign basesoc_basesoc_writer_table_length = basesoc_basesoc_writer_table_value_storage[55:32];
assign basesoc_basesoc_writer_table_irq_disable = basesoc_basesoc_writer_table_value_storage[56];
assign basesoc_basesoc_writer_table_last_disable = basesoc_basesoc_writer_table_value_storage[57];
assign csr_bankarray_csrbank11_writer_table_value1_w = basesoc_basesoc_writer_table_value_storage[57:32];
assign csr_bankarray_csrbank11_writer_table_value0_w = basesoc_basesoc_writer_table_value_storage[31:0];
assign basesoc_basesoc_writer_table_address_msb = basesoc_basesoc_writer_table_we_storage;
assign csr_bankarray_csrbank11_writer_table_we0_w = basesoc_basesoc_writer_table_we_storage;
assign csr_bankarray_csrbank11_writer_table_loop_prog_n0_w = basesoc_basesoc_writer_table_loop_prog_n_storage;
always @(*) begin
    basesoc_basesoc_writer_table_loop_status_status <= 32'd0;
    basesoc_basesoc_writer_table_loop_status_status[15:0] <= basesoc_basesoc_writer_table_index;
    basesoc_basesoc_writer_table_loop_status_status[31:16] <= basesoc_basesoc_writer_table_count;
end
assign csr_bankarray_csrbank11_writer_table_loop_status_w = basesoc_basesoc_writer_table_loop_status_status;
assign basesoc_basesoc_writer_table_loop_status_we = csr_bankarray_csrbank11_writer_table_loop_status_we;
assign csr_bankarray_csrbank11_writer_table_level_w = basesoc_basesoc_writer_table_level_status;
assign basesoc_basesoc_writer_table_level_we = csr_bankarray_csrbank11_writer_table_level_we;
assign csr_bankarray_csrbank11_writer_table_reset0_w = basesoc_basesoc_writer_table_reset_storage;
assign csr_bankarray_csrbank11_reader_enable0_w = basesoc_basesoc_reader_enable_storage;
assign basesoc_basesoc_reader_table_address_lsb = basesoc_basesoc_reader_table_value_storage[31:0];
assign basesoc_basesoc_reader_table_length = basesoc_basesoc_reader_table_value_storage[55:32];
assign basesoc_basesoc_reader_table_irq_disable = basesoc_basesoc_reader_table_value_storage[56];
assign basesoc_basesoc_reader_table_last_disable = basesoc_basesoc_reader_table_value_storage[57];
assign csr_bankarray_csrbank11_reader_table_value1_w = basesoc_basesoc_reader_table_value_storage[57:32];
assign csr_bankarray_csrbank11_reader_table_value0_w = basesoc_basesoc_reader_table_value_storage[31:0];
assign basesoc_basesoc_reader_table_address_msb = basesoc_basesoc_reader_table_we_storage;
assign csr_bankarray_csrbank11_reader_table_we0_w = basesoc_basesoc_reader_table_we_storage;
assign csr_bankarray_csrbank11_reader_table_loop_prog_n0_w = basesoc_basesoc_reader_table_loop_prog_n_storage;
always @(*) begin
    basesoc_basesoc_reader_table_loop_status_status <= 32'd0;
    basesoc_basesoc_reader_table_loop_status_status[15:0] <= basesoc_basesoc_reader_table_index;
    basesoc_basesoc_reader_table_loop_status_status[31:16] <= basesoc_basesoc_reader_table_count;
end
assign csr_bankarray_csrbank11_reader_table_loop_status_w = basesoc_basesoc_reader_table_loop_status_status;
assign basesoc_basesoc_reader_table_loop_status_we = csr_bankarray_csrbank11_reader_table_loop_status_we;
assign csr_bankarray_csrbank11_reader_table_level_w = basesoc_basesoc_reader_table_level_status;
assign basesoc_basesoc_reader_table_level_we = csr_bankarray_csrbank11_reader_table_level_we;
assign csr_bankarray_csrbank11_reader_table_reset0_w = basesoc_basesoc_reader_table_reset_storage;
assign csr_bankarray_csrbank11_loopback_enable0_w = basesoc_basesoc_loopback_storage;
assign csr_bankarray_csrbank11_synchronizer_bypass0_w = basesoc_basesoc_synchronizer_bypass_storage;
assign basesoc_basesoc_synchronizer_mode = basesoc_basesoc_synchronizer_enable_storage;
assign csr_bankarray_csrbank11_synchronizer_enable0_w = basesoc_basesoc_synchronizer_enable_storage;
assign basesoc_basesoc_buffering_csrfield_depth0 = basesoc_basesoc_buffering_reader_fifo_control_storage[23:0];
assign basesoc_basesoc_buffering_csrfield_scratch0 = basesoc_basesoc_buffering_reader_fifo_control_storage[27:24];
assign basesoc_basesoc_buffering_csrfield_level_mode0 = basesoc_basesoc_buffering_reader_fifo_control_storage[31];
assign csr_bankarray_csrbank11_buffering_reader_fifo_control0_w = basesoc_basesoc_buffering_reader_fifo_control_storage;
assign basesoc_basesoc_buffering_reader_fifo_status_status = basesoc_basesoc_buffering_csrfield_level0;
assign csr_bankarray_csrbank11_buffering_reader_fifo_status_w = basesoc_basesoc_buffering_reader_fifo_status_status;
assign basesoc_basesoc_buffering_reader_fifo_status_we = csr_bankarray_csrbank11_buffering_reader_fifo_status_we;
assign basesoc_basesoc_buffering_csrfield_depth1 = basesoc_basesoc_buffering_writer_fifo_control_storage[23:0];
assign basesoc_basesoc_buffering_csrfield_scratch1 = basesoc_basesoc_buffering_writer_fifo_control_storage[27:24];
assign basesoc_basesoc_buffering_csrfield_level_mode1 = basesoc_basesoc_buffering_writer_fifo_control_storage[31];
assign csr_bankarray_csrbank11_buffering_writer_fifo_control0_w = basesoc_basesoc_buffering_writer_fifo_control_storage;
assign basesoc_basesoc_buffering_writer_fifo_status_status = basesoc_basesoc_buffering_csrfield_level1;
assign csr_bankarray_csrbank11_buffering_writer_fifo_status_w = basesoc_basesoc_buffering_writer_fifo_status_status;
assign basesoc_basesoc_buffering_writer_fifo_status_we = csr_bankarray_csrbank11_buffering_writer_fifo_status_we;
assign csr_bankarray_csrbank12_sel = (csr_bankarray_interface12_bank_bus_adr[13:9] == 5'd22);
always @(*) begin
    basesoc_s7pciephy_link_status_status <= 10'd0;
    basesoc_s7pciephy_link_status_status[0] <= basesoc_s7pciephy_csrfield_status;
    basesoc_s7pciephy_link_status_status[1] <= basesoc_s7pciephy_csrfield_rate;
    basesoc_s7pciephy_link_status_status[3:2] <= basesoc_s7pciephy_csrfield_width;
    basesoc_s7pciephy_link_status_status[9:4] <= basesoc_s7pciephy_csrfield_ltssm;
end
assign csr_bankarray_csrbank12_phy_link_status_w = basesoc_s7pciephy_link_status_status;
assign basesoc_s7pciephy_link_status_we = csr_bankarray_csrbank12_phy_link_status_we;
assign csr_bankarray_csrbank12_phy_msi_enable_w = basesoc_s7pciephy_msi_enable_status;
assign basesoc_s7pciephy_msi_enable_we = csr_bankarray_csrbank12_phy_msi_enable_we;
assign csr_bankarray_csrbank12_phy_msix_enable_w = basesoc_s7pciephy_msix_enable_status;
assign basesoc_s7pciephy_msix_enable_we = csr_bankarray_csrbank12_phy_msix_enable_we;
assign csr_bankarray_csrbank12_phy_bus_master_enable_w = basesoc_s7pciephy_bus_master_enable_status;
assign basesoc_s7pciephy_bus_master_enable_we = csr_bankarray_csrbank12_phy_bus_master_enable_we;
assign csr_bankarray_csrbank12_phy_max_request_size_w = basesoc_s7pciephy_max_request_size_status;
assign basesoc_s7pciephy_max_request_size_we = csr_bankarray_csrbank12_phy_max_request_size_we;
assign csr_bankarray_csrbank12_phy_max_payload_size_w = basesoc_s7pciephy_max_payload_size_status;
assign basesoc_s7pciephy_max_payload_size_we = csr_bankarray_csrbank12_phy_max_payload_size_we;
assign csr_bankarray_csrbank13_sel = (csr_bankarray_interface13_bank_bus_adr[13:9] == 4'd11);
assign csr_bankarray_csrbank13_enable0_r = csr_bankarray_interface13_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank13_enable0_re <= 1'd0;
    csr_bankarray_csrbank13_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank13_enable0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_enable0_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_clear0_r = csr_bankarray_interface13_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank13_clear0_re <= 1'd0;
    csr_bankarray_csrbank13_clear0_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank13_clear0_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_clear0_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_vector_r = csr_bankarray_interface13_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank13_vector_re <= 1'd0;
    csr_bankarray_csrbank13_vector_we <= 1'd0;
    if ((csr_bankarray_csrbank13_sel & (csr_bankarray_interface13_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank13_vector_re <= csr_bankarray_interface13_bank_bus_we;
        csr_bankarray_csrbank13_vector_we <= csr_bankarray_interface13_bank_bus_re;
    end
end
assign csr_bankarray_csrbank13_enable0_w = basesoc_basesoc_msi_enable_storage;
assign csr_bankarray_csrbank13_clear0_w = basesoc_basesoc_msi_clear_storage;
assign csr_bankarray_csrbank13_vector_w = basesoc_basesoc_msi_vector_status;
assign basesoc_basesoc_msi_vector_we = csr_bankarray_csrbank13_vector_we;
assign csr_bankarray_csrbank14_sel = (csr_bankarray_interface14_bank_bus_adr[13:9] == 4'd10);
always @(*) begin
    csr_bankarray_csrbank12_phy_link_status_r <= 10'd0;
    csr_bankarray_csrbank12_phy_link_status_r <= csr_bankarray_interface12_bank_bus_dat_w[9:0];
    csr_bankarray_csrbank12_phy_link_status_r <= csr_bankarray_interface14_bank_bus_dat_w[9:0];
end
always @(*) begin
    csr_bankarray_csrbank12_phy_link_status_re <= 1'd0;
    csr_bankarray_csrbank12_phy_link_status_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank12_phy_link_status_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_phy_link_status_we <= csr_bankarray_interface12_bank_bus_re;
    end
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank12_phy_link_status_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank12_phy_link_status_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank12_phy_msi_enable_r <= 1'd0;
    csr_bankarray_csrbank12_phy_msi_enable_r <= csr_bankarray_interface12_bank_bus_dat_w[0];
    csr_bankarray_csrbank12_phy_msi_enable_r <= csr_bankarray_interface14_bank_bus_dat_w[0];
end
always @(*) begin
    csr_bankarray_csrbank12_phy_msi_enable_re <= 1'd0;
    csr_bankarray_csrbank12_phy_msi_enable_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank12_phy_msi_enable_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_phy_msi_enable_we <= csr_bankarray_interface12_bank_bus_re;
    end
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank12_phy_msi_enable_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank12_phy_msi_enable_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank12_phy_msix_enable_r <= 1'd0;
    csr_bankarray_csrbank12_phy_msix_enable_r <= csr_bankarray_interface12_bank_bus_dat_w[0];
    csr_bankarray_csrbank12_phy_msix_enable_r <= csr_bankarray_interface14_bank_bus_dat_w[0];
end
always @(*) begin
    csr_bankarray_csrbank12_phy_msix_enable_re <= 1'd0;
    csr_bankarray_csrbank12_phy_msix_enable_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank12_phy_msix_enable_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_phy_msix_enable_we <= csr_bankarray_interface12_bank_bus_re;
    end
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank12_phy_msix_enable_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank12_phy_msix_enable_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank12_phy_bus_master_enable_r <= 1'd0;
    csr_bankarray_csrbank12_phy_bus_master_enable_r <= csr_bankarray_interface12_bank_bus_dat_w[0];
    csr_bankarray_csrbank12_phy_bus_master_enable_r <= csr_bankarray_interface14_bank_bus_dat_w[0];
end
always @(*) begin
    csr_bankarray_csrbank12_phy_bus_master_enable_re <= 1'd0;
    csr_bankarray_csrbank12_phy_bus_master_enable_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank12_phy_bus_master_enable_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_phy_bus_master_enable_we <= csr_bankarray_interface12_bank_bus_re;
    end
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank12_phy_bus_master_enable_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank12_phy_bus_master_enable_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank12_phy_max_request_size_r <= 16'd0;
    csr_bankarray_csrbank12_phy_max_request_size_r <= csr_bankarray_interface12_bank_bus_dat_w[15:0];
    csr_bankarray_csrbank12_phy_max_request_size_r <= csr_bankarray_interface14_bank_bus_dat_w[15:0];
end
always @(*) begin
    csr_bankarray_csrbank12_phy_max_request_size_re <= 1'd0;
    csr_bankarray_csrbank12_phy_max_request_size_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank12_phy_max_request_size_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_phy_max_request_size_we <= csr_bankarray_interface12_bank_bus_re;
    end
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank12_phy_max_request_size_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank12_phy_max_request_size_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
always @(*) begin
    csr_bankarray_csrbank12_phy_max_payload_size_r <= 16'd0;
    csr_bankarray_csrbank12_phy_max_payload_size_r <= csr_bankarray_interface12_bank_bus_dat_w[15:0];
    csr_bankarray_csrbank12_phy_max_payload_size_r <= csr_bankarray_interface14_bank_bus_dat_w[15:0];
end
always @(*) begin
    csr_bankarray_csrbank12_phy_max_payload_size_re <= 1'd0;
    csr_bankarray_csrbank12_phy_max_payload_size_we <= 1'd0;
    if ((csr_bankarray_csrbank12_sel & (csr_bankarray_interface12_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank12_phy_max_payload_size_re <= csr_bankarray_interface12_bank_bus_we;
        csr_bankarray_csrbank12_phy_max_payload_size_we <= csr_bankarray_interface12_bank_bus_re;
    end
    if ((csr_bankarray_csrbank14_sel & (csr_bankarray_interface14_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank12_phy_max_payload_size_re <= csr_bankarray_interface14_bank_bus_we;
        csr_bankarray_csrbank12_phy_max_payload_size_we <= csr_bankarray_interface14_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_sel = (csr_bankarray_interface15_bank_bus_adr[13:9] == 5'd20);
assign csr_bankarray_csrbank15_i2c_phy_speed_mode0_r = csr_bankarray_interface15_bank_bus_dat_w[1:0];
always @(*) begin
    csr_bankarray_csrbank15_i2c_phy_speed_mode0_re <= 1'd0;
    csr_bankarray_csrbank15_i2c_phy_speed_mode0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank15_i2c_phy_speed_mode0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_i2c_phy_speed_mode0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_i2c_master_active0_r = csr_bankarray_interface15_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank15_i2c_master_active0_re <= 1'd0;
    csr_bankarray_csrbank15_i2c_master_active0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank15_i2c_master_active0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_i2c_master_active0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_i2c_master_settings0_r = csr_bankarray_interface15_bank_bus_dat_w[16:0];
always @(*) begin
    csr_bankarray_csrbank15_i2c_master_settings0_re <= 1'd0;
    csr_bankarray_csrbank15_i2c_master_settings0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank15_i2c_master_settings0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_i2c_master_settings0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_i2c_master_addr0_r = csr_bankarray_interface15_bank_bus_dat_w[6:0];
always @(*) begin
    csr_bankarray_csrbank15_i2c_master_addr0_re <= 1'd0;
    csr_bankarray_csrbank15_i2c_master_addr0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank15_i2c_master_addr0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_i2c_master_addr0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign basesoc_si5351_master_rxtx_r = csr_bankarray_interface15_bank_bus_dat_w;
always @(*) begin
    basesoc_si5351_master_rxtx_re <= 1'd0;
    basesoc_si5351_master_rxtx_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd4))) begin
        basesoc_si5351_master_rxtx_re <= csr_bankarray_interface15_bank_bus_we;
        basesoc_si5351_master_rxtx_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_i2c_master_status_r = csr_bankarray_interface15_bank_bus_dat_w[17:0];
always @(*) begin
    csr_bankarray_csrbank15_i2c_master_status_re <= 1'd0;
    csr_bankarray_csrbank15_i2c_master_status_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank15_i2c_master_status_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_i2c_master_status_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_pwm_enable0_r = csr_bankarray_interface15_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank15_pwm_enable0_re <= 1'd0;
    csr_bankarray_csrbank15_pwm_enable0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank15_pwm_enable0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_pwm_enable0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_pwm_width0_r = csr_bankarray_interface15_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank15_pwm_width0_re <= 1'd0;
    csr_bankarray_csrbank15_pwm_width0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 3'd7))) begin
        csr_bankarray_csrbank15_pwm_width0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_pwm_width0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_pwm_period0_r = csr_bankarray_interface15_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank15_pwm_period0_re <= 1'd0;
    csr_bankarray_csrbank15_pwm_period0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 4'd8))) begin
        csr_bankarray_csrbank15_pwm_period0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_pwm_period0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_control0_r = csr_bankarray_interface15_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank15_control0_re <= 1'd0;
    csr_bankarray_csrbank15_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 4'd9))) begin
        csr_bankarray_csrbank15_control0_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_control0_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_status_r = csr_bankarray_interface15_bank_bus_dat_w[8:0];
always @(*) begin
    csr_bankarray_csrbank15_status_re <= 1'd0;
    csr_bankarray_csrbank15_status_we <= 1'd0;
    if ((csr_bankarray_csrbank15_sel & (csr_bankarray_interface15_bank_bus_adr[8:0] == 4'd10))) begin
        csr_bankarray_csrbank15_status_re <= csr_bankarray_interface15_bank_bus_we;
        csr_bankarray_csrbank15_status_we <= csr_bankarray_interface15_bank_bus_re;
    end
end
assign csr_bankarray_csrbank15_i2c_phy_speed_mode0_w = basesoc_si5351_litei2cphycore_storage;
assign csr_bankarray_csrbank15_i2c_master_active0_w = basesoc_si5351_master_active_storage;
assign basesoc_si5351_master_len_tx = basesoc_si5351_master_settings_storage[2:0];
assign basesoc_si5351_master_len_rx = basesoc_si5351_master_settings_storage[10:8];
assign basesoc_si5351_master_recover = basesoc_si5351_master_settings_storage[16];
assign csr_bankarray_csrbank15_i2c_master_settings0_w = basesoc_si5351_master_settings_storage;
assign csr_bankarray_csrbank15_i2c_master_addr0_w = basesoc_si5351_master_addr_storage;
always @(*) begin
    basesoc_si5351_master_status_status <= 18'd0;
    basesoc_si5351_master_status_status[0] <= basesoc_si5351_master_tx_ready;
    basesoc_si5351_master_status_status[1] <= basesoc_si5351_master_rx_ready;
    basesoc_si5351_master_status_status[8] <= basesoc_si5351_master_nack;
    basesoc_si5351_master_status_status[16] <= basesoc_si5351_master_tx_unfinished;
    basesoc_si5351_master_status_status[17] <= basesoc_si5351_master_rx_unfinished;
end
assign csr_bankarray_csrbank15_i2c_master_status_w = basesoc_si5351_master_status_status;
assign basesoc_si5351_master_status_we = csr_bankarray_csrbank15_i2c_master_status_we;
assign csr_bankarray_csrbank15_pwm_enable0_w = basesoc_si5351_pwm_enable_storage;
assign csr_bankarray_csrbank15_pwm_width0_w = basesoc_si5351_pwm_width_storage;
assign csr_bankarray_csrbank15_pwm_period0_w = basesoc_si5351_pwm_period_storage;
assign basesoc_si5351_version1 = basesoc_si5351_control_storage[0];
assign basesoc_si5351_clk_in_src1 = basesoc_si5351_control_storage[1];
assign basesoc_si5351_ss_en1 = basesoc_si5351_control_storage[2];
always @(*) begin
    basesoc_si5351_seq_reset <= 1'd0;
    if (basesoc_si5351_control_re) begin
        basesoc_si5351_seq_reset <= basesoc_si5351_control_storage[8];
    end
end
assign csr_bankarray_csrbank15_control0_w = basesoc_si5351_control_storage;
always @(*) begin
    basesoc_si5351_status_status <= 9'd0;
    basesoc_si5351_status_status[8] <= basesoc_si5351_seq_done;
end
assign csr_bankarray_csrbank15_status_w = basesoc_si5351_status_status;
assign basesoc_si5351_status_we = csr_bankarray_csrbank15_status_we;
assign csr_bankarray_csrbank16_sel = (csr_bankarray_interface16_bank_bus_adr[13:9] == 5'd17);
assign csr_bankarray_csrbank16_control0_r = csr_bankarray_interface16_bank_bus_dat_w[2:0];
always @(*) begin
    csr_bankarray_csrbank16_control0_re <= 1'd0;
    csr_bankarray_csrbank16_control0_we <= 1'd0;
    if ((csr_bankarray_csrbank16_sel & (csr_bankarray_interface16_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank16_control0_re <= csr_bankarray_interface16_bank_bus_we;
        csr_bankarray_csrbank16_control0_we <= csr_bankarray_interface16_bank_bus_re;
    end
end
assign csr_bankarray_csrbank16_read_time1_r = csr_bankarray_interface16_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank16_read_time1_re <= 1'd0;
    csr_bankarray_csrbank16_read_time1_we <= 1'd0;
    if ((csr_bankarray_csrbank16_sel & (csr_bankarray_interface16_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank16_read_time1_re <= csr_bankarray_interface16_bank_bus_we;
        csr_bankarray_csrbank16_read_time1_we <= csr_bankarray_interface16_bank_bus_re;
    end
end
assign csr_bankarray_csrbank16_read_time0_r = csr_bankarray_interface16_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank16_read_time0_re <= 1'd0;
    csr_bankarray_csrbank16_read_time0_we <= 1'd0;
    if ((csr_bankarray_csrbank16_sel & (csr_bankarray_interface16_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank16_read_time0_re <= csr_bankarray_interface16_bank_bus_we;
        csr_bankarray_csrbank16_read_time0_we <= csr_bankarray_interface16_bank_bus_re;
    end
end
assign csr_bankarray_csrbank16_write_time1_r = csr_bankarray_interface16_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank16_write_time1_re <= 1'd0;
    csr_bankarray_csrbank16_write_time1_we <= 1'd0;
    if ((csr_bankarray_csrbank16_sel & (csr_bankarray_interface16_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank16_write_time1_re <= csr_bankarray_interface16_bank_bus_we;
        csr_bankarray_csrbank16_write_time1_we <= csr_bankarray_interface16_bank_bus_re;
    end
end
assign csr_bankarray_csrbank16_write_time0_r = csr_bankarray_interface16_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank16_write_time0_re <= 1'd0;
    csr_bankarray_csrbank16_write_time0_we <= 1'd0;
    if ((csr_bankarray_csrbank16_sel & (csr_bankarray_interface16_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank16_write_time0_re <= csr_bankarray_interface16_bank_bus_we;
        csr_bankarray_csrbank16_write_time0_we <= csr_bankarray_interface16_bank_bus_re;
    end
end
assign csr_bankarray_csrbank16_time_adjustment1_r = csr_bankarray_interface16_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank16_time_adjustment1_re <= 1'd0;
    csr_bankarray_csrbank16_time_adjustment1_we <= 1'd0;
    if ((csr_bankarray_csrbank16_sel & (csr_bankarray_interface16_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank16_time_adjustment1_re <= csr_bankarray_interface16_bank_bus_we;
        csr_bankarray_csrbank16_time_adjustment1_we <= csr_bankarray_interface16_bank_bus_re;
    end
end
assign csr_bankarray_csrbank16_time_adjustment0_r = csr_bankarray_interface16_bank_bus_dat_w;
always @(*) begin
    csr_bankarray_csrbank16_time_adjustment0_re <= 1'd0;
    csr_bankarray_csrbank16_time_adjustment0_we <= 1'd0;
    if ((csr_bankarray_csrbank16_sel & (csr_bankarray_interface16_bank_bus_adr[8:0] == 3'd6))) begin
        csr_bankarray_csrbank16_time_adjustment0_re <= csr_bankarray_interface16_bank_bus_we;
        csr_bankarray_csrbank16_time_adjustment0_we <= csr_bankarray_interface16_bank_bus_re;
    end
end
assign basesoc_time_gen_enable1 = basesoc_time_gen_control_storage[0];
always @(*) begin
    basesoc_time_gen_read <= 1'd0;
    if (basesoc_time_gen_control_re) begin
        basesoc_time_gen_read <= basesoc_time_gen_control_storage[1];
    end
end
always @(*) begin
    basesoc_time_gen_write1 <= 1'd0;
    if (basesoc_time_gen_control_re) begin
        basesoc_time_gen_write1 <= basesoc_time_gen_control_storage[2];
    end
end
assign csr_bankarray_csrbank16_control0_w = basesoc_time_gen_control_storage;
assign csr_bankarray_csrbank16_read_time1_w = basesoc_time_gen_read_time_status[63:32];
assign csr_bankarray_csrbank16_read_time0_w = basesoc_time_gen_read_time_status[31:0];
assign basesoc_time_gen_read_time_we = csr_bankarray_csrbank16_read_time0_we;
assign csr_bankarray_csrbank16_write_time1_w = basesoc_time_gen_write_time_storage[63:32];
assign csr_bankarray_csrbank16_write_time0_w = basesoc_time_gen_write_time_storage[31:0];
assign csr_bankarray_csrbank16_time_adjustment1_w = basesoc_time_gen_time_adjustment_storage[63:32];
assign csr_bankarray_csrbank16_time_adjustment0_w = basesoc_time_gen_time_adjustment_storage[31:0];
assign csr_bankarray_csrbank17_sel = (csr_bankarray_interface17_bank_bus_adr[13:9] == 3'd4);
assign csr_bankarray_csrbank17_temperature_r = csr_bankarray_interface17_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank17_temperature_re <= 1'd0;
    csr_bankarray_csrbank17_temperature_we <= 1'd0;
    if ((csr_bankarray_csrbank17_sel & (csr_bankarray_interface17_bank_bus_adr[8:0] == 1'd0))) begin
        csr_bankarray_csrbank17_temperature_re <= csr_bankarray_interface17_bank_bus_we;
        csr_bankarray_csrbank17_temperature_we <= csr_bankarray_interface17_bank_bus_re;
    end
end
assign csr_bankarray_csrbank17_vccint_r = csr_bankarray_interface17_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank17_vccint_re <= 1'd0;
    csr_bankarray_csrbank17_vccint_we <= 1'd0;
    if ((csr_bankarray_csrbank17_sel & (csr_bankarray_interface17_bank_bus_adr[8:0] == 1'd1))) begin
        csr_bankarray_csrbank17_vccint_re <= csr_bankarray_interface17_bank_bus_we;
        csr_bankarray_csrbank17_vccint_we <= csr_bankarray_interface17_bank_bus_re;
    end
end
assign csr_bankarray_csrbank17_vccaux_r = csr_bankarray_interface17_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank17_vccaux_re <= 1'd0;
    csr_bankarray_csrbank17_vccaux_we <= 1'd0;
    if ((csr_bankarray_csrbank17_sel & (csr_bankarray_interface17_bank_bus_adr[8:0] == 2'd2))) begin
        csr_bankarray_csrbank17_vccaux_re <= csr_bankarray_interface17_bank_bus_we;
        csr_bankarray_csrbank17_vccaux_we <= csr_bankarray_interface17_bank_bus_re;
    end
end
assign csr_bankarray_csrbank17_vccbram_r = csr_bankarray_interface17_bank_bus_dat_w[11:0];
always @(*) begin
    csr_bankarray_csrbank17_vccbram_re <= 1'd0;
    csr_bankarray_csrbank17_vccbram_we <= 1'd0;
    if ((csr_bankarray_csrbank17_sel & (csr_bankarray_interface17_bank_bus_adr[8:0] == 2'd3))) begin
        csr_bankarray_csrbank17_vccbram_re <= csr_bankarray_interface17_bank_bus_we;
        csr_bankarray_csrbank17_vccbram_we <= csr_bankarray_interface17_bank_bus_re;
    end
end
assign csr_bankarray_csrbank17_eoc_r = csr_bankarray_interface17_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank17_eoc_re <= 1'd0;
    csr_bankarray_csrbank17_eoc_we <= 1'd0;
    if ((csr_bankarray_csrbank17_sel & (csr_bankarray_interface17_bank_bus_adr[8:0] == 3'd4))) begin
        csr_bankarray_csrbank17_eoc_re <= csr_bankarray_interface17_bank_bus_we;
        csr_bankarray_csrbank17_eoc_we <= csr_bankarray_interface17_bank_bus_re;
    end
end
assign csr_bankarray_csrbank17_eos_r = csr_bankarray_interface17_bank_bus_dat_w[0];
always @(*) begin
    csr_bankarray_csrbank17_eos_re <= 1'd0;
    csr_bankarray_csrbank17_eos_we <= 1'd0;
    if ((csr_bankarray_csrbank17_sel & (csr_bankarray_interface17_bank_bus_adr[8:0] == 3'd5))) begin
        csr_bankarray_csrbank17_eos_re <= csr_bankarray_interface17_bank_bus_we;
        csr_bankarray_csrbank17_eos_we <= csr_bankarray_interface17_bank_bus_re;
    end
end
assign csr_bankarray_csrbank17_temperature_w = basesoc_csrstatus0_status;
assign basesoc_csrstatus0_we = csr_bankarray_csrbank17_temperature_we;
assign csr_bankarray_csrbank17_vccint_w = basesoc_csrstatus1_status;
assign basesoc_csrstatus1_we = csr_bankarray_csrbank17_vccint_we;
assign csr_bankarray_csrbank17_vccaux_w = basesoc_csrstatus2_status;
assign basesoc_csrstatus2_we = csr_bankarray_csrbank17_vccaux_we;
assign csr_bankarray_csrbank17_vccbram_w = basesoc_csrstatus3_status;
assign basesoc_csrstatus3_we = csr_bankarray_csrbank17_vccbram_we;
assign csr_bankarray_csrbank17_eoc_w = basesoc_eoc_status;
assign basesoc_eoc_we = csr_bankarray_csrbank17_eoc_we;
assign csr_bankarray_csrbank17_eos_w = basesoc_eos_status;
assign basesoc_eos_we = csr_bankarray_csrbank17_eos_we;
assign csr_interconnect_adr = interface1_adr;
assign csr_interconnect_re = interface1_re;
assign csr_interconnect_we = interface1_we;
assign csr_interconnect_dat_w = interface1_dat_w;
assign interface1_dat_r = csr_interconnect_dat_r;
assign csr_bankarray_interface0_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface1_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface2_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface3_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface4_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface5_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface6_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface7_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface8_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface9_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface10_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface11_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface12_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface13_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface14_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface15_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface16_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface17_bank_bus_adr = csr_interconnect_adr;
assign csr_bankarray_sram_bus_adr = csr_interconnect_adr;
assign csr_bankarray_interface0_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface1_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface2_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface3_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface4_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface5_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface6_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface7_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface8_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface9_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface10_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface11_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface12_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface13_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface14_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface15_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface16_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_interface17_bank_bus_re = csr_interconnect_re;
assign csr_bankarray_sram_bus_re = csr_interconnect_re;
assign csr_bankarray_interface0_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface1_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface2_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface3_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface4_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface5_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface6_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface7_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface8_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface9_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface10_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface11_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface12_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface13_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface14_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface15_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface16_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_interface17_bank_bus_we = csr_interconnect_we;
assign csr_bankarray_sram_bus_we = csr_interconnect_we;
assign csr_bankarray_interface0_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface1_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface2_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface3_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface4_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface5_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface6_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface7_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface8_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface9_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface10_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface11_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface12_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface13_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface14_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface15_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface16_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_interface17_bank_bus_dat_w = csr_interconnect_dat_w;
assign csr_bankarray_sram_bus_dat_w = csr_interconnect_dat_w;
assign csr_interconnect_dat_r = ((((((((((((((((((csr_bankarray_interface0_bank_bus_dat_r | csr_bankarray_interface1_bank_bus_dat_r) | csr_bankarray_interface2_bank_bus_dat_r) | csr_bankarray_interface3_bank_bus_dat_r) | csr_bankarray_interface4_bank_bus_dat_r) | csr_bankarray_interface5_bank_bus_dat_r) | csr_bankarray_interface6_bank_bus_dat_r) | csr_bankarray_interface7_bank_bus_dat_r) | csr_bankarray_interface8_bank_bus_dat_r) | csr_bankarray_interface9_bank_bus_dat_r) | csr_bankarray_interface10_bank_bus_dat_r) | csr_bankarray_interface11_bank_bus_dat_r) | csr_bankarray_interface12_bank_bus_dat_r) | csr_bankarray_interface13_bank_bus_dat_r) | csr_bankarray_interface14_bank_bus_dat_r) | csr_bankarray_interface15_bank_bus_dat_r) | csr_bankarray_interface16_bank_bus_dat_r) | csr_bankarray_interface17_bank_bus_dat_r) | csr_bankarray_sram_bus_dat_r);
always @(*) begin
    comb_array_muxed0 <= 30'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed0 <= basesoc_adapted_interface_adr;
        end
        1'd1: begin
            comb_array_muxed0 <= basesoc_basesoc_jtagbone_wishbone_adr;
        end
        default: begin
            comb_array_muxed0 <= basesoc_basesoc_mmap_bus_adr;
        end
    endcase
end
always @(*) begin
    comb_array_muxed1 <= 32'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed1 <= basesoc_adapted_interface_dat_w;
        end
        1'd1: begin
            comb_array_muxed1 <= basesoc_basesoc_jtagbone_wishbone_dat_w;
        end
        default: begin
            comb_array_muxed1 <= basesoc_basesoc_mmap_bus_dat_w;
        end
    endcase
end
always @(*) begin
    comb_array_muxed2 <= 4'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed2 <= basesoc_adapted_interface_sel;
        end
        1'd1: begin
            comb_array_muxed2 <= basesoc_basesoc_jtagbone_wishbone_sel;
        end
        default: begin
            comb_array_muxed2 <= basesoc_basesoc_mmap_bus_sel;
        end
    endcase
end
always @(*) begin
    comb_array_muxed3 <= 1'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed3 <= basesoc_adapted_interface_cyc;
        end
        1'd1: begin
            comb_array_muxed3 <= basesoc_basesoc_jtagbone_wishbone_cyc;
        end
        default: begin
            comb_array_muxed3 <= basesoc_basesoc_mmap_bus_cyc;
        end
    endcase
end
always @(*) begin
    comb_array_muxed4 <= 1'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed4 <= basesoc_adapted_interface_stb;
        end
        1'd1: begin
            comb_array_muxed4 <= basesoc_basesoc_jtagbone_wishbone_stb;
        end
        default: begin
            comb_array_muxed4 <= basesoc_basesoc_mmap_bus_stb;
        end
    endcase
end
always @(*) begin
    comb_array_muxed5 <= 1'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed5 <= basesoc_adapted_interface_we;
        end
        1'd1: begin
            comb_array_muxed5 <= basesoc_basesoc_jtagbone_wishbone_we;
        end
        default: begin
            comb_array_muxed5 <= basesoc_basesoc_mmap_bus_we;
        end
    endcase
end
always @(*) begin
    comb_array_muxed6 <= 3'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed6 <= basesoc_adapted_interface_cti;
        end
        1'd1: begin
            comb_array_muxed6 <= basesoc_basesoc_jtagbone_wishbone_cti;
        end
        default: begin
            comb_array_muxed6 <= basesoc_basesoc_mmap_bus_cti;
        end
    endcase
end
always @(*) begin
    comb_array_muxed7 <= 2'd0;
    case (grant)
        1'd0: begin
            comb_array_muxed7 <= basesoc_adapted_interface_bte;
        end
        1'd1: begin
            comb_array_muxed7 <= basesoc_basesoc_jtagbone_wishbone_bte;
        end
        default: begin
            comb_array_muxed7 <= basesoc_basesoc_mmap_bus_bte;
        end
    endcase
end
always @(*) begin
    sync_array_muxed <= 1'd0;
    case (basesoc_flash_mosi_sel)
        1'd0: begin
            sync_array_muxed <= basesoc_flash_mosi_data[0];
        end
        1'd1: begin
            sync_array_muxed <= basesoc_flash_mosi_data[1];
        end
        2'd2: begin
            sync_array_muxed <= basesoc_flash_mosi_data[2];
        end
        2'd3: begin
            sync_array_muxed <= basesoc_flash_mosi_data[3];
        end
        3'd4: begin
            sync_array_muxed <= basesoc_flash_mosi_data[4];
        end
        3'd5: begin
            sync_array_muxed <= basesoc_flash_mosi_data[5];
        end
        3'd6: begin
            sync_array_muxed <= basesoc_flash_mosi_data[6];
        end
        3'd7: begin
            sync_array_muxed <= basesoc_flash_mosi_data[7];
        end
        4'd8: begin
            sync_array_muxed <= basesoc_flash_mosi_data[8];
        end
        4'd9: begin
            sync_array_muxed <= basesoc_flash_mosi_data[9];
        end
        4'd10: begin
            sync_array_muxed <= basesoc_flash_mosi_data[10];
        end
        4'd11: begin
            sync_array_muxed <= basesoc_flash_mosi_data[11];
        end
        4'd12: begin
            sync_array_muxed <= basesoc_flash_mosi_data[12];
        end
        4'd13: begin
            sync_array_muxed <= basesoc_flash_mosi_data[13];
        end
        4'd14: begin
            sync_array_muxed <= basesoc_flash_mosi_data[14];
        end
        4'd15: begin
            sync_array_muxed <= basesoc_flash_mosi_data[15];
        end
        5'd16: begin
            sync_array_muxed <= basesoc_flash_mosi_data[16];
        end
        5'd17: begin
            sync_array_muxed <= basesoc_flash_mosi_data[17];
        end
        5'd18: begin
            sync_array_muxed <= basesoc_flash_mosi_data[18];
        end
        5'd19: begin
            sync_array_muxed <= basesoc_flash_mosi_data[19];
        end
        5'd20: begin
            sync_array_muxed <= basesoc_flash_mosi_data[20];
        end
        5'd21: begin
            sync_array_muxed <= basesoc_flash_mosi_data[21];
        end
        5'd22: begin
            sync_array_muxed <= basesoc_flash_mosi_data[22];
        end
        5'd23: begin
            sync_array_muxed <= basesoc_flash_mosi_data[23];
        end
        5'd24: begin
            sync_array_muxed <= basesoc_flash_mosi_data[24];
        end
        5'd25: begin
            sync_array_muxed <= basesoc_flash_mosi_data[25];
        end
        5'd26: begin
            sync_array_muxed <= basesoc_flash_mosi_data[26];
        end
        5'd27: begin
            sync_array_muxed <= basesoc_flash_mosi_data[27];
        end
        5'd28: begin
            sync_array_muxed <= basesoc_flash_mosi_data[28];
        end
        5'd29: begin
            sync_array_muxed <= basesoc_flash_mosi_data[29];
        end
        5'd30: begin
            sync_array_muxed <= basesoc_flash_mosi_data[30];
        end
        5'd31: begin
            sync_array_muxed <= basesoc_flash_mosi_data[31];
        end
        6'd32: begin
            sync_array_muxed <= basesoc_flash_mosi_data[32];
        end
        6'd33: begin
            sync_array_muxed <= basesoc_flash_mosi_data[33];
        end
        6'd34: begin
            sync_array_muxed <= basesoc_flash_mosi_data[34];
        end
        6'd35: begin
            sync_array_muxed <= basesoc_flash_mosi_data[35];
        end
        6'd36: begin
            sync_array_muxed <= basesoc_flash_mosi_data[36];
        end
        6'd37: begin
            sync_array_muxed <= basesoc_flash_mosi_data[37];
        end
        6'd38: begin
            sync_array_muxed <= basesoc_flash_mosi_data[38];
        end
        default: begin
            sync_array_muxed <= basesoc_flash_mosi_data[39];
        end
    endcase
end
assign impl_xilinxasyncresetsynchronizerimpl0 = (~basesoc_crg_locked);
assign impl_xilinxasyncresetsynchronizerimpl1 = (~basesoc_crg_locked);
assign impl_xilinxasyncresetsynchronizerimpl2 = (~basesoc_crg_locked);
assign basesoc_si5351_pwm_enable = basesoc_si5351_pwm_enable_storage;
assign basesoc_si5351_pwm_width = basesoc_si5351_pwm_width_storage;
assign basesoc_si5351_pwm_period = basesoc_si5351_pwm_period_storage;
assign basesoc_time_gen_enable0 = impl_xilinxmultiregimpl0_regs1;
assign basesoc_time_gen_time_read_ps_toggle_o = impl_xilinxmultiregimpl1_regs1;
assign basesoc_time_gen_read_time_status = impl_xilinxmultiregimpl2_regs1;
assign basesoc_time_gen_write_time = impl_xilinxmultiregimpl3_regs1;
assign basesoc_time_gen_time_write_ps_toggle_o = impl_xilinxmultiregimpl4_regs1;
assign basesoc_time_gen_time_adjustment = impl_xilinxmultiregimpl5_regs1;
assign basesoc_time_gen_time_change_ps_toggle_o = impl_xilinxmultiregimpl6_regs1;
assign basesoc_time_sync_ping_toggle_o = impl_xilinxmultiregimpl7_regs1;
assign basesoc_time_sync_pong_toggle_o = impl_xilinxmultiregimpl8_regs1;
assign basesoc_time_sync_obuffer = impl_xilinxmultiregimpl9_regs1;
assign basesoc_pps_sys = impl_xilinxmultiregimpl10_regs1;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl11_regs1;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl12_regs1;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl13_regs1;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl14_regs1;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl15_regs1;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl16_regs1;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl17_regs1;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl18_regs1;
assign basesoc_s7pciephy_msi_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl19_regs1;
assign basesoc_s7pciephy_msi_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl20_regs1;
assign impl_xilinxasyncresetsynchronizerimpl14 = (~basesoc_s7pciephy_locked);
assign impl_xilinxasyncresetsynchronizerimpl15 = (~basesoc_s7pciephy_locked);
assign impl_xilinxasyncresetsynchronizerimpl16 = (~basesoc_s7pciephy_locked);
assign impl_xilinxasyncresetsynchronizerimpl17 = (~basesoc_s7pciephy_locked);
assign basesoc_s7pciephy_pipe_pclk_sel_r = impl_xilinxmultiregimpl21_regs1;
assign basesoc_s7pciephy_csrfield_status = impl_xilinxmultiregimpl22_regs1;
assign basesoc_s7pciephy_msi_enable_status = impl_xilinxmultiregimpl23_regs1;
assign basesoc_s7pciephy_msix_enable_status = impl_xilinxmultiregimpl24_regs1;
assign basesoc_s7pciephy_command = impl_xilinxmultiregimpl25_regs1;
assign basesoc_s7pciephy_dcommand = impl_xilinxmultiregimpl26_regs1;
assign basesoc_s7pciephy_bus_number = impl_xilinxmultiregimpl27_regs1;
assign basesoc_s7pciephy_device_number = impl_xilinxmultiregimpl28_regs1;
assign basesoc_s7pciephy_function_number = impl_xilinxmultiregimpl29_regs1;
assign basesoc_s7pciephy_csrfield_rate = impl_xilinxmultiregimpl30_regs1;
assign basesoc_s7pciephy_csrfield_width = impl_xilinxmultiregimpl31_regs1;
assign basesoc_s7pciephy_csrfield_ltssm = impl_xilinxmultiregimpl32_regs1;
assign basesoc_ad9361_ad9361phy_mode1 = impl_xilinxmultiregimpl33_regs1;
assign basesoc_ad9361_ad9361phy_loopback1 = impl_xilinxmultiregimpl34_regs1;
assign basesoc_ad9361_gpio_tx_unpacker_enable1 = impl_xilinxmultiregimpl35_regs1;
assign basesoc_ad9361_gpio_rx_packer_enable1 = impl_xilinxmultiregimpl36_regs1;
assign basesoc_ad9361_tx_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl37_regs1;
assign basesoc_ad9361_tx_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl38_regs1;
assign basesoc_ad9361_rx_cdc_cdc_produce_rdomain = impl_xilinxmultiregimpl39_regs1;
assign basesoc_ad9361_rx_cdc_cdc_consume_wdomain = impl_xilinxmultiregimpl40_regs1;
assign basesoc_clkmeasurement0_toggle_o = impl_xilinxmultiregimpl41_regs1;
assign basesoc_clkmeasurement0_value = impl_xilinxmultiregimpl42_regs1;
assign basesoc_clkmeasurement1_toggle_o = impl_xilinxmultiregimpl43_regs1;
assign basesoc_clkmeasurement1_value = impl_xilinxmultiregimpl44_regs1;
assign basesoc_clkmeasurement2_toggle_o = impl_xilinxmultiregimpl45_regs1;
assign basesoc_clkmeasurement2_value = impl_xilinxmultiregimpl46_regs1;
assign basesoc_clkmeasurement3_toggle_o = impl_xilinxmultiregimpl47_regs1;
assign basesoc_clkmeasurement3_value = impl_xilinxmultiregimpl48_regs1;
assign basesoc_clkmeasurement4_toggle_o = impl_xilinxmultiregimpl49_regs1;
assign basesoc_clkmeasurement4_value = impl_xilinxmultiregimpl50_regs1;


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge clk0_counter_clk) begin
    basesoc_clkmeasurement0_counter <= (basesoc_clkmeasurement0_counter + 1'd1);
    if (basesoc_clkmeasurement0_o) begin
        basesoc_clkmeasurement0_latch_value <= basesoc_clkmeasurement0_counter;
    end
    basesoc_clkmeasurement0_toggle_o_r <= basesoc_clkmeasurement0_toggle_o;
    if (clk0_counter_rst) begin
        basesoc_clkmeasurement0_counter <= 64'd0;
        basesoc_clkmeasurement0_latch_value <= 64'd0;
    end
    impl_xilinxmultiregimpl41_regs0 <= basesoc_clkmeasurement0_toggle_i;
    impl_xilinxmultiregimpl41_regs1 <= impl_xilinxmultiregimpl41_regs0;
end

always @(posedge clk1_counter_clk) begin
    basesoc_clkmeasurement1_counter <= (basesoc_clkmeasurement1_counter + 1'd1);
    if (basesoc_clkmeasurement1_o) begin
        basesoc_clkmeasurement1_latch_value <= basesoc_clkmeasurement1_counter;
    end
    basesoc_clkmeasurement1_toggle_o_r <= basesoc_clkmeasurement1_toggle_o;
    if (clk1_counter_rst) begin
        basesoc_clkmeasurement1_counter <= 64'd0;
        basesoc_clkmeasurement1_latch_value <= 64'd0;
    end
    impl_xilinxmultiregimpl43_regs0 <= basesoc_clkmeasurement1_toggle_i;
    impl_xilinxmultiregimpl43_regs1 <= impl_xilinxmultiregimpl43_regs0;
end

always @(posedge clk2_counter_clk) begin
    basesoc_clkmeasurement2_counter <= (basesoc_clkmeasurement2_counter + 1'd1);
    if (basesoc_clkmeasurement2_o) begin
        basesoc_clkmeasurement2_latch_value <= basesoc_clkmeasurement2_counter;
    end
    basesoc_clkmeasurement2_toggle_o_r <= basesoc_clkmeasurement2_toggle_o;
    if (clk2_counter_rst) begin
        basesoc_clkmeasurement2_counter <= 64'd0;
        basesoc_clkmeasurement2_latch_value <= 64'd0;
    end
    impl_xilinxmultiregimpl45_regs0 <= basesoc_clkmeasurement2_toggle_i;
    impl_xilinxmultiregimpl45_regs1 <= impl_xilinxmultiregimpl45_regs0;
end

always @(posedge clk3_counter_clk) begin
    basesoc_clkmeasurement3_counter <= (basesoc_clkmeasurement3_counter + 1'd1);
    if (basesoc_clkmeasurement3_o) begin
        basesoc_clkmeasurement3_latch_value <= basesoc_clkmeasurement3_counter;
    end
    basesoc_clkmeasurement3_toggle_o_r <= basesoc_clkmeasurement3_toggle_o;
    if (clk3_counter_rst) begin
        basesoc_clkmeasurement3_counter <= 64'd0;
        basesoc_clkmeasurement3_latch_value <= 64'd0;
    end
    impl_xilinxmultiregimpl47_regs0 <= basesoc_clkmeasurement3_toggle_i;
    impl_xilinxmultiregimpl47_regs1 <= impl_xilinxmultiregimpl47_regs0;
end

always @(posedge clk4_counter_clk) begin
    basesoc_clkmeasurement4_counter <= (basesoc_clkmeasurement4_counter + 1'd1);
    if (basesoc_clkmeasurement4_o) begin
        basesoc_clkmeasurement4_latch_value <= basesoc_clkmeasurement4_counter;
    end
    basesoc_clkmeasurement4_toggle_o_r <= basesoc_clkmeasurement4_toggle_o;
    if (clk4_counter_rst) begin
        basesoc_clkmeasurement4_counter <= 64'd0;
        basesoc_clkmeasurement4_latch_value <= 64'd0;
    end
    impl_xilinxmultiregimpl49_regs0 <= basesoc_clkmeasurement4_toggle_i;
    impl_xilinxmultiregimpl49_regs1 <= impl_xilinxmultiregimpl49_regs0;
end

always @(posedge dna_clk) begin
    if ((basesoc_dna_count < 6'd58)) begin
        basesoc_dna_count <= (basesoc_dna_count + 1'd1);
        basesoc_dna_status <= {basesoc_dna_status, basesoc_dna_dout};
    end
    if (dna_rst) begin
        basesoc_dna_status <= 57'd0;
        basesoc_dna_count <= 8'd0;
    end
end

always @(posedge from1380_clk) begin
    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_binary <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next_binary;
    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_next;
    if (from1380_rst) begin
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q <= 3'd0;
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl12_regs0 <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl12_regs1 <= impl_xilinxmultiregimpl12_regs0;
end

always @(posedge from1531_clk) begin
    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next_binary;
    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_next;
    if (from1531_rst) begin
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q <= 3'd0;
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl14_regs0 <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl14_regs1 <= impl_xilinxmultiregimpl14_regs0;
end

always @(posedge from2632_clk) begin
    basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next_binary;
    basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_next;
    if (from2632_rst) begin
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q <= 5'd0;
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q_binary <= 5'd0;
    end
    impl_xilinxmultiregimpl16_regs0 <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl16_regs1 <= impl_xilinxmultiregimpl16_regs0;
end

always @(posedge from3033_clk) begin
    basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next_binary;
    basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_next;
    if (from3033_rst) begin
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q <= 5'd0;
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q_binary <= 5'd0;
    end
    impl_xilinxmultiregimpl18_regs0 <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl18_regs1 <= impl_xilinxmultiregimpl18_regs0;
end

always @(posedge from3224_clk) begin
    basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_binary <= basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next_binary;
    basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q <= basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_next;
    if (from3224_rst) begin
        basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q <= 3'd0;
        basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl20_regs0 <= basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl20_regs1 <= impl_xilinxmultiregimpl20_regs0;
end

always @(posedge from7252_clk) begin
    basesoc_ad9361_tx_cdc_cdc_graycounter0_q_binary <= basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next_binary;
    basesoc_ad9361_tx_cdc_cdc_graycounter0_q <= basesoc_ad9361_tx_cdc_cdc_graycounter0_q_next;
    if (from7252_rst) begin
        basesoc_ad9361_tx_cdc_cdc_graycounter0_q <= 3'd0;
        basesoc_ad9361_tx_cdc_cdc_graycounter0_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl38_regs0 <= basesoc_ad9361_tx_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl38_regs1 <= impl_xilinxmultiregimpl38_regs0;
end

always @(posedge from7415_clk) begin
    basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary <= basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next_binary;
    basesoc_ad9361_rx_cdc_cdc_graycounter0_q <= basesoc_ad9361_rx_cdc_cdc_graycounter0_q_next;
    if (from7415_rst) begin
        basesoc_ad9361_rx_cdc_cdc_graycounter0_q <= 3'd0;
        basesoc_ad9361_rx_cdc_cdc_graycounter0_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl40_regs0 <= basesoc_ad9361_rx_cdc_cdc_graycounter1_q;
    impl_xilinxmultiregimpl40_regs1 <= impl_xilinxmultiregimpl40_regs0;
end

always @(posedge icap_clk) begin
    icap_resetinserter_state <= icap_resetinserter_next_state;
    if (basesoc_icap_count_icap_next_value_ce0) begin
        basesoc_icap_count <= basesoc_icap_count_icap_next_value0;
    end
    if (basesoc_icap_read_data_icap_next_value_ce1) begin
        basesoc_icap_read_data <= basesoc_icap_read_data_icap_next_value1;
    end
    if (basesoc_icap_reset) begin
        basesoc_icap_read_data <= 32'd0;
        basesoc_icap_count <= 4'd0;
        icap_resetinserter_state <= 3'd0;
    end
    if (icap_rst) begin
        basesoc_icap_read_data <= 32'd0;
        basesoc_icap_count <= 4'd0;
        icap_resetinserter_state <= 3'd0;
    end
end

always @(posedge idelay_clk) begin
    if ((basesoc_crg_reset_counter != 1'd0)) begin
        basesoc_crg_reset_counter <= (basesoc_crg_reset_counter - 1'd1);
    end else begin
        basesoc_crg_ic_reset <= 1'd0;
    end
    if (idelay_rst) begin
        basesoc_crg_reset_counter <= 4'd15;
        basesoc_crg_ic_reset <= 1'd1;
    end
end

always @(posedge jtag_clk) begin
    jtagphy_state <= jtagphy_next_state;
    if (basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value_ce0) begin
        basesoc_basesoc_jtagbone_phy_valid <= basesoc_basesoc_jtagbone_phy_valid_jtagphy_next_value0;
    end
    if (basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value_ce1) begin
        basesoc_basesoc_jtagbone_phy_data <= basesoc_basesoc_jtagbone_phy_data_jtagphy_next_value1;
    end
    if (basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value_ce2) begin
        basesoc_basesoc_jtagbone_phy_count <= basesoc_basesoc_jtagbone_phy_count_jtagphy_next_value2;
    end
    if (basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value_ce3) begin
        basesoc_basesoc_jtagbone_phy_ready <= basesoc_basesoc_jtagbone_phy_ready_jtagphy_next_value3;
    end
    if (basesoc_basesoc_jtagbone_phy_fsm_reset) begin
        basesoc_basesoc_jtagbone_phy_valid <= 1'd0;
        basesoc_basesoc_jtagbone_phy_ready <= 1'd0;
        basesoc_basesoc_jtagbone_phy_data <= 8'd0;
        basesoc_basesoc_jtagbone_phy_count <= 3'd0;
        jtagphy_state <= 2'd0;
    end
    if (jtag_rst) begin
        basesoc_basesoc_jtagbone_phy_valid <= 1'd0;
        basesoc_basesoc_jtagbone_phy_ready <= 1'd0;
        basesoc_basesoc_jtagbone_phy_data <= 8'd0;
        basesoc_basesoc_jtagbone_phy_count <= 3'd0;
        jtagphy_state <= 2'd0;
    end
end

always @(posedge pcie_clk) begin
    if ((basesoc_s7pciephy_tx_datapath_pipe_ready_sink_valid & (~basesoc_s7pciephy_tx_datapath_pipe_ready_source_ready))) begin
        basesoc_s7pciephy_tx_datapath_pipe_ready_valid <= 1'd1;
    end else begin
        if (basesoc_s7pciephy_tx_datapath_pipe_ready_source_ready) begin
            basesoc_s7pciephy_tx_datapath_pipe_ready_valid <= 1'd0;
        end
    end
    if (((~basesoc_s7pciephy_tx_datapath_pipe_ready_source_ready) & (~basesoc_s7pciephy_tx_datapath_pipe_ready_valid))) begin
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_valid;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_ready <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_ready;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_first <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_first;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_last <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_last;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_dat;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be <= basesoc_s7pciephy_tx_datapath_pipe_ready_sink_payload_be;
    end
    if ((basesoc_s7pciephy_rx_datapath_pipe_ready_sink_valid & (~basesoc_s7pciephy_rx_datapath_pipe_ready_source_ready))) begin
        basesoc_s7pciephy_rx_datapath_pipe_ready_valid <= 1'd1;
    end else begin
        if (basesoc_s7pciephy_rx_datapath_pipe_ready_source_ready) begin
            basesoc_s7pciephy_rx_datapath_pipe_ready_valid <= 1'd0;
        end
    end
    if (((~basesoc_s7pciephy_rx_datapath_pipe_ready_source_ready) & (~basesoc_s7pciephy_rx_datapath_pipe_ready_valid))) begin
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_valid;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_ready <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_ready;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_first <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_first;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_last <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_last;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_dat;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be <= basesoc_s7pciephy_rx_datapath_pipe_ready_sink_payload_be;
    end
    if (pcie_rst) begin
        basesoc_s7pciephy_tx_datapath_pipe_ready_valid <= 1'd0;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_valid <= 1'd0;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_ready <= 1'd0;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_dat <= 64'd0;
        basesoc_s7pciephy_tx_datapath_pipe_ready_sink_d_payload_be <= 8'd0;
        basesoc_s7pciephy_rx_datapath_pipe_ready_valid <= 1'd0;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_valid <= 1'd0;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_ready <= 1'd0;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_dat <= 64'd0;
        basesoc_s7pciephy_rx_datapath_pipe_ready_sink_d_payload_be <= 8'd0;
    end
end

always @(posedge pclk_clk) begin
    if ((basesoc_s7pciephy_pipe_pclk_sel_r == 1'd1)) begin
        basesoc_s7pciephy_pclk_sel <= 1'd1;
    end
    if ((basesoc_s7pciephy_pipe_pclk_sel_r == 1'd0)) begin
        basesoc_s7pciephy_pclk_sel <= 1'd0;
    end
    if (pclk_rst) begin
        basesoc_s7pciephy_pclk_sel <= 1'd0;
    end
    impl_xilinxmultiregimpl21_regs0 <= basesoc_s7pciephy_pipe_pclk_sel;
    impl_xilinxmultiregimpl21_regs1 <= impl_xilinxmultiregimpl21_regs0;
end

always @(posedge rfic_clk) begin
    basesoc_ad9361_rfic_time <= (basesoc_ad9361_rfic_time + 1'd1);
    basesoc_ad9361_ad9361phy_rx_frame_d <= basesoc_ad9361_ad9361phy_rx_frame;
    basesoc_ad9361_ad9361phy_rx_frame_rising_d <= basesoc_ad9361_ad9361phy_rx_frame_rising;
    if ((basesoc_ad9361_ad9361phy_mode1 == 1'd1)) begin
        basesoc_ad9361_ad9361phy_rx_data_valid <= {basesoc_ad9361_ad9361phy_rx_data_valid[2:0], (basesoc_ad9361_ad9361phy_rx_frame_rising & basesoc_ad9361_ad9361phy_rx_frame_first)};
        if (basesoc_ad9361_ad9361phy_rx_frame_rising_d) begin
            basesoc_ad9361_ad9361phy_rx_frame_first <= (~basesoc_ad9361_ad9361phy_rx_frame_first);
        end
    end else begin
        if ((basesoc_ad9361_ad9361phy_mode1 == 1'd0)) begin
            basesoc_ad9361_ad9361phy_rx_data_valid <= {basesoc_ad9361_ad9361phy_rx_data_valid[2:0], basesoc_ad9361_ad9361phy_rx_frame_rising};
        end
    end
    if ((basesoc_ad9361_ad9361phy_mode1 == 1'd1)) begin
        if (basesoc_ad9361_ad9361phy_rx_frame_first) begin
            basesoc_ad9361_ad9361phy_rx_data_ia <= {basesoc_ad9361_ad9361phy_rx_data_ia[5:0], basesoc_ad9361_ad9361phy_rx_data_half_i};
            basesoc_ad9361_ad9361phy_rx_data_qa <= {basesoc_ad9361_ad9361phy_rx_data_qa[5:0], basesoc_ad9361_ad9361phy_rx_data_half_q};
        end else begin
            basesoc_ad9361_ad9361phy_rx_data_ib <= {basesoc_ad9361_ad9361phy_rx_data_ib[5:0], basesoc_ad9361_ad9361phy_rx_data_half_i};
            basesoc_ad9361_ad9361phy_rx_data_qb <= {basesoc_ad9361_ad9361phy_rx_data_qb[5:0], basesoc_ad9361_ad9361phy_rx_data_half_q};
        end
    end else begin
        if ((basesoc_ad9361_ad9361phy_mode1 == 1'd0)) begin
            if (basesoc_ad9361_ad9361phy_rx_frame) begin
                basesoc_ad9361_ad9361phy_rx_data_ia <= {basesoc_ad9361_ad9361phy_rx_data_ia[5:0], basesoc_ad9361_ad9361phy_rx_data_half_i};
                basesoc_ad9361_ad9361phy_rx_data_qa <= {basesoc_ad9361_ad9361phy_rx_data_qa[5:0], basesoc_ad9361_ad9361phy_rx_data_half_q};
            end else begin
                basesoc_ad9361_ad9361phy_rx_data_ib <= {basesoc_ad9361_ad9361phy_rx_data_ib[5:0], basesoc_ad9361_ad9361phy_rx_data_half_i};
                basesoc_ad9361_ad9361phy_rx_data_qb <= {basesoc_ad9361_ad9361phy_rx_data_qb[5:0], basesoc_ad9361_ad9361phy_rx_data_half_q};
            end
        end
    end
    basesoc_ad9361_ad9361phy_source_valid <= 1'd0;
    if (basesoc_ad9361_ad9361phy_rx_data_valid[3]) begin
        basesoc_ad9361_ad9361phy_source_valid <= 1'd1;
        basesoc_ad9361_ad9361phy_source_payload_ia <= basesoc_ad9361_ad9361phy_rx_data_ia;
        basesoc_ad9361_ad9361phy_source_payload_qa <= basesoc_ad9361_ad9361phy_rx_data_qa;
        basesoc_ad9361_ad9361phy_source_payload_ib <= basesoc_ad9361_ad9361phy_rx_data_ib;
        basesoc_ad9361_ad9361phy_source_payload_qb <= basesoc_ad9361_ad9361phy_rx_data_qb;
    end
    basesoc_ad9361_ad9361phy_tx_cnt <= (basesoc_ad9361_ad9361phy_tx_cnt + 1'd1);
    if (basesoc_ad9361_ad9361phy_tx_ce) begin
        basesoc_ad9361_ad9361phy_tx_data_valid <= 1'd1;
    end else begin
        if (basesoc_ad9361_ad9361phy_tx_ce) begin
            basesoc_ad9361_ad9361phy_tx_data_valid <= 1'd0;
        end
    end
    if (basesoc_ad9361_ad9361phy_tx_ce) begin
        basesoc_ad9361_ad9361phy_tx_data_ia <= 1'd0;
        basesoc_ad9361_ad9361phy_tx_data_qa <= 1'd0;
        basesoc_ad9361_ad9361phy_tx_data_ib <= 1'd0;
        basesoc_ad9361_ad9361phy_tx_data_qb <= 1'd0;
        if (basesoc_ad9361_ad9361phy_sink_valid) begin
            basesoc_ad9361_ad9361phy_tx_data_ia <= basesoc_ad9361_ad9361phy_sink_payload_ia;
            basesoc_ad9361_ad9361phy_tx_data_qa <= basesoc_ad9361_ad9361phy_sink_payload_qa;
            basesoc_ad9361_ad9361phy_tx_data_ib <= basesoc_ad9361_ad9361phy_sink_payload_ib;
            basesoc_ad9361_ad9361phy_tx_data_qb <= basesoc_ad9361_ad9361phy_sink_payload_qb;
        end
    end
    if (basesoc_ad9361_ad9361phy_loopback1) begin
        basesoc_ad9361_ad9361phy_source_valid <= (basesoc_ad9361_ad9361phy_sink_valid & basesoc_ad9361_ad9361phy_sink_ready);
        basesoc_ad9361_ad9361phy_source_payload_ia <= basesoc_ad9361_ad9361phy_sink_payload_ia;
        basesoc_ad9361_ad9361phy_source_payload_qa <= basesoc_ad9361_ad9361phy_sink_payload_qa;
        basesoc_ad9361_ad9361phy_source_payload_ib <= basesoc_ad9361_ad9361phy_sink_payload_ib;
        basesoc_ad9361_ad9361phy_source_payload_qb <= basesoc_ad9361_ad9361phy_sink_payload_qb;
    end
    if (basesoc_ad9361rfic_ce) begin
        basesoc_ad9361rfic_data <= {basesoc_ad9361rfic_data[14:0], (((((((((((((basesoc_ad9361rfic_data[1] ^ basesoc_ad9361rfic_data[2]) ^ basesoc_ad9361rfic_data[4]) ^ basesoc_ad9361rfic_data[5]) ^ basesoc_ad9361rfic_data[6]) ^ basesoc_ad9361rfic_data[7]) ^ basesoc_ad9361rfic_data[8]) ^ basesoc_ad9361rfic_data[9]) ^ basesoc_ad9361rfic_data[10]) ^ basesoc_ad9361rfic_data[11]) ^ basesoc_ad9361rfic_data[12]) ^ basesoc_ad9361rfic_data[13]) ^ basesoc_ad9361rfic_data[14]) ^ basesoc_ad9361rfic_data[15])};
    end
    if (basesoc_ad9361rfic_reset) begin
        basesoc_ad9361rfic_data <= 16'd2644;
    end
    if (basesoc_ad9361rfic_ad9361prbschecker0_ce1) begin
        basesoc_ad9361rfic_ad9361prbschecker0_data <= {basesoc_ad9361rfic_ad9361prbschecker0_data[14:0], (((((((((((((basesoc_ad9361rfic_ad9361prbschecker0_data[1] ^ basesoc_ad9361rfic_ad9361prbschecker0_data[2]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[4]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[5]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[6]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[7]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[8]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[9]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[10]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[11]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[12]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[13]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[14]) ^ basesoc_ad9361rfic_ad9361prbschecker0_data[15])};
    end
    if (basesoc_ad9361rfic_ad9361prbschecker0_reset) begin
        basesoc_ad9361rfic_ad9361prbschecker0_data <= 16'd2644;
    end
    if (basesoc_ad9361rfic_ad9361prbschecker0_wait) begin
        if ((~basesoc_ad9361rfic_ad9361prbschecker0_done)) begin
            basesoc_ad9361rfic_ad9361prbschecker0_count <= (basesoc_ad9361rfic_ad9361prbschecker0_count - 1'd1);
        end
    end else begin
        basesoc_ad9361rfic_ad9361prbschecker0_count <= 11'd1024;
    end
    if (basesoc_ad9361rfic_ad9361prbschecker1_ce1) begin
        basesoc_ad9361rfic_ad9361prbschecker1_data <= {basesoc_ad9361rfic_ad9361prbschecker1_data[14:0], (((((((((((((basesoc_ad9361rfic_ad9361prbschecker1_data[1] ^ basesoc_ad9361rfic_ad9361prbschecker1_data[2]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[4]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[5]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[6]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[7]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[8]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[9]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[10]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[11]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[12]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[13]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[14]) ^ basesoc_ad9361rfic_ad9361prbschecker1_data[15])};
    end
    if (basesoc_ad9361rfic_ad9361prbschecker1_reset) begin
        basesoc_ad9361rfic_ad9361prbschecker1_data <= 16'd2644;
    end
    if (basesoc_ad9361rfic_ad9361prbschecker1_wait) begin
        if ((~basesoc_ad9361rfic_ad9361prbschecker1_done)) begin
            basesoc_ad9361rfic_ad9361prbschecker1_count <= (basesoc_ad9361rfic_ad9361prbschecker1_count - 1'd1);
        end
    end else begin
        basesoc_ad9361rfic_ad9361prbschecker1_count <= 11'd1024;
    end
    if (rfic_rst) begin
        basesoc_ad9361_ad9361phy_source_valid <= 1'd0;
        basesoc_ad9361_ad9361phy_source_payload_ia <= 12'd0;
        basesoc_ad9361_ad9361phy_source_payload_qa <= 12'd0;
        basesoc_ad9361_ad9361phy_source_payload_ib <= 12'd0;
        basesoc_ad9361_ad9361phy_source_payload_qb <= 12'd0;
        basesoc_ad9361_ad9361phy_rx_frame_d <= 1'd0;
        basesoc_ad9361_ad9361phy_rx_frame_rising_d <= 1'd0;
        basesoc_ad9361_ad9361phy_rx_frame_first <= 1'd0;
        basesoc_ad9361_ad9361phy_rx_data_valid <= 4'd0;
        basesoc_ad9361_ad9361phy_rx_data_ia <= 12'd0;
        basesoc_ad9361_ad9361phy_rx_data_qa <= 12'd0;
        basesoc_ad9361_ad9361phy_rx_data_ib <= 12'd0;
        basesoc_ad9361_ad9361phy_rx_data_qb <= 12'd0;
        basesoc_ad9361_ad9361phy_tx_cnt <= 2'd0;
        basesoc_ad9361_ad9361phy_tx_data_valid <= 1'd0;
        basesoc_ad9361_ad9361phy_tx_data_ia <= 12'd0;
        basesoc_ad9361_ad9361phy_tx_data_qa <= 12'd0;
        basesoc_ad9361_ad9361phy_tx_data_ib <= 12'd0;
        basesoc_ad9361_ad9361phy_tx_data_qb <= 12'd0;
        basesoc_ad9361_rfic_time <= 64'd0;
        basesoc_ad9361rfic_data <= 16'd2644;
        basesoc_ad9361rfic_ad9361prbschecker0_data <= 16'd2644;
        basesoc_ad9361rfic_ad9361prbschecker0_count <= 11'd1024;
        basesoc_ad9361rfic_ad9361prbschecker1_data <= 16'd2644;
        basesoc_ad9361rfic_ad9361prbschecker1_count <= 11'd1024;
    end
    impl_xilinxmultiregimpl35_regs0 <= basesoc_ad9361_gpio_tx_unpacker_enable0;
    impl_xilinxmultiregimpl35_regs1 <= impl_xilinxmultiregimpl35_regs0;
    impl_xilinxmultiregimpl36_regs0 <= basesoc_ad9361_gpio_rx_packer_enable0;
    impl_xilinxmultiregimpl36_regs1 <= impl_xilinxmultiregimpl36_regs0;
end

always @(posedge sys_clk) begin
    basesoc_pps_sys_d <= basesoc_pps_sys;
    user_led <= basesoc;
    case (grant)
        1'd0: begin
            if ((~request[0])) begin
                if (request[1]) begin
                    grant <= 1'd1;
                end else begin
                    if (request[2]) begin
                        grant <= 2'd2;
                    end
                end
            end
        end
        1'd1: begin
            if ((~request[1])) begin
                if (request[2]) begin
                    grant <= 2'd2;
                end else begin
                    if (request[0]) begin
                        grant <= 1'd0;
                    end
                end
            end
        end
        2'd2: begin
            if ((~request[2])) begin
                if (request[0]) begin
                    grant <= 1'd0;
                end else begin
                    if (request[1]) begin
                        grant <= 1'd1;
                    end
                end
            end
        end
    endcase
    slave_sel_r <= slave_sel;
    if (wait_1) begin
        if ((~done)) begin
            count <= (count - 1'd1);
        end
    end else begin
        count <= 20'd1000000;
    end
    if ((basesoc_basesoc_bus_errors != 32'd4294967295)) begin
        if (basesoc_basesoc_bus_error) begin
            basesoc_basesoc_bus_errors <= (basesoc_basesoc_bus_errors + 1'd1);
        end
    end
    if ((~basesoc_si5351_litei2cphycore_active)) begin
        basesoc_si5351_litei2cphycore_i2c_speed_mode_delayed <= basesoc_si5351_litei2cphycore_i2c_speed_mode;
    end
    if (basesoc_si5351_litei2cphycore_sr_out_load) begin
        basesoc_si5351_litei2cphycore_sr_out <= (basesoc_si5351_litei2cphycore_sink_payload_data <<< (6'd32 - (basesoc_si5351_litei2cphycore_len_tx_capped * 4'd8)));
    end
    if (basesoc_si5351_litei2cphycore_sr_out_shift) begin
        basesoc_si5351_litei2cphycore_sr_out <= {basesoc_si5351_litei2cphycore_sr_out, basesoc_si5351_litei2cphycore};
    end
    if (basesoc_si5351_litei2cphycore_sr_in_shift) begin
        basesoc_si5351_litei2cphycore_sr_in <= {basesoc_si5351_litei2cphycore_sr_in, basesoc_si5351_litei2cphycore_sda_i};
    end
    if (basesoc_si5351_litei2cphycore_litei2cclkgen_en) begin
        if ((basesoc_si5351_litei2cphycore_litei2cclkgen_cnt < basesoc_si5351_litei2cphycore_litei2cclkgen_div)) begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_cnt <= (basesoc_si5351_litei2cphycore_litei2cclkgen_cnt + 1'd1);
        end else begin
            basesoc_si5351_litei2cphycore_litei2cclkgen_cnt <= 1'd0;
            basesoc_si5351_litei2cphycore_litei2cclkgen_clk <= basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt[1];
            if ((basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt < 2'd3)) begin
                basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt <= (basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt + 1'd1);
            end else begin
                basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt <= 1'd0;
            end
        end
    end else begin
        basesoc_si5351_litei2cphycore_litei2cclkgen_clk <= (~basesoc_si5351_litei2cphycore_litei2cclkgen_keep_low);
        basesoc_si5351_litei2cphycore_litei2cclkgen_cnt <= 1'd0;
        basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt <= 1'd0;
    end
    si5351_litei2c_state <= si5351_litei2c_next_state;
    if (basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value_ce0) begin
        basesoc_si5351_litei2cphycore_nack <= basesoc_si5351_litei2cphycore_nack_si5351_litei2c_next_value0;
    end
    if (basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value_ce1) begin
        basesoc_si5351_litei2cphycore_tx_done <= basesoc_si5351_litei2cphycore_tx_done_si5351_litei2c_next_value1;
    end
    if (basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value_ce2) begin
        basesoc_si5351_litei2cphycore_sr_addr <= basesoc_si5351_litei2cphycore_sr_addr_si5351_litei2c_next_value2;
    end
    if (basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value_ce3) begin
        basesoc_si5351_litei2cphycore_sr_cnt <= basesoc_si5351_litei2cphycore_sr_cnt_si5351_litei2c_next_value3;
    end
    if (basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value_ce4) begin
        basesoc_si5351_litei2cphycore_bytes_send <= basesoc_si5351_litei2cphycore_bytes_send_si5351_litei2c_next_value4;
    end
    if (basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value_ce5) begin
        basesoc_si5351_litei2cphycore_bytes_recv <= basesoc_si5351_litei2cphycore_bytes_recv_si5351_litei2c_next_value5;
    end
    if (basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value_ce6) begin
        basesoc_si5351_litei2cphycore_sr_in <= basesoc_si5351_litei2cphycore_sr_in_si5351_litei2c_next_value6;
    end
    if (((basesoc_si5351_master_tx_fifo_syncfifo_we & basesoc_si5351_master_tx_fifo_syncfifo_writable) & (~basesoc_si5351_master_tx_fifo_replace))) begin
        basesoc_si5351_master_tx_fifo_produce <= (basesoc_si5351_master_tx_fifo_produce + 1'd1);
    end
    if (basesoc_si5351_master_tx_fifo_do_read) begin
        basesoc_si5351_master_tx_fifo_consume <= (basesoc_si5351_master_tx_fifo_consume + 1'd1);
    end
    if (((basesoc_si5351_master_tx_fifo_syncfifo_we & basesoc_si5351_master_tx_fifo_syncfifo_writable) & (~basesoc_si5351_master_tx_fifo_replace))) begin
        if ((~basesoc_si5351_master_tx_fifo_do_read)) begin
            basesoc_si5351_master_tx_fifo_level <= (basesoc_si5351_master_tx_fifo_level + 1'd1);
        end
    end else begin
        if (basesoc_si5351_master_tx_fifo_do_read) begin
            basesoc_si5351_master_tx_fifo_level <= (basesoc_si5351_master_tx_fifo_level - 1'd1);
        end
    end
    if (((basesoc_si5351_master_rx_fifo_syncfifo_we & basesoc_si5351_master_rx_fifo_syncfifo_writable) & (~basesoc_si5351_master_rx_fifo_replace))) begin
        basesoc_si5351_master_rx_fifo_produce <= (basesoc_si5351_master_rx_fifo_produce + 1'd1);
    end
    if (basesoc_si5351_master_rx_fifo_do_read) begin
        basesoc_si5351_master_rx_fifo_consume <= (basesoc_si5351_master_rx_fifo_consume + 1'd1);
    end
    if (((basesoc_si5351_master_rx_fifo_syncfifo_we & basesoc_si5351_master_rx_fifo_syncfifo_writable) & (~basesoc_si5351_master_rx_fifo_replace))) begin
        if ((~basesoc_si5351_master_rx_fifo_do_read)) begin
            basesoc_si5351_master_rx_fifo_level <= (basesoc_si5351_master_rx_fifo_level + 1'd1);
        end
    end else begin
        if (basesoc_si5351_master_rx_fifo_do_read) begin
            basesoc_si5351_master_rx_fifo_level <= (basesoc_si5351_master_rx_fifo_level - 1'd1);
        end
    end
    si5351_resetinserter_state <= si5351_resetinserter_next_state;
    if (basesoc_si5351_adr_si5351_resetinserter_next_value_ce) begin
        basesoc_si5351_adr <= basesoc_si5351_adr_si5351_resetinserter_next_value;
    end
    if (basesoc_si5351_sequencer_reset) begin
        basesoc_si5351_adr <= 7'd0;
        si5351_resetinserter_state <= 4'd0;
    end
    basesoc_si5351_pwm_counter <= 1'd0;
    if ((basesoc_si5351_pwm_enable & (~basesoc_si5351_pwm_reset))) begin
        if ((basesoc_si5351_pwm_counter < (basesoc_si5351_pwm_period - 1'd1))) begin
            basesoc_si5351_pwm_counter <= (basesoc_si5351_pwm_counter + 1'd1);
        end
    end
    si5351_pwm <= (basesoc_si5351_pwm_enable & (basesoc_si5351_pwm_counter < basesoc_si5351_pwm_width));
    if (basesoc_time_gen_time_read_ps_i) begin
        basesoc_time_gen_time_read_ps_toggle_i <= (~basesoc_time_gen_time_read_ps_toggle_i);
    end
    if (basesoc_time_gen_time_write_ps_i) begin
        basesoc_time_gen_time_write_ps_toggle_i <= (~basesoc_time_gen_time_write_ps_toggle_i);
    end
    if (basesoc_time_gen_time_change_ps_i) begin
        basesoc_time_gen_time_change_ps_toggle_i <= (~basesoc_time_gen_time_change_ps_toggle_i);
    end
    basesoc_time_sync_ping_o1 <= basesoc_time_sync_ping_o0;
    if (basesoc_time_sync_ping_o1) begin
        basesoc_time_sync_o <= basesoc_time_sync_obuffer;
    end
    basesoc_time_sync_ping_toggle_o_r <= basesoc_time_sync_ping_toggle_o;
    if (basesoc_time_sync_pong_i) begin
        basesoc_time_sync_pong_toggle_i <= (~basesoc_time_sync_pong_toggle_i);
    end
    uartbone_state <= uartbone_next_state;
    if (basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value_ce0) begin
        basesoc_basesoc_jtagbone_data_bytes_count <= basesoc_basesoc_jtagbone_data_bytes_count_uartbone_next_value0;
    end
    if (basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value_ce1) begin
        basesoc_basesoc_jtagbone_addr_bytes_count <= basesoc_basesoc_jtagbone_addr_bytes_count_uartbone_next_value1;
    end
    if (basesoc_basesoc_jtagbone_words_count_uartbone_next_value_ce2) begin
        basesoc_basesoc_jtagbone_words_count <= basesoc_basesoc_jtagbone_words_count_uartbone_next_value2;
    end
    if (basesoc_basesoc_jtagbone_cmd_uartbone_next_value_ce3) begin
        basesoc_basesoc_jtagbone_cmd <= basesoc_basesoc_jtagbone_cmd_uartbone_next_value3;
    end
    if (basesoc_basesoc_jtagbone_length_uartbone_next_value_ce4) begin
        basesoc_basesoc_jtagbone_length <= basesoc_basesoc_jtagbone_length_uartbone_next_value4;
    end
    if (basesoc_basesoc_jtagbone_address_uartbone_next_value_ce5) begin
        basesoc_basesoc_jtagbone_address <= basesoc_basesoc_jtagbone_address_uartbone_next_value5;
    end
    if (basesoc_basesoc_jtagbone_incr_uartbone_next_value_ce6) begin
        basesoc_basesoc_jtagbone_incr <= basesoc_basesoc_jtagbone_incr_uartbone_next_value6;
    end
    if (basesoc_basesoc_jtagbone_data_uartbone_next_value_ce7) begin
        basesoc_basesoc_jtagbone_data <= basesoc_basesoc_jtagbone_data_uartbone_next_value7;
    end
    if (basesoc_basesoc_jtagbone_reset) begin
        basesoc_basesoc_jtagbone_incr <= 1'd0;
        uartbone_state <= 3'd0;
    end
    if (basesoc_basesoc_jtagbone_wait) begin
        if ((~basesoc_basesoc_jtagbone_done)) begin
            basesoc_basesoc_jtagbone_count <= (basesoc_basesoc_jtagbone_count - 1'd1);
        end
    end else begin
        basesoc_basesoc_jtagbone_count <= 24'd12500000;
    end
    if (basesoc_leds_done) begin
        basesoc_leds_chaser <= {basesoc_leds_chaser, (~basesoc_leds_chaser)};
    end
    if (basesoc_leds_re) begin
        basesoc_leds_mode <= 1'd1;
    end
    if (basesoc_leds_wait) begin
        if ((~basesoc_leds_done)) begin
            basesoc_leds_count <= (basesoc_leds_count - 1'd1);
        end
    end else begin
        basesoc_leds_count <= 26'd62500000;
    end
    basesoc_icap_icap_clk_counter <= (basesoc_icap_icap_clk_counter + 1'd1);
    icap_clk <= basesoc_icap_icap_clk_counter[3];
    icap_fsm_state <= icap_fsm_next_state;
    if (basesoc_drdy) begin
        case (basesoc_channel)
            1'd0: begin
                basesoc_csrstatus0_status <= (basesoc_do >>> 3'd4);
            end
            1'd1: begin
                basesoc_csrstatus1_status <= (basesoc_do >>> 3'd4);
            end
            2'd2: begin
                basesoc_csrstatus2_status <= (basesoc_do >>> 3'd4);
            end
            3'd6: begin
                basesoc_csrstatus3_status <= (basesoc_do >>> 3'd4);
            end
        endcase
    end
    basesoc_eoc_status <= ((basesoc_eoc_status & (~basesoc_eoc_we)) | basesoc_eoc);
    basesoc_eos_status <= ((basesoc_eos_status & (~basesoc_eos_we)) | basesoc_eos);
    basesoc_dna_dna_clk_count <= (basesoc_dna_dna_clk_count + 1'd1);
    dna_clk <= basesoc_dna_dna_clk_count;
    basesoc_flash_clk_divider1 <= (basesoc_flash_clk_divider1 + 1'd1);
    if (basesoc_flash_clk_rise) begin
        basesoc_flash_pads_clk <= basesoc_flash_clk_enable;
    end else begin
        if (basesoc_flash_clk_fall) begin
            basesoc_flash_clk_divider1 <= 1'd0;
            basesoc_flash_pads_clk <= 1'd0;
        end
    end
    basesoc_flash_pads_cs_n <= (~(basesoc_flash_cs & (basesoc_flash_xfer_enable | (basesoc_flash_cs_mode == 1'd1))));
    if (basesoc_flash_mosi_latch) begin
        basesoc_flash_mosi_data <= basesoc_flash_mosi;
        basesoc_flash_mosi_sel <= 6'd39;
    end else begin
        if (basesoc_flash_clk_fall) begin
            if (basesoc_flash_xfer_enable) begin
                basesoc_flash_pads_mosi <= sync_array_muxed;
            end
            basesoc_flash_mosi_sel <= (basesoc_flash_mosi_sel - 1'd1);
        end
    end
    if (basesoc_flash_clk_rise) begin
        if (basesoc_flash_loopback) begin
            basesoc_flash_miso_data <= {basesoc_flash_miso_data, basesoc_flash_pads_mosi};
        end else begin
            basesoc_flash_miso_data <= {basesoc_flash_miso_data, basesoc_flash_pads_miso};
        end
    end
    if (basesoc_flash_miso_latch) begin
        basesoc_flash_miso <= basesoc_flash_miso_data;
    end
    s7spiflash_state <= s7spiflash_next_state;
    if (basesoc_flash_count_s7spiflash_next_value_ce) begin
        basesoc_flash_count <= basesoc_flash_count_s7spiflash_next_value;
    end
    if (((~basesoc_s7pciephy_tx_datapath_pipe_valid_source_valid) | basesoc_s7pciephy_tx_datapath_pipe_valid_source_ready)) begin
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_valid <= basesoc_s7pciephy_tx_datapath_pipe_valid_sink_valid;
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_first <= basesoc_s7pciephy_tx_datapath_pipe_valid_sink_first;
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_last <= basesoc_s7pciephy_tx_datapath_pipe_valid_sink_last;
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat <= basesoc_s7pciephy_tx_datapath_pipe_valid_sink_payload_dat;
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_be <= basesoc_s7pciephy_tx_datapath_pipe_valid_sink_payload_be;
    end
    if (((~basesoc_s7pciephy_rx_datapath_pipe_valid_source_valid) | basesoc_s7pciephy_rx_datapath_pipe_valid_source_ready)) begin
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_valid <= basesoc_s7pciephy_rx_datapath_pipe_valid_sink_valid;
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_first <= basesoc_s7pciephy_rx_datapath_pipe_valid_sink_first;
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_last <= basesoc_s7pciephy_rx_datapath_pipe_valid_sink_last;
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_dat <= basesoc_s7pciephy_rx_datapath_pipe_valid_sink_payload_dat;
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_be <= basesoc_s7pciephy_rx_datapath_pipe_valid_sink_payload_be;
    end
    if ((basesoc_basesoc_depacketizer_header_extracter_sink_valid & basesoc_basesoc_depacketizer_header_extracter_sink_ready)) begin
        basesoc_basesoc_depacketizer_header_extracter_dat <= basesoc_basesoc_depacketizer_header_extracter_sink_payload_dat;
        basesoc_basesoc_depacketizer_header_extracter_be <= basesoc_basesoc_depacketizer_header_extracter_sink_payload_be;
    end
    litepcieendpoint_state <= litepcieendpoint_next_state;
    if (basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value_ce0) begin
        basesoc_basesoc_depacketizer_header_extracter_first <= basesoc_basesoc_depacketizer_header_extracter_first_litepcietlpdepacketizer_next_value0;
    end
    if (basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value_ce1) begin
        basesoc_basesoc_depacketizer_header_extracter_last <= basesoc_basesoc_depacketizer_header_extracter_last_litepcietlpdepacketizer_next_value1;
    end
    if (basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value_ce2) begin
        basesoc_basesoc_depacketizer_header_extracter_count <= basesoc_basesoc_depacketizer_header_extracter_count_litepcietlpdepacketizer_next_value2;
    end
    if (litepcieendpoint_next_value_ce0) begin
        basesoc_basesoc_depacketizer_header_extracter_source_payload_header[31:0] <= litepcieendpoint_next_value0;
    end
    if (litepcieendpoint_next_value_ce1) begin
        basesoc_basesoc_depacketizer_header_extracter_source_payload_header[63:32] <= litepcieendpoint_next_value1;
    end
    if (litepcieendpoint_next_value_ce2) begin
        basesoc_basesoc_depacketizer_header_extracter_source_payload_header[95:64] <= litepcieendpoint_next_value2;
    end
    if (litepcieendpoint_next_value_ce3) begin
        basesoc_basesoc_depacketizer_header_extracter_source_payload_header[127:96] <= litepcieendpoint_next_value3;
    end
    if (basesoc_basesoc_depacketizer_dispatcher_first) begin
        basesoc_basesoc_depacketizer_dispatcher_sel_ongoing <= basesoc_basesoc_depacketizer_dispatcher_sel0;
    end
    basesoc_basesoc_depacketizer_dispatcher_ongoing1 <= basesoc_basesoc_depacketizer_dispatcher_ongoing0;
    if (basesoc_basesoc_depacketizer_dispatcher_last) begin
        basesoc_basesoc_depacketizer_dispatcher_first <= 1'd1;
    end else begin
        if ((basesoc_basesoc_depacketizer_dispatch_sink_valid & basesoc_basesoc_depacketizer_dispatch_sink_ready)) begin
            basesoc_basesoc_depacketizer_dispatcher_first <= 1'd0;
        end
    end
    case (basesoc_basesoc_packetizer_grant)
        1'd0: begin
            if ((~basesoc_basesoc_packetizer_request[0])) begin
                if (basesoc_basesoc_packetizer_request[1]) begin
                    basesoc_basesoc_packetizer_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~basesoc_basesoc_packetizer_request[1])) begin
                if (basesoc_basesoc_packetizer_request[0]) begin
                    basesoc_basesoc_packetizer_grant <= 1'd0;
                end
            end
        end
    endcase
    basesoc_basesoc_packetizer_status0_ongoing1 <= basesoc_basesoc_packetizer_status0_ongoing0;
    if (basesoc_basesoc_packetizer_status0_last) begin
        basesoc_basesoc_packetizer_status0_first <= 1'd1;
    end else begin
        if ((basesoc_basesoc_packetizer_tlp_raw_req_valid & basesoc_basesoc_packetizer_tlp_raw_req_ready)) begin
            basesoc_basesoc_packetizer_status0_first <= 1'd0;
        end
    end
    basesoc_basesoc_packetizer_status1_ongoing1 <= basesoc_basesoc_packetizer_status1_ongoing0;
    if (basesoc_basesoc_packetizer_status1_last) begin
        basesoc_basesoc_packetizer_status1_first <= 1'd1;
    end else begin
        if ((basesoc_basesoc_packetizer_tlp_raw_cmp_valid & basesoc_basesoc_packetizer_tlp_raw_cmp_ready)) begin
            basesoc_basesoc_packetizer_status1_first <= 1'd0;
        end
    end
    if (((~basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_valid) | basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_ready)) begin
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_valid <= basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_valid;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_first <= basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_first;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_last <= basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_last;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_fmt <= basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_fmt;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header <= basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_header;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_dat <= basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_dat;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_be <= basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_sink_payload_be;
    end
    if ((basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_valid & basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_ready)) begin
        basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_dat <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_dat;
        basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_be <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_payload_be;
        basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_last <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_sink_last;
    end
    litepcieendpoint_litepcietlpheaderinserter64b3dws_state <= litepcieendpoint_litepcietlpheaderinserter64b3dws_next_state;
    if (basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value_ce) begin
        basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count <= basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count_litepcietlpheaderinserter64b3dws_next_value;
    end
    litepcieendpoint_litepcietlpheaderinserter64b4dws_state <= litepcieendpoint_litepcietlpheaderinserter64b4dws_next_state;
    if (basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value_ce) begin
        basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count <= basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count_litepcietlpheaderinserter64b4dws_next_value;
    end
    if (litepcieendpoint_first) begin
        litepcieendpoint_sel_ongoing <= litepcieendpoint_sel0;
    end
    litepcieendpoint_ongoing1 <= litepcieendpoint_ongoing0;
    if (litepcieendpoint_last) begin
        litepcieendpoint_first <= 1'd1;
    end else begin
        if ((basesoc_basesoc_slave_source_valid & basesoc_basesoc_slave_source_ready)) begin
            litepcieendpoint_first <= 1'd0;
        end
    end
    if (litepcieendpoint_tag_queue_syncfifo_re) begin
        litepcieendpoint_tag_queue_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_tag_queue_re) begin
            litepcieendpoint_tag_queue_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_tag_queue_syncfifo_we & litepcieendpoint_tag_queue_syncfifo_writable) & (~litepcieendpoint_tag_queue_replace))) begin
        litepcieendpoint_tag_queue_produce <= (litepcieendpoint_tag_queue_produce + 1'd1);
    end
    if (litepcieendpoint_tag_queue_do_read) begin
        litepcieendpoint_tag_queue_consume <= (litepcieendpoint_tag_queue_consume + 1'd1);
    end
    if (((litepcieendpoint_tag_queue_syncfifo_we & litepcieendpoint_tag_queue_syncfifo_writable) & (~litepcieendpoint_tag_queue_replace))) begin
        if ((~litepcieendpoint_tag_queue_do_read)) begin
            litepcieendpoint_tag_queue_level0 <= (litepcieendpoint_tag_queue_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_tag_queue_do_read) begin
            litepcieendpoint_tag_queue_level0 <= (litepcieendpoint_tag_queue_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_req_queue_syncfifo_re) begin
        litepcieendpoint_req_queue_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_req_queue_re) begin
            litepcieendpoint_req_queue_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_req_queue_syncfifo_we & litepcieendpoint_req_queue_syncfifo_writable) & (~litepcieendpoint_req_queue_replace))) begin
        litepcieendpoint_req_queue_produce <= (litepcieendpoint_req_queue_produce + 1'd1);
    end
    if (litepcieendpoint_req_queue_do_read) begin
        litepcieendpoint_req_queue_consume <= (litepcieendpoint_req_queue_consume + 1'd1);
    end
    if (((litepcieendpoint_req_queue_syncfifo_we & litepcieendpoint_req_queue_syncfifo_writable) & (~litepcieendpoint_req_queue_replace))) begin
        if ((~litepcieendpoint_req_queue_do_read)) begin
            litepcieendpoint_req_queue_level0 <= (litepcieendpoint_req_queue_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_req_queue_do_read) begin
            litepcieendpoint_req_queue_level0 <= (litepcieendpoint_req_queue_level0 - 1'd1);
        end
    end
    litepcieendpoint_fsm0_state <= litepcieendpoint_fsm0_next_state;
    if (litepcieendpoint_syncfifo0_syncfifo0_re) begin
        litepcieendpoint_syncfifo0_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo0_re) begin
            litepcieendpoint_syncfifo0_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo0_syncfifo0_we & litepcieendpoint_syncfifo0_syncfifo0_writable) & (~litepcieendpoint_syncfifo0_replace))) begin
        litepcieendpoint_syncfifo0_produce <= (litepcieendpoint_syncfifo0_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo0_do_read) begin
        litepcieendpoint_syncfifo0_consume <= (litepcieendpoint_syncfifo0_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo0_syncfifo0_we & litepcieendpoint_syncfifo0_syncfifo0_writable) & (~litepcieendpoint_syncfifo0_replace))) begin
        if ((~litepcieendpoint_syncfifo0_do_read)) begin
            litepcieendpoint_syncfifo0_level0 <= (litepcieendpoint_syncfifo0_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo0_do_read) begin
            litepcieendpoint_syncfifo0_level0 <= (litepcieendpoint_syncfifo0_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_syncfifo1_syncfifo1_re) begin
        litepcieendpoint_syncfifo1_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo1_re) begin
            litepcieendpoint_syncfifo1_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo1_syncfifo1_we & litepcieendpoint_syncfifo1_syncfifo1_writable) & (~litepcieendpoint_syncfifo1_replace))) begin
        litepcieendpoint_syncfifo1_produce <= (litepcieendpoint_syncfifo1_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo1_do_read) begin
        litepcieendpoint_syncfifo1_consume <= (litepcieendpoint_syncfifo1_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo1_syncfifo1_we & litepcieendpoint_syncfifo1_syncfifo1_writable) & (~litepcieendpoint_syncfifo1_replace))) begin
        if ((~litepcieendpoint_syncfifo1_do_read)) begin
            litepcieendpoint_syncfifo1_level0 <= (litepcieendpoint_syncfifo1_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo1_do_read) begin
            litepcieendpoint_syncfifo1_level0 <= (litepcieendpoint_syncfifo1_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_syncfifo2_syncfifo2_re) begin
        litepcieendpoint_syncfifo2_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo2_re) begin
            litepcieendpoint_syncfifo2_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo2_syncfifo2_we & litepcieendpoint_syncfifo2_syncfifo2_writable) & (~litepcieendpoint_syncfifo2_replace))) begin
        litepcieendpoint_syncfifo2_produce <= (litepcieendpoint_syncfifo2_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo2_do_read) begin
        litepcieendpoint_syncfifo2_consume <= (litepcieendpoint_syncfifo2_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo2_syncfifo2_we & litepcieendpoint_syncfifo2_syncfifo2_writable) & (~litepcieendpoint_syncfifo2_replace))) begin
        if ((~litepcieendpoint_syncfifo2_do_read)) begin
            litepcieendpoint_syncfifo2_level0 <= (litepcieendpoint_syncfifo2_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo2_do_read) begin
            litepcieendpoint_syncfifo2_level0 <= (litepcieendpoint_syncfifo2_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_syncfifo3_syncfifo3_re) begin
        litepcieendpoint_syncfifo3_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo3_re) begin
            litepcieendpoint_syncfifo3_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo3_syncfifo3_we & litepcieendpoint_syncfifo3_syncfifo3_writable) & (~litepcieendpoint_syncfifo3_replace))) begin
        litepcieendpoint_syncfifo3_produce <= (litepcieendpoint_syncfifo3_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo3_do_read) begin
        litepcieendpoint_syncfifo3_consume <= (litepcieendpoint_syncfifo3_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo3_syncfifo3_we & litepcieendpoint_syncfifo3_syncfifo3_writable) & (~litepcieendpoint_syncfifo3_replace))) begin
        if ((~litepcieendpoint_syncfifo3_do_read)) begin
            litepcieendpoint_syncfifo3_level0 <= (litepcieendpoint_syncfifo3_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo3_do_read) begin
            litepcieendpoint_syncfifo3_level0 <= (litepcieendpoint_syncfifo3_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_syncfifo4_syncfifo4_re) begin
        litepcieendpoint_syncfifo4_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo4_re) begin
            litepcieendpoint_syncfifo4_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo4_syncfifo4_we & litepcieendpoint_syncfifo4_syncfifo4_writable) & (~litepcieendpoint_syncfifo4_replace))) begin
        litepcieendpoint_syncfifo4_produce <= (litepcieendpoint_syncfifo4_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo4_do_read) begin
        litepcieendpoint_syncfifo4_consume <= (litepcieendpoint_syncfifo4_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo4_syncfifo4_we & litepcieendpoint_syncfifo4_syncfifo4_writable) & (~litepcieendpoint_syncfifo4_replace))) begin
        if ((~litepcieendpoint_syncfifo4_do_read)) begin
            litepcieendpoint_syncfifo4_level0 <= (litepcieendpoint_syncfifo4_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo4_do_read) begin
            litepcieendpoint_syncfifo4_level0 <= (litepcieendpoint_syncfifo4_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_syncfifo5_syncfifo5_re) begin
        litepcieendpoint_syncfifo5_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo5_re) begin
            litepcieendpoint_syncfifo5_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo5_syncfifo5_we & litepcieendpoint_syncfifo5_syncfifo5_writable) & (~litepcieendpoint_syncfifo5_replace))) begin
        litepcieendpoint_syncfifo5_produce <= (litepcieendpoint_syncfifo5_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo5_do_read) begin
        litepcieendpoint_syncfifo5_consume <= (litepcieendpoint_syncfifo5_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo5_syncfifo5_we & litepcieendpoint_syncfifo5_syncfifo5_writable) & (~litepcieendpoint_syncfifo5_replace))) begin
        if ((~litepcieendpoint_syncfifo5_do_read)) begin
            litepcieendpoint_syncfifo5_level0 <= (litepcieendpoint_syncfifo5_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo5_do_read) begin
            litepcieendpoint_syncfifo5_level0 <= (litepcieendpoint_syncfifo5_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_syncfifo6_syncfifo6_re) begin
        litepcieendpoint_syncfifo6_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo6_re) begin
            litepcieendpoint_syncfifo6_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo6_syncfifo6_we & litepcieendpoint_syncfifo6_syncfifo6_writable) & (~litepcieendpoint_syncfifo6_replace))) begin
        litepcieendpoint_syncfifo6_produce <= (litepcieendpoint_syncfifo6_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo6_do_read) begin
        litepcieendpoint_syncfifo6_consume <= (litepcieendpoint_syncfifo6_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo6_syncfifo6_we & litepcieendpoint_syncfifo6_syncfifo6_writable) & (~litepcieendpoint_syncfifo6_replace))) begin
        if ((~litepcieendpoint_syncfifo6_do_read)) begin
            litepcieendpoint_syncfifo6_level0 <= (litepcieendpoint_syncfifo6_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo6_do_read) begin
            litepcieendpoint_syncfifo6_level0 <= (litepcieendpoint_syncfifo6_level0 - 1'd1);
        end
    end
    if (litepcieendpoint_syncfifo7_syncfifo7_re) begin
        litepcieendpoint_syncfifo7_readable <= 1'd1;
    end else begin
        if (litepcieendpoint_syncfifo7_re) begin
            litepcieendpoint_syncfifo7_readable <= 1'd0;
        end
    end
    if (((litepcieendpoint_syncfifo7_syncfifo7_we & litepcieendpoint_syncfifo7_syncfifo7_writable) & (~litepcieendpoint_syncfifo7_replace))) begin
        litepcieendpoint_syncfifo7_produce <= (litepcieendpoint_syncfifo7_produce + 1'd1);
    end
    if (litepcieendpoint_syncfifo7_do_read) begin
        litepcieendpoint_syncfifo7_consume <= (litepcieendpoint_syncfifo7_consume + 1'd1);
    end
    if (((litepcieendpoint_syncfifo7_syncfifo7_we & litepcieendpoint_syncfifo7_syncfifo7_writable) & (~litepcieendpoint_syncfifo7_replace))) begin
        if ((~litepcieendpoint_syncfifo7_do_read)) begin
            litepcieendpoint_syncfifo7_level0 <= (litepcieendpoint_syncfifo7_level0 + 1'd1);
        end
    end else begin
        if (litepcieendpoint_syncfifo7_do_read) begin
            litepcieendpoint_syncfifo7_level0 <= (litepcieendpoint_syncfifo7_level0 - 1'd1);
        end
    end
    litepcieendpoint_fsm1_state <= litepcieendpoint_fsm1_next_state;
    if (litepcieendpoint_fill_tag_litepciecrossbar_next_value_ce) begin
        litepcieendpoint_fill_tag <= litepcieendpoint_fill_tag_litepciecrossbar_next_value;
    end
    if (litepcieendpoint_dispatcher0_first) begin
        litepcieendpoint_dispatcher0_sel_ongoing <= litepcieendpoint_dispatcher0_sel0;
    end
    litepcieendpoint_dispatcher0_ongoing1 <= litepcieendpoint_dispatcher0_ongoing0;
    if (litepcieendpoint_dispatcher0_last) begin
        litepcieendpoint_dispatcher0_first <= 1'd1;
    end else begin
        if ((litepcieendpoint_master_in_source_valid & litepcieendpoint_master_in_source_ready)) begin
            litepcieendpoint_dispatcher0_first <= 1'd0;
        end
    end
    if (litepcieendpoint_dispatcher1_first) begin
        litepcieendpoint_dispatcher1_sel_ongoing <= litepcieendpoint_dispatcher1_sel0;
    end
    litepcieendpoint_dispatcher1_ongoing1 <= litepcieendpoint_dispatcher1_ongoing0;
    if (litepcieendpoint_dispatcher1_last) begin
        litepcieendpoint_dispatcher1_first <= 1'd1;
    end else begin
        if ((litepcieendpoint_source_valid & litepcieendpoint_source_ready)) begin
            litepcieendpoint_dispatcher1_first <= 1'd0;
        end
    end
    case (litepcieendpoint_grant)
        1'd0: begin
            if ((~litepcieendpoint_request[0])) begin
                if (litepcieendpoint_request[1]) begin
                    litepcieendpoint_grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~litepcieendpoint_request[1])) begin
                if (litepcieendpoint_request[0]) begin
                    litepcieendpoint_grant <= 1'd0;
                end
            end
        end
    endcase
    litepcieendpoint_status0_ongoing1 <= litepcieendpoint_status0_ongoing0;
    if (litepcieendpoint_status0_last) begin
        litepcieendpoint_status0_first <= 1'd1;
    end else begin
        if ((litepcieendpoint_master_out_sink_valid & litepcieendpoint_master_out_sink_ready)) begin
            litepcieendpoint_status0_first <= 1'd0;
        end
    end
    litepcieendpoint_status1_ongoing1 <= litepcieendpoint_status1_ongoing0;
    if (litepcieendpoint_status1_last) begin
        litepcieendpoint_status1_first <= 1'd1;
    end else begin
        if ((litepcieendpoint_sink_valid & litepcieendpoint_sink_ready)) begin
            litepcieendpoint_status1_first <= 1'd0;
        end
    end
    basesoc_basesoc_mmap_bus_sel <= 4'd15;
    basesoc_basesoc_mmap_bus_adr <= (basesoc_basesoc_mmap_source_payload_adr[31:2] + 1'd0);
    if (1'd0) begin
        if (basesoc_basesoc_mmap_source_payload_adr[2]) begin
            basesoc_basesoc_mmap_bus_dat_w <= basesoc_basesoc_mmap_source_payload_dat[31:0];
        end else begin
            basesoc_basesoc_mmap_bus_dat_w <= basesoc_basesoc_mmap_source_payload_dat[63:32];
        end
    end else begin
        basesoc_basesoc_mmap_bus_dat_w <= basesoc_basesoc_mmap_source_payload_dat[31:0];
    end
    basesoc_basesoc_mmap_sink_first <= 1'd1;
    basesoc_basesoc_mmap_sink_last <= 1'd1;
    basesoc_basesoc_mmap_sink_payload_len <= 1'd1;
    basesoc_basesoc_mmap_sink_payload_err <= 1'd0;
    basesoc_basesoc_mmap_sink_payload_tag <= basesoc_basesoc_mmap_source_payload_tag;
    basesoc_basesoc_mmap_sink_payload_adr <= basesoc_basesoc_mmap_source_payload_adr;
    basesoc_basesoc_mmap_sink_payload_cmp_id <= basesoc_s7pciephy_id;
    basesoc_basesoc_mmap_sink_payload_req_id <= basesoc_basesoc_mmap_source_payload_req_id;
    if (basesoc_basesoc_mmap_update_dat) begin
        basesoc_basesoc_mmap_sink_payload_dat <= basesoc_basesoc_mmap_bus_dat_r;
    end
    litepciewishbonemaster_state <= litepciewishbonemaster_next_state;
    basesoc_basesoc_msi_vector <= (basesoc_basesoc_msi_enable & ((basesoc_basesoc_msi_vector & (~basesoc_basesoc_msi_clear)) | basesoc_basesoc_msi_irqs));
    basesoc_basesoc_msi_msi <= ((basesoc_basesoc_msi_msi | basesoc_basesoc_msi_irqs) & basesoc_basesoc_msi_enable);
    if (basesoc_basesoc_msi_source_ready) begin
        basesoc_basesoc_msi_msi <= (basesoc_basesoc_msi_irqs & basesoc_basesoc_msi_enable);
    end
    basesoc_basesoc_writer_enable_storage[1] <= basesoc_basesoc_writer_is_ongoing;
    if ((basesoc_basesoc_writer_table_loop_prog_n_storage == 1'd0)) begin
        basesoc_basesoc_writer_table_table_sink_payload_address[31:0] <= basesoc_basesoc_writer_table_address_lsb;
        basesoc_basesoc_writer_table_table_sink_payload_address[63:32] <= basesoc_basesoc_writer_table_address_msb;
        basesoc_basesoc_writer_table_table_sink_payload_length <= basesoc_basesoc_writer_table_length;
        basesoc_basesoc_writer_table_table_sink_payload_irq_disable <= basesoc_basesoc_writer_table_irq_disable;
        basesoc_basesoc_writer_table_table_sink_payload_last_disable <= basesoc_basesoc_writer_table_last_disable;
        basesoc_basesoc_writer_table_table_sink_first <= (basesoc_basesoc_writer_table_table_level == 1'd0);
        basesoc_basesoc_writer_table_table_sink_valid <= basesoc_basesoc_writer_table_we_re;
    end else begin
        basesoc_basesoc_writer_table_table_sink_first <= basesoc_basesoc_writer_table_table_source_first;
        basesoc_basesoc_writer_table_table_sink_last <= basesoc_basesoc_writer_table_table_source_last;
        basesoc_basesoc_writer_table_table_sink_payload_address <= basesoc_basesoc_writer_table_table_source_payload_address;
        basesoc_basesoc_writer_table_table_sink_payload_length <= basesoc_basesoc_writer_table_table_source_payload_length;
        basesoc_basesoc_writer_table_table_sink_payload_irq_disable <= basesoc_basesoc_writer_table_table_source_payload_irq_disable;
        basesoc_basesoc_writer_table_table_sink_payload_last_disable <= basesoc_basesoc_writer_table_table_source_payload_last_disable;
        basesoc_basesoc_writer_table_table_sink_valid <= (basesoc_basesoc_writer_table_table_source_valid & basesoc_basesoc_writer_table_table_source_ready);
    end
    if (basesoc_basesoc_writer_table_table_reset) begin
        basesoc_basesoc_writer_table_loop_first <= 1'd1;
        basesoc_basesoc_writer_table_index <= 1'd0;
        basesoc_basesoc_writer_table_count <= 1'd0;
    end else begin
        if ((basesoc_basesoc_writer_table_table_source_valid & basesoc_basesoc_writer_table_table_source_ready)) begin
            if (((basesoc_basesoc_writer_table_loop_prog_n_storage == 1'd1) & basesoc_basesoc_writer_table_table_source_first)) begin
                basesoc_basesoc_writer_table_index <= 1'd0;
                basesoc_basesoc_writer_table_loop_first <= 1'd0;
                basesoc_basesoc_writer_table_count <= (basesoc_basesoc_writer_table_count + {(~basesoc_basesoc_writer_table_loop_first)});
            end else begin
                basesoc_basesoc_writer_table_index <= (basesoc_basesoc_writer_table_index + 1'd1);
                if ((basesoc_basesoc_writer_table_index == 16'd65535)) begin
                    basesoc_basesoc_writer_table_count <= (basesoc_basesoc_writer_table_count + 1'd1);
                end
            end
        end
    end
    if (((basesoc_basesoc_writer_table_table_syncfifo_we & basesoc_basesoc_writer_table_table_syncfifo_writable) & (~basesoc_basesoc_writer_table_table_replace))) begin
        basesoc_basesoc_writer_table_table_produce <= (basesoc_basesoc_writer_table_table_produce + 1'd1);
    end
    if (basesoc_basesoc_writer_table_table_do_read) begin
        basesoc_basesoc_writer_table_table_consume <= (basesoc_basesoc_writer_table_table_consume + 1'd1);
    end
    if (((basesoc_basesoc_writer_table_table_syncfifo_we & basesoc_basesoc_writer_table_table_syncfifo_writable) & (~basesoc_basesoc_writer_table_table_replace))) begin
        if ((~basesoc_basesoc_writer_table_table_do_read)) begin
            basesoc_basesoc_writer_table_table_level <= (basesoc_basesoc_writer_table_table_level + 1'd1);
        end
    end else begin
        if (basesoc_basesoc_writer_table_table_do_read) begin
            basesoc_basesoc_writer_table_table_level <= (basesoc_basesoc_writer_table_table_level - 1'd1);
        end
    end
    if (basesoc_basesoc_writer_table_table_reset) begin
        basesoc_basesoc_writer_table_table_level <= 9'd0;
        basesoc_basesoc_writer_table_table_produce <= 8'd0;
        basesoc_basesoc_writer_table_table_consume <= 8'd0;
    end
    litepciedmawriter_resetinserter_state <= litepciedmawriter_resetinserter_next_state;
    if (basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value_ce0) begin
        basesoc_basesoc_writer_splitter_source_first <= basesoc_basesoc_writer_splitter_source_first_litepciedma_resetinserter_next_value0;
    end
    if (basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value_ce1) begin
        basesoc_basesoc_writer_splitter_source_last <= basesoc_basesoc_writer_splitter_source_last_litepciedma_resetinserter_next_value1;
    end
    if (basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value_ce2) begin
        basesoc_basesoc_writer_splitter_source_payload_address <= basesoc_basesoc_writer_splitter_source_payload_address_litepciedma_resetinserter_next_value2;
    end
    if (basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value_ce3) begin
        basesoc_basesoc_writer_splitter_length <= basesoc_basesoc_writer_splitter_length_litepciedma_resetinserter_next_value3;
    end
    if (basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value_ce4) begin
        basesoc_basesoc_writer_splitter_source_payload_length <= basesoc_basesoc_writer_splitter_source_payload_length_litepciedma_resetinserter_next_value4;
    end
    if (basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value_ce5) begin
        basesoc_basesoc_writer_splitter_source_payload_user_id <= basesoc_basesoc_writer_splitter_source_payload_user_id_litepciedma_resetinserter_next_value5;
    end
    if (basesoc_basesoc_writer_splitter_reset) begin
        basesoc_basesoc_writer_splitter_source_payload_address <= 64'd0;
        basesoc_basesoc_writer_splitter_source_payload_length <= 24'd0;
        basesoc_basesoc_writer_splitter_source_payload_user_id <= 8'd0;
        basesoc_basesoc_writer_splitter_length <= 24'd0;
        litepciedmawriter_resetinserter_state <= 1'd0;
    end
    if (basesoc_basesoc_writer_data_fifo_syncfifo_re) begin
        basesoc_basesoc_writer_data_fifo_readable <= 1'd1;
    end else begin
        if (basesoc_basesoc_writer_data_fifo_re) begin
            basesoc_basesoc_writer_data_fifo_readable <= 1'd0;
        end
    end
    if (((basesoc_basesoc_writer_data_fifo_syncfifo_we & basesoc_basesoc_writer_data_fifo_syncfifo_writable) & (~basesoc_basesoc_writer_data_fifo_replace))) begin
        basesoc_basesoc_writer_data_fifo_produce <= (basesoc_basesoc_writer_data_fifo_produce + 1'd1);
    end
    if (basesoc_basesoc_writer_data_fifo_do_read) begin
        basesoc_basesoc_writer_data_fifo_consume <= (basesoc_basesoc_writer_data_fifo_consume + 1'd1);
    end
    if (((basesoc_basesoc_writer_data_fifo_syncfifo_we & basesoc_basesoc_writer_data_fifo_syncfifo_writable) & (~basesoc_basesoc_writer_data_fifo_replace))) begin
        if ((~basesoc_basesoc_writer_data_fifo_do_read)) begin
            basesoc_basesoc_writer_data_fifo_level0 <= (basesoc_basesoc_writer_data_fifo_level0 + 1'd1);
        end
    end else begin
        if (basesoc_basesoc_writer_data_fifo_do_read) begin
            basesoc_basesoc_writer_data_fifo_level0 <= (basesoc_basesoc_writer_data_fifo_level0 - 1'd1);
        end
    end
    if (basesoc_basesoc_writer_data_fifo_reset) begin
        basesoc_basesoc_writer_data_fifo_readable <= 1'd0;
        basesoc_basesoc_writer_data_fifo_level0 <= 9'd0;
        basesoc_basesoc_writer_data_fifo_produce <= 8'd0;
        basesoc_basesoc_writer_data_fifo_consume <= 8'd0;
    end
    litepciedmawriter_fsm_state <= litepciedmawriter_fsm_next_state;
    if (basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value_ce) begin
        basesoc_basesoc_writer_req_count <= basesoc_basesoc_writer_req_count_litepciedma_fsm_next_value;
    end
    if (((basesoc_basesoc_litepciemasterinternalport1_source_valid & basesoc_basesoc_litepciemasterinternalport1_source_first) & basesoc_basesoc_litepciemasterinternalport1_source_ready)) begin
        basesoc_basesoc_reader_last_user_id <= basesoc_basesoc_litepciemasterinternalport1_source_payload_user_id;
    end
    basesoc_basesoc_reader_pending_words <= ((basesoc_basesoc_reader_pending_words + basesoc_basesoc_reader_pending_words_queue) - basesoc_basesoc_reader_pending_words_dequeue);
    if ((~basesoc_basesoc_reader_enable_storage[0])) begin
        basesoc_basesoc_reader_pending_words <= 1'd0;
    end
    basesoc_basesoc_reader_enable_storage[1] <= basesoc_basesoc_reader_is_ongoing;
    if ((basesoc_basesoc_reader_table_loop_prog_n_storage == 1'd0)) begin
        basesoc_basesoc_reader_table_table_sink_payload_address[31:0] <= basesoc_basesoc_reader_table_address_lsb;
        basesoc_basesoc_reader_table_table_sink_payload_address[63:32] <= basesoc_basesoc_reader_table_address_msb;
        basesoc_basesoc_reader_table_table_sink_payload_length <= basesoc_basesoc_reader_table_length;
        basesoc_basesoc_reader_table_table_sink_payload_irq_disable <= basesoc_basesoc_reader_table_irq_disable;
        basesoc_basesoc_reader_table_table_sink_payload_last_disable <= basesoc_basesoc_reader_table_last_disable;
        basesoc_basesoc_reader_table_table_sink_first <= (basesoc_basesoc_reader_table_table_level == 1'd0);
        basesoc_basesoc_reader_table_table_sink_valid <= basesoc_basesoc_reader_table_we_re;
    end else begin
        basesoc_basesoc_reader_table_table_sink_first <= basesoc_basesoc_reader_table_table_source_first;
        basesoc_basesoc_reader_table_table_sink_last <= basesoc_basesoc_reader_table_table_source_last;
        basesoc_basesoc_reader_table_table_sink_payload_address <= basesoc_basesoc_reader_table_table_source_payload_address;
        basesoc_basesoc_reader_table_table_sink_payload_length <= basesoc_basesoc_reader_table_table_source_payload_length;
        basesoc_basesoc_reader_table_table_sink_payload_irq_disable <= basesoc_basesoc_reader_table_table_source_payload_irq_disable;
        basesoc_basesoc_reader_table_table_sink_payload_last_disable <= basesoc_basesoc_reader_table_table_source_payload_last_disable;
        basesoc_basesoc_reader_table_table_sink_valid <= (basesoc_basesoc_reader_table_table_source_valid & basesoc_basesoc_reader_table_table_source_ready);
    end
    if (basesoc_basesoc_reader_table_table_reset) begin
        basesoc_basesoc_reader_table_loop_first <= 1'd1;
        basesoc_basesoc_reader_table_index <= 1'd0;
        basesoc_basesoc_reader_table_count <= 1'd0;
    end else begin
        if ((basesoc_basesoc_reader_table_table_source_valid & basesoc_basesoc_reader_table_table_source_ready)) begin
            if (((basesoc_basesoc_reader_table_loop_prog_n_storage == 1'd1) & basesoc_basesoc_reader_table_table_source_first)) begin
                basesoc_basesoc_reader_table_index <= 1'd0;
                basesoc_basesoc_reader_table_loop_first <= 1'd0;
                basesoc_basesoc_reader_table_count <= (basesoc_basesoc_reader_table_count + {(~basesoc_basesoc_reader_table_loop_first)});
            end else begin
                basesoc_basesoc_reader_table_index <= (basesoc_basesoc_reader_table_index + 1'd1);
                if ((basesoc_basesoc_reader_table_index == 16'd65535)) begin
                    basesoc_basesoc_reader_table_count <= (basesoc_basesoc_reader_table_count + 1'd1);
                end
            end
        end
    end
    if (((basesoc_basesoc_reader_table_table_syncfifo_we & basesoc_basesoc_reader_table_table_syncfifo_writable) & (~basesoc_basesoc_reader_table_table_replace))) begin
        basesoc_basesoc_reader_table_table_produce <= (basesoc_basesoc_reader_table_table_produce + 1'd1);
    end
    if (basesoc_basesoc_reader_table_table_do_read) begin
        basesoc_basesoc_reader_table_table_consume <= (basesoc_basesoc_reader_table_table_consume + 1'd1);
    end
    if (((basesoc_basesoc_reader_table_table_syncfifo_we & basesoc_basesoc_reader_table_table_syncfifo_writable) & (~basesoc_basesoc_reader_table_table_replace))) begin
        if ((~basesoc_basesoc_reader_table_table_do_read)) begin
            basesoc_basesoc_reader_table_table_level <= (basesoc_basesoc_reader_table_table_level + 1'd1);
        end
    end else begin
        if (basesoc_basesoc_reader_table_table_do_read) begin
            basesoc_basesoc_reader_table_table_level <= (basesoc_basesoc_reader_table_table_level - 1'd1);
        end
    end
    if (basesoc_basesoc_reader_table_table_reset) begin
        basesoc_basesoc_reader_table_table_level <= 9'd0;
        basesoc_basesoc_reader_table_table_produce <= 8'd0;
        basesoc_basesoc_reader_table_table_consume <= 8'd0;
    end
    litepciedmareader_resetinserter_state <= litepciedmareader_resetinserter_next_state;
    if (basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value_ce0) begin
        basesoc_basesoc_reader_splitter_source_first <= basesoc_basesoc_reader_splitter_source_first_litepciedma_next_value0;
    end
    if (basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value_ce1) begin
        basesoc_basesoc_reader_splitter_source_last <= basesoc_basesoc_reader_splitter_source_last_litepciedma_next_value1;
    end
    if (basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value_ce2) begin
        basesoc_basesoc_reader_splitter_source_payload_address <= basesoc_basesoc_reader_splitter_source_payload_address_litepciedma_next_value2;
    end
    if (basesoc_basesoc_reader_splitter_length_litepciedma_next_value_ce3) begin
        basesoc_basesoc_reader_splitter_length <= basesoc_basesoc_reader_splitter_length_litepciedma_next_value3;
    end
    if (basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value_ce4) begin
        basesoc_basesoc_reader_splitter_source_payload_length <= basesoc_basesoc_reader_splitter_source_payload_length_litepciedma_next_value4;
    end
    if (basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value_ce5) begin
        basesoc_basesoc_reader_splitter_source_payload_user_id <= basesoc_basesoc_reader_splitter_source_payload_user_id_litepciedma_next_value5;
    end
    if (basesoc_basesoc_reader_splitter_reset) begin
        basesoc_basesoc_reader_splitter_source_payload_address <= 64'd0;
        basesoc_basesoc_reader_splitter_source_payload_length <= 24'd0;
        basesoc_basesoc_reader_splitter_source_payload_user_id <= 8'd0;
        basesoc_basesoc_reader_splitter_length <= 24'd0;
        litepciedmareader_resetinserter_state <= 1'd0;
    end
    if (basesoc_basesoc_reader_data_fifo_syncfifo_re) begin
        basesoc_basesoc_reader_data_fifo_readable <= 1'd1;
    end else begin
        if (basesoc_basesoc_reader_data_fifo_re) begin
            basesoc_basesoc_reader_data_fifo_readable <= 1'd0;
        end
    end
    if (((basesoc_basesoc_reader_data_fifo_syncfifo_we & basesoc_basesoc_reader_data_fifo_syncfifo_writable) & (~basesoc_basesoc_reader_data_fifo_replace))) begin
        basesoc_basesoc_reader_data_fifo_produce <= (basesoc_basesoc_reader_data_fifo_produce + 1'd1);
    end
    if (basesoc_basesoc_reader_data_fifo_do_read) begin
        basesoc_basesoc_reader_data_fifo_consume <= (basesoc_basesoc_reader_data_fifo_consume + 1'd1);
    end
    if (((basesoc_basesoc_reader_data_fifo_syncfifo_we & basesoc_basesoc_reader_data_fifo_syncfifo_writable) & (~basesoc_basesoc_reader_data_fifo_replace))) begin
        if ((~basesoc_basesoc_reader_data_fifo_do_read)) begin
            basesoc_basesoc_reader_data_fifo_level0 <= (basesoc_basesoc_reader_data_fifo_level0 + 1'd1);
        end
    end else begin
        if (basesoc_basesoc_reader_data_fifo_do_read) begin
            basesoc_basesoc_reader_data_fifo_level0 <= (basesoc_basesoc_reader_data_fifo_level0 - 1'd1);
        end
    end
    if (basesoc_basesoc_reader_data_fifo_reset) begin
        basesoc_basesoc_reader_data_fifo_readable <= 1'd0;
        basesoc_basesoc_reader_data_fifo_level0 <= 12'd0;
        basesoc_basesoc_reader_data_fifo_produce <= 11'd0;
        basesoc_basesoc_reader_data_fifo_consume <= 11'd0;
    end
    litepciedmareader_fsm_state <= litepciedmareader_fsm_next_state;
    if (basesoc_basesoc_synchronizer_bypass_storage) begin
        basesoc_basesoc_synchronizer_synced <= 1'd1;
    end else begin
        if ((basesoc_basesoc_synchronizer_mode == 1'd0)) begin
            basesoc_basesoc_synchronizer_synced <= 1'd0;
        end else begin
            if ((basesoc_basesoc_synchronizer_ready & basesoc_basesoc_synchronizer_pps)) begin
                if (((basesoc_basesoc_synchronizer_mode == 1'd1) & basesoc_basesoc_synchronizer_sink_valid)) begin
                    basesoc_basesoc_synchronizer_synced <= 1'd1;
                end
                if ((basesoc_basesoc_synchronizer_mode == 2'd2)) begin
                    basesoc_basesoc_synchronizer_synced <= 1'd1;
                end
            end
        end
    end
    if ((basesoc_basesoc_buffering_syncfifo0_level1 < basesoc_basesoc_buffering_reader_fifo_level_min)) begin
        basesoc_basesoc_buffering_reader_fifo_level_min <= basesoc_basesoc_buffering_syncfifo0_level1;
    end
    if ((basesoc_basesoc_buffering_reader_fifo_status_re | (basesoc_basesoc_buffering_csrfield_level_mode0 == 1'd0))) begin
        basesoc_basesoc_buffering_reader_fifo_level_min <= 11'd2047;
    end
    if ((basesoc_basesoc_buffering_syncfifo1_level1 > basesoc_basesoc_buffering_writer_fifo_level_max)) begin
        basesoc_basesoc_buffering_writer_fifo_level_max <= basesoc_basesoc_buffering_syncfifo1_level1;
    end
    if ((basesoc_basesoc_buffering_writer_fifo_status_re | (basesoc_basesoc_buffering_csrfield_level_mode1 == 1'd0))) begin
        basesoc_basesoc_buffering_writer_fifo_level_max <= 1'd0;
    end
    if (basesoc_basesoc_buffering_syncfifo0_syncfifo0_re) begin
        basesoc_basesoc_buffering_syncfifo0_readable <= 1'd1;
    end else begin
        if (basesoc_basesoc_buffering_syncfifo0_re) begin
            basesoc_basesoc_buffering_syncfifo0_readable <= 1'd0;
        end
    end
    if (((basesoc_basesoc_buffering_syncfifo0_syncfifo0_we & basesoc_basesoc_buffering_syncfifo0_syncfifo0_writable) & (~basesoc_basesoc_buffering_syncfifo0_replace))) begin
        basesoc_basesoc_buffering_syncfifo0_produce <= (basesoc_basesoc_buffering_syncfifo0_produce + 1'd1);
    end
    if (basesoc_basesoc_buffering_syncfifo0_do_read) begin
        basesoc_basesoc_buffering_syncfifo0_consume <= (basesoc_basesoc_buffering_syncfifo0_consume + 1'd1);
    end
    if (((basesoc_basesoc_buffering_syncfifo0_syncfifo0_we & basesoc_basesoc_buffering_syncfifo0_syncfifo0_writable) & (~basesoc_basesoc_buffering_syncfifo0_replace))) begin
        if ((~basesoc_basesoc_buffering_syncfifo0_do_read)) begin
            basesoc_basesoc_buffering_syncfifo0_level0 <= (basesoc_basesoc_buffering_syncfifo0_level0 + 1'd1);
        end
    end else begin
        if (basesoc_basesoc_buffering_syncfifo0_do_read) begin
            basesoc_basesoc_buffering_syncfifo0_level0 <= (basesoc_basesoc_buffering_syncfifo0_level0 - 1'd1);
        end
    end
    if (basesoc_basesoc_buffering_reader_fifo_reset) begin
        basesoc_basesoc_buffering_syncfifo0_readable <= 1'd0;
        basesoc_basesoc_buffering_syncfifo0_level0 <= 11'd0;
        basesoc_basesoc_buffering_syncfifo0_produce <= 10'd0;
        basesoc_basesoc_buffering_syncfifo0_consume <= 10'd0;
    end
    if (basesoc_basesoc_buffering_syncfifo1_syncfifo1_re) begin
        basesoc_basesoc_buffering_syncfifo1_readable <= 1'd1;
    end else begin
        if (basesoc_basesoc_buffering_syncfifo1_re) begin
            basesoc_basesoc_buffering_syncfifo1_readable <= 1'd0;
        end
    end
    if (((basesoc_basesoc_buffering_syncfifo1_syncfifo1_we & basesoc_basesoc_buffering_syncfifo1_syncfifo1_writable) & (~basesoc_basesoc_buffering_syncfifo1_replace))) begin
        basesoc_basesoc_buffering_syncfifo1_produce <= (basesoc_basesoc_buffering_syncfifo1_produce + 1'd1);
    end
    if (basesoc_basesoc_buffering_syncfifo1_do_read) begin
        basesoc_basesoc_buffering_syncfifo1_consume <= (basesoc_basesoc_buffering_syncfifo1_consume + 1'd1);
    end
    if (((basesoc_basesoc_buffering_syncfifo1_syncfifo1_we & basesoc_basesoc_buffering_syncfifo1_syncfifo1_writable) & (~basesoc_basesoc_buffering_syncfifo1_replace))) begin
        if ((~basesoc_basesoc_buffering_syncfifo1_do_read)) begin
            basesoc_basesoc_buffering_syncfifo1_level0 <= (basesoc_basesoc_buffering_syncfifo1_level0 + 1'd1);
        end
    end else begin
        if (basesoc_basesoc_buffering_syncfifo1_do_read) begin
            basesoc_basesoc_buffering_syncfifo1_level0 <= (basesoc_basesoc_buffering_syncfifo1_level0 - 1'd1);
        end
    end
    if (basesoc_basesoc_buffering_writer_fifo_reset) begin
        basesoc_basesoc_buffering_syncfifo1_readable <= 1'd0;
        basesoc_basesoc_buffering_syncfifo1_level0 <= 11'd0;
        basesoc_basesoc_buffering_syncfifo1_produce <= 10'd0;
        basesoc_basesoc_buffering_syncfifo1_consume <= 10'd0;
    end
    ad9361_rfic_rst_n <= basesoc_ad9361_csrfield_rst_n;
    ad9361_rfic_enable <= basesoc_ad9361_csrfield_enable;
    ad9361_rfic_txnrx <= basesoc_ad9361_csrfield_txnrx;
    ad9361_rfic_en_agc <= basesoc_ad9361_csrfield_en_agc;
    ad9361_rfic_ctrl <= basesoc_ad9361_ctrl_storage;
    basesoc_ad9361_csrfield_stat <= ad9361_rfic_stat;
    basesoc_ad9361_ad9361spimaster_clk_count <= (basesoc_ad9361_ad9361spimaster_clk_count + 1'd1);
    if (basesoc_ad9361_ad9361spimaster_clk_set) begin
        ad9361_spi_clk <= basesoc_ad9361_ad9361spimaster_chip_select;
    end
    if (basesoc_ad9361_ad9361spimaster_clk_clr) begin
        ad9361_spi_clk <= 1'd0;
        basesoc_ad9361_ad9361spimaster_clk_count <= 1'd0;
    end
    if (basesoc_ad9361_ad9361spimaster_start) begin
        basesoc_ad9361_ad9361spimaster_mosi_shift_reg <= basesoc_ad9361_ad9361spimaster_mosi_storage;
    end else begin
        if ((basesoc_ad9361_ad9361spimaster_clk_clr & basesoc_ad9361_ad9361spimaster_shift)) begin
            basesoc_ad9361_ad9361spimaster_mosi_shift_reg <= {basesoc_ad9361_ad9361spimaster_mosi_shift_reg[22:0], basesoc_ad9361_ad9361spimaster};
        end
    end
    if (basesoc_ad9361_ad9361spimaster_clk_set) begin
        ad9361_spi_mosi <= basesoc_ad9361_ad9361spimaster_mosi;
    end
    if (basesoc_ad9361_ad9361spimaster_clk_clr) begin
        basesoc_ad9361_ad9361spimaster_miso <= ad9361_spi_miso;
    end
    if ((basesoc_ad9361_ad9361spimaster_clk_set & basesoc_ad9361_ad9361spimaster_shift)) begin
        basesoc_ad9361_ad9361spimaster_miso_shift_reg <= {basesoc_ad9361_ad9361spimaster_miso_shift_reg[22:0], basesoc_ad9361_ad9361spimaster_miso};
    end
    ad9361spimaster_state <= ad9361spimaster_next_state;
    if (basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value_ce) begin
        basesoc_ad9361_ad9361spimaster_cnt <= basesoc_ad9361_ad9361spimaster_cnt_ad9361rfic_next_value;
    end
    if (((~basesoc_ad9361_tx_buffer_pipe_valid_source_valid) | basesoc_ad9361_tx_buffer_pipe_valid_source_ready)) begin
        basesoc_ad9361_tx_buffer_pipe_valid_source_valid <= basesoc_ad9361_tx_buffer_pipe_valid_sink_valid;
        basesoc_ad9361_tx_buffer_pipe_valid_source_first <= basesoc_ad9361_tx_buffer_pipe_valid_sink_first;
        basesoc_ad9361_tx_buffer_pipe_valid_source_last <= basesoc_ad9361_tx_buffer_pipe_valid_sink_last;
        basesoc_ad9361_tx_buffer_pipe_valid_source_payload_data <= basesoc_ad9361_tx_buffer_pipe_valid_sink_payload_data;
        basesoc_ad9361_tx_buffer_pipe_valid_source_payload_timestamp <= basesoc_ad9361_tx_buffer_pipe_valid_sink_payload_timestamp;
    end
    if (((~basesoc_ad9361_rx_buffer_pipe_valid_source_valid) | basesoc_ad9361_rx_buffer_pipe_valid_source_ready)) begin
        basesoc_ad9361_rx_buffer_pipe_valid_source_valid <= basesoc_ad9361_rx_buffer_pipe_valid_sink_valid;
        basesoc_ad9361_rx_buffer_pipe_valid_source_first <= basesoc_ad9361_rx_buffer_pipe_valid_sink_first;
        basesoc_ad9361_rx_buffer_pipe_valid_source_last <= basesoc_ad9361_rx_buffer_pipe_valid_sink_last;
        basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data <= basesoc_ad9361_rx_buffer_pipe_valid_sink_payload_data;
    end
    if ((basesoc_ad9361_tx_bitmode_converter_source_valid & basesoc_ad9361_tx_bitmode_converter_source_ready)) begin
        if (basesoc_ad9361_tx_bitmode_converter_last) begin
            basesoc_ad9361_tx_bitmode_converter_mux <= 1'd0;
        end else begin
            basesoc_ad9361_tx_bitmode_converter_mux <= (basesoc_ad9361_tx_bitmode_converter_mux + 1'd1);
        end
    end
    if (basesoc_ad9361_rx_bitmode_converter_source_ready) begin
        basesoc_ad9361_rx_bitmode_converter_strobe_all <= 1'd0;
    end
    if (basesoc_ad9361_rx_bitmode_converter_load_part) begin
        if (((basesoc_ad9361_rx_bitmode_converter_demux == 1'd1) | basesoc_ad9361_rx_bitmode_converter_sink_last)) begin
            basesoc_ad9361_rx_bitmode_converter_demux <= 1'd0;
            basesoc_ad9361_rx_bitmode_converter_strobe_all <= 1'd1;
        end else begin
            basesoc_ad9361_rx_bitmode_converter_demux <= (basesoc_ad9361_rx_bitmode_converter_demux + 1'd1);
        end
    end
    if ((basesoc_ad9361_rx_bitmode_converter_source_valid & basesoc_ad9361_rx_bitmode_converter_source_ready)) begin
        if ((basesoc_ad9361_rx_bitmode_converter_sink_valid & basesoc_ad9361_rx_bitmode_converter_sink_ready)) begin
            basesoc_ad9361_rx_bitmode_converter_source_first <= basesoc_ad9361_rx_bitmode_converter_sink_first;
            basesoc_ad9361_rx_bitmode_converter_source_last <= basesoc_ad9361_rx_bitmode_converter_sink_last;
        end else begin
            basesoc_ad9361_rx_bitmode_converter_source_first <= 1'd0;
            basesoc_ad9361_rx_bitmode_converter_source_last <= 1'd0;
        end
    end else begin
        if ((basesoc_ad9361_rx_bitmode_converter_sink_valid & basesoc_ad9361_rx_bitmode_converter_sink_ready)) begin
            basesoc_ad9361_rx_bitmode_converter_source_first <= (basesoc_ad9361_rx_bitmode_converter_sink_first | basesoc_ad9361_rx_bitmode_converter_source_first);
            basesoc_ad9361_rx_bitmode_converter_source_last <= (basesoc_ad9361_rx_bitmode_converter_sink_last | basesoc_ad9361_rx_bitmode_converter_source_last);
        end
    end
    if (basesoc_ad9361_rx_bitmode_converter_load_part) begin
        case (basesoc_ad9361_rx_bitmode_converter_demux)
            1'd0: begin
                basesoc_ad9361_rx_bitmode_converter_source_payload_data[31:0] <= basesoc_ad9361_rx_bitmode_converter_sink_payload_data;
            end
            1'd1: begin
                basesoc_ad9361_rx_bitmode_converter_source_payload_data[63:32] <= basesoc_ad9361_rx_bitmode_converter_sink_payload_data;
            end
        endcase
    end
    if (basesoc_ad9361_rx_bitmode_converter_load_part) begin
        basesoc_ad9361_rx_bitmode_converter_source_payload_valid_token_count <= (basesoc_ad9361_rx_bitmode_converter_demux + 1'd1);
    end
    if (((basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_we & basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_writable) & (~basesoc_ad9361_scheduler_tx_data_fifo_replace))) begin
        if ((basesoc_ad9361_scheduler_tx_data_fifo_produce == 13'd8175)) begin
            basesoc_ad9361_scheduler_tx_data_fifo_produce <= 1'd0;
        end else begin
            basesoc_ad9361_scheduler_tx_data_fifo_produce <= (basesoc_ad9361_scheduler_tx_data_fifo_produce + 1'd1);
        end
    end
    if (basesoc_ad9361_scheduler_tx_data_fifo_do_read) begin
        if ((basesoc_ad9361_scheduler_tx_data_fifo_consume == 13'd8175)) begin
            basesoc_ad9361_scheduler_tx_data_fifo_consume <= 1'd0;
        end else begin
            basesoc_ad9361_scheduler_tx_data_fifo_consume <= (basesoc_ad9361_scheduler_tx_data_fifo_consume + 1'd1);
        end
    end
    if (((basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_we & basesoc_ad9361_scheduler_tx_data_fifo_syncfifo_writable) & (~basesoc_ad9361_scheduler_tx_data_fifo_replace))) begin
        if ((~basesoc_ad9361_scheduler_tx_data_fifo_do_read)) begin
            basesoc_ad9361_scheduler_tx_data_fifo_level <= (basesoc_ad9361_scheduler_tx_data_fifo_level + 1'd1);
        end
    end else begin
        if (basesoc_ad9361_scheduler_tx_data_fifo_do_read) begin
            basesoc_ad9361_scheduler_tx_data_fifo_level <= (basesoc_ad9361_scheduler_tx_data_fifo_level - 1'd1);
        end
    end
    scheduler_state <= scheduler_next_state;
    if (((~basesoc_ad9361rfic_agc_count_rx1_low_enable) | basesoc_ad9361rfic_agc_count_rx1_low_clear)) begin
        basesoc_ad9361rfic_agc_count_rx1_low_count <= 1'd0;
    end else begin
        if (((basesoc_ad9361_rx_cdc_source_source_valid & basesoc_ad9361_rx_cdc_source_source_ready) & (basesoc_ad9361rfic_agc_count_rx1_low_count != 32'd4294967295))) begin
            if ((basesoc_ad9361rfic_agc_count_rx1_low_threshold <= basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs0)) begin
                basesoc_ad9361rfic_agc_count_rx1_low_count <= (basesoc_ad9361rfic_agc_count_rx1_low_count + 1'd1);
            end
            if ((basesoc_ad9361rfic_agc_count_rx1_low_threshold <= basesoc_ad9361rfic_agc_count_rx1_low_iqs_abs1)) begin
                basesoc_ad9361rfic_agc_count_rx1_low_count <= (basesoc_ad9361rfic_agc_count_rx1_low_count + 1'd1);
            end
        end
    end
    if (((~basesoc_ad9361rfic_agc_count_rx1_high_enable) | basesoc_ad9361rfic_agc_count_rx1_high_clear)) begin
        basesoc_ad9361rfic_agc_count_rx1_high_count <= 1'd0;
    end else begin
        if (((basesoc_ad9361_rx_cdc_source_source_valid & basesoc_ad9361_rx_cdc_source_source_ready) & (basesoc_ad9361rfic_agc_count_rx1_high_count != 32'd4294967295))) begin
            if ((basesoc_ad9361rfic_agc_count_rx1_high_threshold <= basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs0)) begin
                basesoc_ad9361rfic_agc_count_rx1_high_count <= (basesoc_ad9361rfic_agc_count_rx1_high_count + 1'd1);
            end
            if ((basesoc_ad9361rfic_agc_count_rx1_high_threshold <= basesoc_ad9361rfic_agc_count_rx1_high_iqs_abs1)) begin
                basesoc_ad9361rfic_agc_count_rx1_high_count <= (basesoc_ad9361rfic_agc_count_rx1_high_count + 1'd1);
            end
        end
    end
    if (((~basesoc_ad9361rfic_agc_count_rx2_low_enable) | basesoc_ad9361rfic_agc_count_rx2_low_clear)) begin
        basesoc_ad9361rfic_agc_count_rx2_low_count <= 1'd0;
    end else begin
        if (((basesoc_ad9361_rx_cdc_source_source_valid & basesoc_ad9361_rx_cdc_source_source_ready) & (basesoc_ad9361rfic_agc_count_rx2_low_count != 32'd4294967295))) begin
            if ((basesoc_ad9361rfic_agc_count_rx2_low_threshold <= basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs0)) begin
                basesoc_ad9361rfic_agc_count_rx2_low_count <= (basesoc_ad9361rfic_agc_count_rx2_low_count + 1'd1);
            end
            if ((basesoc_ad9361rfic_agc_count_rx2_low_threshold <= basesoc_ad9361rfic_agc_count_rx2_low_iqs_abs1)) begin
                basesoc_ad9361rfic_agc_count_rx2_low_count <= (basesoc_ad9361rfic_agc_count_rx2_low_count + 1'd1);
            end
        end
    end
    if (((~basesoc_ad9361rfic_agc_count_rx2_high_enable) | basesoc_ad9361rfic_agc_count_rx2_high_clear)) begin
        basesoc_ad9361rfic_agc_count_rx2_high_count <= 1'd0;
    end else begin
        if (((basesoc_ad9361_rx_cdc_source_source_valid & basesoc_ad9361_rx_cdc_source_source_ready) & (basesoc_ad9361rfic_agc_count_rx2_high_count != 32'd4294967295))) begin
            if ((basesoc_ad9361rfic_agc_count_rx2_high_threshold <= basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs0)) begin
                basesoc_ad9361rfic_agc_count_rx2_high_count <= (basesoc_ad9361rfic_agc_count_rx2_high_count + 1'd1);
            end
            if ((basesoc_ad9361rfic_agc_count_rx2_high_threshold <= basesoc_ad9361rfic_agc_count_rx2_high_iqs_abs1)) begin
                basesoc_ad9361rfic_agc_count_rx2_high_count <= (basesoc_ad9361rfic_agc_count_rx2_high_count + 1'd1);
            end
        end
    end
    if (basesoc_tx_reset0) begin
        basesoc_last_tx_header_status <= 1'd0;
        basesoc_last_tx_timestamp_status <= 1'd0;
    end
    if (basesoc_rx_reset0) begin
        basesoc_last_rx_header_status <= 1'd0;
        basesoc_last_rx_timestamp_status <= 1'd0;
    end
    if (basesoc_tx_update) begin
        basesoc_last_tx_header_status <= basesoc_tx_header;
        basesoc_last_tx_timestamp_status <= basesoc_tx_timestamp;
    end
    if (basesoc_rx_update) begin
        basesoc_last_rx_header_status <= basesoc_rx_header;
        basesoc_last_rx_timestamp_status <= basesoc_rx_timestamp;
    end
    txheaderextracter_state <= txheaderextracter_next_state;
    if (basesoc_tx_cycles_txheaderextracter_next_value_ce0) begin
        basesoc_tx_cycles <= basesoc_tx_cycles_txheaderextracter_next_value0;
    end
    if (basesoc_tx_header_txheaderextracter_next_value_ce1) begin
        basesoc_tx_header <= basesoc_tx_header_txheaderextracter_next_value1;
    end
    if (basesoc_tx_timestamp_txheaderextracter_next_value_ce2) begin
        basesoc_tx_timestamp <= basesoc_tx_timestamp_txheaderextracter_next_value2;
    end
    if (basesoc_tx_update_txheaderextracter_next_value_ce3) begin
        basesoc_tx_update <= basesoc_tx_update_txheaderextracter_next_value3;
    end
    if (basesoc_tx_reset1) begin
        basesoc_tx_update <= 1'd0;
        basesoc_tx_header <= 64'd0;
        basesoc_tx_timestamp <= 64'd0;
        basesoc_tx_cycles <= 32'd0;
        txheaderextracter_state <= 3'd0;
    end
    rxheaderinserter_state <= rxheaderinserter_next_state;
    if (basesoc_rx_cycles_rxheaderinserter_next_value_ce0) begin
        basesoc_rx_cycles <= basesoc_rx_cycles_rxheaderinserter_next_value0;
    end
    if (basesoc_rx_update_rxheaderinserter_next_value_ce1) begin
        basesoc_rx_update <= basesoc_rx_update_rxheaderinserter_next_value1;
    end
    if (basesoc_rx_reset1) begin
        basesoc_rx_update <= 1'd0;
        basesoc_rx_cycles <= 32'd0;
        rxheaderinserter_state <= 3'd0;
    end
    if (basesoc_clkmeasurement0_i) begin
        basesoc_clkmeasurement0_toggle_i <= (~basesoc_clkmeasurement0_toggle_i);
    end
    if (basesoc_clkmeasurement1_i) begin
        basesoc_clkmeasurement1_toggle_i <= (~basesoc_clkmeasurement1_toggle_i);
    end
    if (basesoc_clkmeasurement2_i) begin
        basesoc_clkmeasurement2_toggle_i <= (~basesoc_clkmeasurement2_toggle_i);
    end
    if (basesoc_clkmeasurement3_i) begin
        basesoc_clkmeasurement3_toggle_i <= (~basesoc_clkmeasurement3_toggle_i);
    end
    if (basesoc_clkmeasurement4_i) begin
        basesoc_clkmeasurement4_toggle_i <= (~basesoc_clkmeasurement4_toggle_i);
    end
    wishbone2csr_state <= wishbone2csr_next_state;
    csr_bankarray_interface0_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank0_sel) begin
        case (csr_bankarray_interface0_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_config0_w;
            end
            1'd1: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_ctrl0_w;
            end
            2'd2: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_stat_w;
            end
            2'd3: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_bitmode0_w;
            end
            3'd4: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_spi_control0_w;
            end
            3'd5: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_spi_status_w;
            end
            3'd6: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_spi_mosi0_w;
            end
            3'd7: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_spi_miso_w;
            end
            4'd8: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_phy_control0_w;
            end
            4'd9: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_reset0_w;
            end
            4'd10: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_manual_now1_w;
            end
            4'd11: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_manual_now0_w;
            end
            4'd12: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_set_ts0_w;
            end
            4'd13: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_fifo_level_w;
            end
            4'd14: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_flags_w;
            end
            4'd15: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_current_ts1_w;
            end
            5'd16: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_current_ts0_w;
            end
            5'd17: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_now1_w;
            end
            5'd18: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_scheduler_tx_now0_w;
            end
            5'd19: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_prbs_tx0_w;
            end
            5'd20: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_prbs_rx_w;
            end
            5'd21: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx1_low_control0_w;
            end
            5'd22: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx1_low_status_w;
            end
            5'd23: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx1_high_control0_w;
            end
            5'd24: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx1_high_status_w;
            end
            5'd25: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx2_low_control0_w;
            end
            5'd26: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx2_low_status_w;
            end
            5'd27: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx2_high_control0_w;
            end
            5'd28: begin
                csr_bankarray_interface0_bank_bus_dat_r <= csr_bankarray_csrbank0_agc_count_rx2_high_status_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank0_config0_re) begin
        basesoc_ad9361_config_storage <= csr_bankarray_csrbank0_config0_r;
    end
    basesoc_ad9361_config_re <= csr_bankarray_csrbank0_config0_re;
    if (csr_bankarray_csrbank0_ctrl0_re) begin
        basesoc_ad9361_ctrl_storage <= csr_bankarray_csrbank0_ctrl0_r;
    end
    basesoc_ad9361_ctrl_re <= csr_bankarray_csrbank0_ctrl0_re;
    basesoc_ad9361_stat_re <= csr_bankarray_csrbank0_stat_re;
    if (csr_bankarray_csrbank0_bitmode0_re) begin
        basesoc_ad9361_bitmode_storage <= csr_bankarray_csrbank0_bitmode0_r;
    end
    basesoc_ad9361_bitmode_re <= csr_bankarray_csrbank0_bitmode0_re;
    if (csr_bankarray_csrbank0_spi_control0_re) begin
        basesoc_ad9361_ad9361spimaster_control_storage <= csr_bankarray_csrbank0_spi_control0_r;
    end
    basesoc_ad9361_ad9361spimaster_control_re <= csr_bankarray_csrbank0_spi_control0_re;
    basesoc_ad9361_ad9361spimaster_status_re <= csr_bankarray_csrbank0_spi_status_re;
    if (csr_bankarray_csrbank0_spi_mosi0_re) begin
        basesoc_ad9361_ad9361spimaster_mosi_storage <= csr_bankarray_csrbank0_spi_mosi0_r;
    end
    basesoc_ad9361_ad9361spimaster_mosi_re <= csr_bankarray_csrbank0_spi_mosi0_re;
    basesoc_ad9361_ad9361spimaster_miso_re <= csr_bankarray_csrbank0_spi_miso_re;
    if (csr_bankarray_csrbank0_phy_control0_re) begin
        basesoc_ad9361_ad9361phy_storage <= csr_bankarray_csrbank0_phy_control0_r;
    end
    basesoc_ad9361_ad9361phy_re <= csr_bankarray_csrbank0_phy_control0_re;
    if (csr_bankarray_csrbank0_scheduler_tx_reset0_re) begin
        basesoc_ad9361_scheduler_tx_reset_storage <= csr_bankarray_csrbank0_scheduler_tx_reset0_r;
    end
    basesoc_ad9361_scheduler_tx_reset_re <= csr_bankarray_csrbank0_scheduler_tx_reset0_re;
    if (csr_bankarray_csrbank0_scheduler_tx_manual_now1_re) begin
        basesoc_ad9361_scheduler_tx_manual_now_storage[63:32] <= csr_bankarray_csrbank0_scheduler_tx_manual_now1_r;
    end
    if (csr_bankarray_csrbank0_scheduler_tx_manual_now0_re) begin
        basesoc_ad9361_scheduler_tx_manual_now_storage[31:0] <= csr_bankarray_csrbank0_scheduler_tx_manual_now0_r;
    end
    basesoc_ad9361_scheduler_tx_manual_now_re <= csr_bankarray_csrbank0_scheduler_tx_manual_now0_re;
    if (csr_bankarray_csrbank0_scheduler_tx_set_ts0_re) begin
        basesoc_ad9361_scheduler_tx_set_ts_storage <= csr_bankarray_csrbank0_scheduler_tx_set_ts0_r;
    end
    basesoc_ad9361_scheduler_tx_set_ts_re <= csr_bankarray_csrbank0_scheduler_tx_set_ts0_re;
    basesoc_ad9361_scheduler_tx_fifo_level_re <= csr_bankarray_csrbank0_scheduler_tx_fifo_level_re;
    basesoc_ad9361_scheduler_tx_flags_re <= csr_bankarray_csrbank0_scheduler_tx_flags_re;
    basesoc_ad9361_scheduler_tx_current_ts_re <= csr_bankarray_csrbank0_scheduler_tx_current_ts0_re;
    basesoc_ad9361_scheduler_tx_now_re <= csr_bankarray_csrbank0_scheduler_tx_now0_re;
    if (csr_bankarray_csrbank0_prbs_tx0_re) begin
        basesoc_ad9361rfic_prbs_tx_storage <= csr_bankarray_csrbank0_prbs_tx0_r;
    end
    basesoc_ad9361rfic_prbs_tx_re <= csr_bankarray_csrbank0_prbs_tx0_re;
    basesoc_ad9361rfic_prbs_rx_re <= csr_bankarray_csrbank0_prbs_rx_re;
    if (csr_bankarray_csrbank0_agc_count_rx1_low_control0_re) begin
        basesoc_ad9361rfic_agc_count_rx1_low_control_storage <= csr_bankarray_csrbank0_agc_count_rx1_low_control0_r;
    end
    basesoc_ad9361rfic_agc_count_rx1_low_control_re <= csr_bankarray_csrbank0_agc_count_rx1_low_control0_re;
    basesoc_ad9361rfic_agc_count_rx1_low_status_re <= csr_bankarray_csrbank0_agc_count_rx1_low_status_re;
    if (csr_bankarray_csrbank0_agc_count_rx1_high_control0_re) begin
        basesoc_ad9361rfic_agc_count_rx1_high_control_storage <= csr_bankarray_csrbank0_agc_count_rx1_high_control0_r;
    end
    basesoc_ad9361rfic_agc_count_rx1_high_control_re <= csr_bankarray_csrbank0_agc_count_rx1_high_control0_re;
    basesoc_ad9361rfic_agc_count_rx1_high_status_re <= csr_bankarray_csrbank0_agc_count_rx1_high_status_re;
    if (csr_bankarray_csrbank0_agc_count_rx2_low_control0_re) begin
        basesoc_ad9361rfic_agc_count_rx2_low_control_storage <= csr_bankarray_csrbank0_agc_count_rx2_low_control0_r;
    end
    basesoc_ad9361rfic_agc_count_rx2_low_control_re <= csr_bankarray_csrbank0_agc_count_rx2_low_control0_re;
    basesoc_ad9361rfic_agc_count_rx2_low_status_re <= csr_bankarray_csrbank0_agc_count_rx2_low_status_re;
    if (csr_bankarray_csrbank0_agc_count_rx2_high_control0_re) begin
        basesoc_ad9361rfic_agc_count_rx2_high_control_storage <= csr_bankarray_csrbank0_agc_count_rx2_high_control0_r;
    end
    basesoc_ad9361rfic_agc_count_rx2_high_control_re <= csr_bankarray_csrbank0_agc_count_rx2_high_control0_re;
    basesoc_ad9361rfic_agc_count_rx2_high_status_re <= csr_bankarray_csrbank0_agc_count_rx2_high_status_re;
    csr_bankarray_interface1_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank1_sel) begin
        case (csr_bankarray_interface1_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_api_version_w;
            end
            1'd1: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_features_w;
            end
            2'd2: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_pcie_config_w;
            end
            2'd3: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_eth_config_w;
            end
            3'd4: begin
                csr_bankarray_interface1_bank_bus_dat_r <= csr_bankarray_csrbank1_sata_config_w;
            end
        endcase
    end
    basesoc_api_version_re <= csr_bankarray_csrbank1_api_version_re;
    basesoc_features_re <= csr_bankarray_csrbank1_features_re;
    basesoc_pcie_config_re <= csr_bankarray_csrbank1_pcie_config_re;
    basesoc_eth_config_re <= csr_bankarray_csrbank1_eth_config_re;
    basesoc_sata_config_re <= csr_bankarray_csrbank1_sata_config_re;
    csr_bankarray_interface2_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank2_sel) begin
        case (csr_bankarray_interface2_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface2_bank_bus_dat_r <= basesoc_clkmeasurement0_latch_w;
            end
            1'd1: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk0_value1_w;
            end
            2'd2: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk0_value0_w;
            end
            2'd3: begin
                csr_bankarray_interface2_bank_bus_dat_r <= basesoc_clkmeasurement1_latch_w;
            end
            3'd4: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk1_value1_w;
            end
            3'd5: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk1_value0_w;
            end
            3'd6: begin
                csr_bankarray_interface2_bank_bus_dat_r <= basesoc_clkmeasurement2_latch_w;
            end
            3'd7: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk2_value1_w;
            end
            4'd8: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk2_value0_w;
            end
            4'd9: begin
                csr_bankarray_interface2_bank_bus_dat_r <= basesoc_clkmeasurement3_latch_w;
            end
            4'd10: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk3_value1_w;
            end
            4'd11: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk3_value0_w;
            end
            4'd12: begin
                csr_bankarray_interface2_bank_bus_dat_r <= basesoc_clkmeasurement4_latch_w;
            end
            4'd13: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk4_value1_w;
            end
            4'd14: begin
                csr_bankarray_interface2_bank_bus_dat_r <= csr_bankarray_csrbank2_clk4_value0_w;
            end
            4'd15: begin
                csr_bankarray_interface2_bank_bus_dat_r <= basesoc_latch_all_w;
            end
        endcase
    end
    basesoc_clkmeasurement0_re <= csr_bankarray_csrbank2_clk0_value0_re;
    basesoc_clkmeasurement1_re <= csr_bankarray_csrbank2_clk1_value0_re;
    basesoc_clkmeasurement2_re <= csr_bankarray_csrbank2_clk2_value0_re;
    basesoc_clkmeasurement3_re <= csr_bankarray_csrbank2_clk3_value0_re;
    basesoc_clkmeasurement4_re <= csr_bankarray_csrbank2_clk4_value0_re;
    csr_bankarray_interface3_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank3_sel) begin
        case (csr_bankarray_interface3_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_mux_sel0_w;
            end
            1'd1: begin
                csr_bankarray_interface3_bank_bus_dat_r <= csr_bankarray_csrbank3_demux_sel0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank3_mux_sel0_re) begin
        basesoc_mux_storage <= csr_bankarray_csrbank3_mux_sel0_r;
    end
    basesoc_mux_re <= csr_bankarray_csrbank3_mux_sel0_re;
    if (csr_bankarray_csrbank3_demux_sel0_re) begin
        basesoc_demux_storage <= csr_bankarray_csrbank3_demux_sel0_r;
    end
    basesoc_demux_re <= csr_bankarray_csrbank3_demux_sel0_re;
    csr_bankarray_interface4_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank4_sel) begin
        case (csr_bankarray_interface4_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_reset0_w;
            end
            1'd1: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_scratch0_w;
            end
            2'd2: begin
                csr_bankarray_interface4_bank_bus_dat_r <= csr_bankarray_csrbank4_bus_errors_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank4_reset0_re) begin
        basesoc_basesoc_reset_storage <= csr_bankarray_csrbank4_reset0_r;
    end
    basesoc_basesoc_reset_re <= csr_bankarray_csrbank4_reset0_re;
    if (csr_bankarray_csrbank4_scratch0_re) begin
        basesoc_basesoc_scratch_storage <= csr_bankarray_csrbank4_scratch0_r;
    end
    basesoc_basesoc_scratch_re <= csr_bankarray_csrbank4_scratch0_re;
    basesoc_basesoc_bus_errors_re <= csr_bankarray_csrbank4_bus_errors_re;
    csr_bankarray_interface5_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank5_sel) begin
        case (csr_bankarray_interface5_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_id1_w;
            end
            1'd1: begin
                csr_bankarray_interface5_bank_bus_dat_r <= csr_bankarray_csrbank5_id0_w;
            end
        endcase
    end
    basesoc_dna_re <= csr_bankarray_csrbank5_id0_re;
    csr_bankarray_interface6_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank6_sel) begin
        case (csr_bankarray_interface6_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_control0_w;
            end
            1'd1: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_status_w;
            end
            2'd2: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_mosi1_w;
            end
            2'd3: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_mosi0_w;
            end
            3'd4: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_miso1_w;
            end
            3'd5: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_miso0_w;
            end
            3'd6: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_cs0_w;
            end
            3'd7: begin
                csr_bankarray_interface6_bank_bus_dat_r <= csr_bankarray_csrbank6_spi_loopback0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank6_spi_control0_re) begin
        basesoc_flash_control_storage <= csr_bankarray_csrbank6_spi_control0_r;
    end
    basesoc_flash_control_re <= csr_bankarray_csrbank6_spi_control0_re;
    basesoc_flash_status_re <= csr_bankarray_csrbank6_spi_status_re;
    if (csr_bankarray_csrbank6_spi_mosi1_re) begin
        basesoc_flash_mosi_storage[39:32] <= csr_bankarray_csrbank6_spi_mosi1_r;
    end
    if (csr_bankarray_csrbank6_spi_mosi0_re) begin
        basesoc_flash_mosi_storage[31:0] <= csr_bankarray_csrbank6_spi_mosi0_r;
    end
    basesoc_flash_mosi_re <= csr_bankarray_csrbank6_spi_mosi0_re;
    basesoc_flash_miso_re <= csr_bankarray_csrbank6_spi_miso0_re;
    if (csr_bankarray_csrbank6_spi_cs0_re) begin
        basesoc_flash_cs_storage <= csr_bankarray_csrbank6_spi_cs0_r;
    end
    basesoc_flash_cs_re <= csr_bankarray_csrbank6_spi_cs0_re;
    if (csr_bankarray_csrbank6_spi_loopback0_re) begin
        basesoc_flash_loopback_storage <= csr_bankarray_csrbank6_spi_loopback0_r;
    end
    basesoc_flash_loopback_re <= csr_bankarray_csrbank6_spi_loopback0_re;
    csr_bankarray_interface7_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank7_sel) begin
        case (csr_bankarray_interface7_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface7_bank_bus_dat_r <= csr_bankarray_csrbank7_out0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank7_out0_re) begin
        basesoc_flash_cs_n_storage <= csr_bankarray_csrbank7_out0_r;
    end
    basesoc_flash_cs_n_re <= csr_bankarray_csrbank7_out0_re;
    csr_bankarray_interface8_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank8_sel) begin
        case (csr_bankarray_interface8_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_tx_control0_w;
            end
            1'd1: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_tx_frame_cycles0_w;
            end
            2'd2: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_rx_control0_w;
            end
            2'd3: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_rx_frame_cycles0_w;
            end
            3'd4: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_tx_header1_w;
            end
            3'd5: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_tx_header0_w;
            end
            3'd6: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_tx_timestamp1_w;
            end
            3'd7: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_tx_timestamp0_w;
            end
            4'd8: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_rx_header1_w;
            end
            4'd9: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_rx_header0_w;
            end
            4'd10: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_rx_timestamp1_w;
            end
            4'd11: begin
                csr_bankarray_interface8_bank_bus_dat_r <= csr_bankarray_csrbank8_last_rx_timestamp0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank8_tx_control0_re) begin
        basesoc_tx_control_storage <= csr_bankarray_csrbank8_tx_control0_r;
    end
    basesoc_tx_control_re <= csr_bankarray_csrbank8_tx_control0_re;
    if (csr_bankarray_csrbank8_tx_frame_cycles0_re) begin
        basesoc_tx_frame_cycles_storage <= csr_bankarray_csrbank8_tx_frame_cycles0_r;
    end
    basesoc_tx_frame_cycles_re <= csr_bankarray_csrbank8_tx_frame_cycles0_re;
    if (csr_bankarray_csrbank8_rx_control0_re) begin
        basesoc_rx_control_storage <= csr_bankarray_csrbank8_rx_control0_r;
    end
    basesoc_rx_control_re <= csr_bankarray_csrbank8_rx_control0_re;
    if (csr_bankarray_csrbank8_rx_frame_cycles0_re) begin
        basesoc_rx_frame_cycles_storage <= csr_bankarray_csrbank8_rx_frame_cycles0_r;
    end
    basesoc_rx_frame_cycles_re <= csr_bankarray_csrbank8_rx_frame_cycles0_re;
    basesoc_last_tx_header_re <= csr_bankarray_csrbank8_last_tx_header0_re;
    basesoc_last_tx_timestamp_re <= csr_bankarray_csrbank8_last_tx_timestamp0_re;
    basesoc_last_rx_header_re <= csr_bankarray_csrbank8_last_rx_header0_re;
    basesoc_last_rx_timestamp_re <= csr_bankarray_csrbank8_last_rx_timestamp0_re;
    csr_bankarray_interface9_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank9_sel) begin
        case (csr_bankarray_interface9_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_addr0_w;
            end
            1'd1: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_data0_w;
            end
            2'd2: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_write0_w;
            end
            2'd3: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_done_w;
            end
            3'd4: begin
                csr_bankarray_interface9_bank_bus_dat_r <= csr_bankarray_csrbank9_read0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank9_addr0_re) begin
        basesoc_icap_addr_storage <= csr_bankarray_csrbank9_addr0_r;
    end
    basesoc_icap_addr_re <= csr_bankarray_csrbank9_addr0_re;
    if (basesoc_icap_data_we) begin
        basesoc_icap_data_storage <= basesoc_icap_data_dat_w;
    end
    if (csr_bankarray_csrbank9_data0_re) begin
        basesoc_icap_data_storage <= csr_bankarray_csrbank9_data0_r;
    end
    basesoc_icap_data_re <= csr_bankarray_csrbank9_data0_re;
    if (csr_bankarray_csrbank9_write0_re) begin
        basesoc_icap_write_storage <= csr_bankarray_csrbank9_write0_r;
    end
    basesoc_icap_write_re <= csr_bankarray_csrbank9_write0_re;
    basesoc_icap_done_re <= csr_bankarray_csrbank9_done_re;
    if (csr_bankarray_csrbank9_read0_re) begin
        basesoc_icap_read_storage <= csr_bankarray_csrbank9_read0_r;
    end
    basesoc_icap_read_re <= csr_bankarray_csrbank9_read0_re;
    csr_bankarray_sel_r <= csr_bankarray_sel;
    csr_bankarray_interface10_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank10_sel) begin
        case (csr_bankarray_interface10_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface10_bank_bus_dat_r <= csr_bankarray_csrbank10_out0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank10_out0_re) begin
        basesoc_leds_storage <= csr_bankarray_csrbank10_out0_r;
    end
    basesoc_leds_re <= csr_bankarray_csrbank10_out0_re;
    csr_bankarray_interface11_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank11_sel) begin
        case (csr_bankarray_interface11_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_enable0_w;
            end
            1'd1: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_table_value1_w;
            end
            2'd2: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_table_value0_w;
            end
            2'd3: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_table_we0_w;
            end
            3'd4: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_table_loop_prog_n0_w;
            end
            3'd5: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_table_loop_status_w;
            end
            3'd6: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_table_level_w;
            end
            3'd7: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_writer_table_reset0_w;
            end
            4'd8: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_enable0_w;
            end
            4'd9: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_table_value1_w;
            end
            4'd10: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_table_value0_w;
            end
            4'd11: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_table_we0_w;
            end
            4'd12: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_table_loop_prog_n0_w;
            end
            4'd13: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_table_loop_status_w;
            end
            4'd14: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_table_level_w;
            end
            4'd15: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_reader_table_reset0_w;
            end
            5'd16: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_loopback_enable0_w;
            end
            5'd17: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_synchronizer_bypass0_w;
            end
            5'd18: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_synchronizer_enable0_w;
            end
            5'd19: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_buffering_reader_fifo_control0_w;
            end
            5'd20: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_buffering_reader_fifo_status_w;
            end
            5'd21: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_buffering_writer_fifo_control0_w;
            end
            5'd22: begin
                csr_bankarray_interface11_bank_bus_dat_r <= csr_bankarray_csrbank11_buffering_writer_fifo_status_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank11_writer_enable0_re) begin
        basesoc_basesoc_writer_enable_storage <= csr_bankarray_csrbank11_writer_enable0_r;
    end
    basesoc_basesoc_writer_enable_re <= csr_bankarray_csrbank11_writer_enable0_re;
    if (csr_bankarray_csrbank11_writer_table_value1_re) begin
        basesoc_basesoc_writer_table_value_storage[57:32] <= csr_bankarray_csrbank11_writer_table_value1_r;
    end
    if (csr_bankarray_csrbank11_writer_table_value0_re) begin
        basesoc_basesoc_writer_table_value_storage[31:0] <= csr_bankarray_csrbank11_writer_table_value0_r;
    end
    basesoc_basesoc_writer_table_value_re <= csr_bankarray_csrbank11_writer_table_value0_re;
    if (csr_bankarray_csrbank11_writer_table_we0_re) begin
        basesoc_basesoc_writer_table_we_storage <= csr_bankarray_csrbank11_writer_table_we0_r;
    end
    basesoc_basesoc_writer_table_we_re <= csr_bankarray_csrbank11_writer_table_we0_re;
    if (csr_bankarray_csrbank11_writer_table_loop_prog_n0_re) begin
        basesoc_basesoc_writer_table_loop_prog_n_storage <= csr_bankarray_csrbank11_writer_table_loop_prog_n0_r;
    end
    basesoc_basesoc_writer_table_loop_prog_n_re <= csr_bankarray_csrbank11_writer_table_loop_prog_n0_re;
    basesoc_basesoc_writer_table_loop_status_re <= csr_bankarray_csrbank11_writer_table_loop_status_re;
    basesoc_basesoc_writer_table_level_re <= csr_bankarray_csrbank11_writer_table_level_re;
    if (csr_bankarray_csrbank11_writer_table_reset0_re) begin
        basesoc_basesoc_writer_table_reset_storage <= csr_bankarray_csrbank11_writer_table_reset0_r;
    end
    basesoc_basesoc_writer_table_reset_re <= csr_bankarray_csrbank11_writer_table_reset0_re;
    if (csr_bankarray_csrbank11_reader_enable0_re) begin
        basesoc_basesoc_reader_enable_storage <= csr_bankarray_csrbank11_reader_enable0_r;
    end
    basesoc_basesoc_reader_enable_re <= csr_bankarray_csrbank11_reader_enable0_re;
    if (csr_bankarray_csrbank11_reader_table_value1_re) begin
        basesoc_basesoc_reader_table_value_storage[57:32] <= csr_bankarray_csrbank11_reader_table_value1_r;
    end
    if (csr_bankarray_csrbank11_reader_table_value0_re) begin
        basesoc_basesoc_reader_table_value_storage[31:0] <= csr_bankarray_csrbank11_reader_table_value0_r;
    end
    basesoc_basesoc_reader_table_value_re <= csr_bankarray_csrbank11_reader_table_value0_re;
    if (csr_bankarray_csrbank11_reader_table_we0_re) begin
        basesoc_basesoc_reader_table_we_storage <= csr_bankarray_csrbank11_reader_table_we0_r;
    end
    basesoc_basesoc_reader_table_we_re <= csr_bankarray_csrbank11_reader_table_we0_re;
    if (csr_bankarray_csrbank11_reader_table_loop_prog_n0_re) begin
        basesoc_basesoc_reader_table_loop_prog_n_storage <= csr_bankarray_csrbank11_reader_table_loop_prog_n0_r;
    end
    basesoc_basesoc_reader_table_loop_prog_n_re <= csr_bankarray_csrbank11_reader_table_loop_prog_n0_re;
    basesoc_basesoc_reader_table_loop_status_re <= csr_bankarray_csrbank11_reader_table_loop_status_re;
    basesoc_basesoc_reader_table_level_re <= csr_bankarray_csrbank11_reader_table_level_re;
    if (csr_bankarray_csrbank11_reader_table_reset0_re) begin
        basesoc_basesoc_reader_table_reset_storage <= csr_bankarray_csrbank11_reader_table_reset0_r;
    end
    basesoc_basesoc_reader_table_reset_re <= csr_bankarray_csrbank11_reader_table_reset0_re;
    if (csr_bankarray_csrbank11_loopback_enable0_re) begin
        basesoc_basesoc_loopback_storage <= csr_bankarray_csrbank11_loopback_enable0_r;
    end
    basesoc_basesoc_loopback_re <= csr_bankarray_csrbank11_loopback_enable0_re;
    if (csr_bankarray_csrbank11_synchronizer_bypass0_re) begin
        basesoc_basesoc_synchronizer_bypass_storage <= csr_bankarray_csrbank11_synchronizer_bypass0_r;
    end
    basesoc_basesoc_synchronizer_bypass_re <= csr_bankarray_csrbank11_synchronizer_bypass0_re;
    if (csr_bankarray_csrbank11_synchronizer_enable0_re) begin
        basesoc_basesoc_synchronizer_enable_storage <= csr_bankarray_csrbank11_synchronizer_enable0_r;
    end
    basesoc_basesoc_synchronizer_enable_re <= csr_bankarray_csrbank11_synchronizer_enable0_re;
    if (csr_bankarray_csrbank11_buffering_reader_fifo_control0_re) begin
        basesoc_basesoc_buffering_reader_fifo_control_storage <= csr_bankarray_csrbank11_buffering_reader_fifo_control0_r;
    end
    basesoc_basesoc_buffering_reader_fifo_control_re <= csr_bankarray_csrbank11_buffering_reader_fifo_control0_re;
    basesoc_basesoc_buffering_reader_fifo_status_re <= csr_bankarray_csrbank11_buffering_reader_fifo_status_re;
    if (csr_bankarray_csrbank11_buffering_writer_fifo_control0_re) begin
        basesoc_basesoc_buffering_writer_fifo_control_storage <= csr_bankarray_csrbank11_buffering_writer_fifo_control0_r;
    end
    basesoc_basesoc_buffering_writer_fifo_control_re <= csr_bankarray_csrbank11_buffering_writer_fifo_control0_re;
    basesoc_basesoc_buffering_writer_fifo_status_re <= csr_bankarray_csrbank11_buffering_writer_fifo_status_re;
    csr_bankarray_interface12_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank12_sel) begin
        case (csr_bankarray_interface12_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_link_status_w;
            end
            1'd1: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_msi_enable_w;
            end
            2'd2: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_msix_enable_w;
            end
            2'd3: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_bus_master_enable_w;
            end
            3'd4: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_max_request_size_w;
            end
            3'd5: begin
                csr_bankarray_interface12_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_max_payload_size_w;
            end
        endcase
    end
    basesoc_s7pciephy_link_status_re <= csr_bankarray_csrbank12_phy_link_status_re;
    basesoc_s7pciephy_msi_enable_re <= csr_bankarray_csrbank12_phy_msi_enable_re;
    basesoc_s7pciephy_msix_enable_re <= csr_bankarray_csrbank12_phy_msix_enable_re;
    basesoc_s7pciephy_bus_master_enable_re <= csr_bankarray_csrbank12_phy_bus_master_enable_re;
    basesoc_s7pciephy_max_request_size_re <= csr_bankarray_csrbank12_phy_max_request_size_re;
    basesoc_s7pciephy_max_payload_size_re <= csr_bankarray_csrbank12_phy_max_payload_size_re;
    csr_bankarray_interface13_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank13_sel) begin
        case (csr_bankarray_interface13_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_enable0_w;
            end
            1'd1: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_clear0_w;
            end
            2'd2: begin
                csr_bankarray_interface13_bank_bus_dat_r <= csr_bankarray_csrbank13_vector_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank13_enable0_re) begin
        basesoc_basesoc_msi_enable_storage <= csr_bankarray_csrbank13_enable0_r;
    end
    basesoc_basesoc_msi_enable_re <= csr_bankarray_csrbank13_enable0_re;
    if (csr_bankarray_csrbank13_clear0_re) begin
        basesoc_basesoc_msi_clear_storage <= csr_bankarray_csrbank13_clear0_r;
    end
    basesoc_basesoc_msi_clear_re <= csr_bankarray_csrbank13_clear0_re;
    basesoc_basesoc_msi_vector_re <= csr_bankarray_csrbank13_vector_re;
    csr_bankarray_interface14_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank14_sel) begin
        case (csr_bankarray_interface14_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_link_status_w;
            end
            1'd1: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_msi_enable_w;
            end
            2'd2: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_msix_enable_w;
            end
            2'd3: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_bus_master_enable_w;
            end
            3'd4: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_max_request_size_w;
            end
            3'd5: begin
                csr_bankarray_interface14_bank_bus_dat_r <= csr_bankarray_csrbank12_phy_max_payload_size_w;
            end
        endcase
    end
    csr_bankarray_interface15_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank15_sel) begin
        case (csr_bankarray_interface15_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_i2c_phy_speed_mode0_w;
            end
            1'd1: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_i2c_master_active0_w;
            end
            2'd2: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_i2c_master_settings0_w;
            end
            2'd3: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_i2c_master_addr0_w;
            end
            3'd4: begin
                csr_bankarray_interface15_bank_bus_dat_r <= basesoc_si5351_master_rxtx_w;
            end
            3'd5: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_i2c_master_status_w;
            end
            3'd6: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_pwm_enable0_w;
            end
            3'd7: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_pwm_width0_w;
            end
            4'd8: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_pwm_period0_w;
            end
            4'd9: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_control0_w;
            end
            4'd10: begin
                csr_bankarray_interface15_bank_bus_dat_r <= csr_bankarray_csrbank15_status_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank15_i2c_phy_speed_mode0_re) begin
        basesoc_si5351_litei2cphycore_storage <= csr_bankarray_csrbank15_i2c_phy_speed_mode0_r;
    end
    basesoc_si5351_litei2cphycore_re <= csr_bankarray_csrbank15_i2c_phy_speed_mode0_re;
    if (csr_bankarray_csrbank15_i2c_master_active0_re) begin
        basesoc_si5351_master_active_storage <= csr_bankarray_csrbank15_i2c_master_active0_r;
    end
    basesoc_si5351_master_active_re <= csr_bankarray_csrbank15_i2c_master_active0_re;
    if (csr_bankarray_csrbank15_i2c_master_settings0_re) begin
        basesoc_si5351_master_settings_storage <= csr_bankarray_csrbank15_i2c_master_settings0_r;
    end
    basesoc_si5351_master_settings_re <= csr_bankarray_csrbank15_i2c_master_settings0_re;
    if (csr_bankarray_csrbank15_i2c_master_addr0_re) begin
        basesoc_si5351_master_addr_storage <= csr_bankarray_csrbank15_i2c_master_addr0_r;
    end
    basesoc_si5351_master_addr_re <= csr_bankarray_csrbank15_i2c_master_addr0_re;
    basesoc_si5351_master_status_re <= csr_bankarray_csrbank15_i2c_master_status_re;
    if (csr_bankarray_csrbank15_pwm_enable0_re) begin
        basesoc_si5351_pwm_enable_storage <= csr_bankarray_csrbank15_pwm_enable0_r;
    end
    basesoc_si5351_pwm_enable_re <= csr_bankarray_csrbank15_pwm_enable0_re;
    if (csr_bankarray_csrbank15_pwm_width0_re) begin
        basesoc_si5351_pwm_width_storage <= csr_bankarray_csrbank15_pwm_width0_r;
    end
    basesoc_si5351_pwm_width_re <= csr_bankarray_csrbank15_pwm_width0_re;
    if (csr_bankarray_csrbank15_pwm_period0_re) begin
        basesoc_si5351_pwm_period_storage <= csr_bankarray_csrbank15_pwm_period0_r;
    end
    basesoc_si5351_pwm_period_re <= csr_bankarray_csrbank15_pwm_period0_re;
    if (csr_bankarray_csrbank15_control0_re) begin
        basesoc_si5351_control_storage <= csr_bankarray_csrbank15_control0_r;
    end
    basesoc_si5351_control_re <= csr_bankarray_csrbank15_control0_re;
    basesoc_si5351_status_re <= csr_bankarray_csrbank15_status_re;
    csr_bankarray_interface16_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank16_sel) begin
        case (csr_bankarray_interface16_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface16_bank_bus_dat_r <= csr_bankarray_csrbank16_control0_w;
            end
            1'd1: begin
                csr_bankarray_interface16_bank_bus_dat_r <= csr_bankarray_csrbank16_read_time1_w;
            end
            2'd2: begin
                csr_bankarray_interface16_bank_bus_dat_r <= csr_bankarray_csrbank16_read_time0_w;
            end
            2'd3: begin
                csr_bankarray_interface16_bank_bus_dat_r <= csr_bankarray_csrbank16_write_time1_w;
            end
            3'd4: begin
                csr_bankarray_interface16_bank_bus_dat_r <= csr_bankarray_csrbank16_write_time0_w;
            end
            3'd5: begin
                csr_bankarray_interface16_bank_bus_dat_r <= csr_bankarray_csrbank16_time_adjustment1_w;
            end
            3'd6: begin
                csr_bankarray_interface16_bank_bus_dat_r <= csr_bankarray_csrbank16_time_adjustment0_w;
            end
        endcase
    end
    if (csr_bankarray_csrbank16_control0_re) begin
        basesoc_time_gen_control_storage <= csr_bankarray_csrbank16_control0_r;
    end
    basesoc_time_gen_control_re <= csr_bankarray_csrbank16_control0_re;
    basesoc_time_gen_read_time_re <= csr_bankarray_csrbank16_read_time0_re;
    if (csr_bankarray_csrbank16_write_time1_re) begin
        basesoc_time_gen_write_time_storage[63:32] <= csr_bankarray_csrbank16_write_time1_r;
    end
    if (csr_bankarray_csrbank16_write_time0_re) begin
        basesoc_time_gen_write_time_storage[31:0] <= csr_bankarray_csrbank16_write_time0_r;
    end
    basesoc_time_gen_write_time_re <= csr_bankarray_csrbank16_write_time0_re;
    if (csr_bankarray_csrbank16_time_adjustment1_re) begin
        basesoc_time_gen_time_adjustment_storage[63:32] <= csr_bankarray_csrbank16_time_adjustment1_r;
    end
    if (csr_bankarray_csrbank16_time_adjustment0_re) begin
        basesoc_time_gen_time_adjustment_storage[31:0] <= csr_bankarray_csrbank16_time_adjustment0_r;
    end
    basesoc_time_gen_time_adjustment_re <= csr_bankarray_csrbank16_time_adjustment0_re;
    csr_bankarray_interface17_bank_bus_dat_r <= 1'd0;
    if (csr_bankarray_csrbank17_sel) begin
        case (csr_bankarray_interface17_bank_bus_adr[8:0])
            1'd0: begin
                csr_bankarray_interface17_bank_bus_dat_r <= csr_bankarray_csrbank17_temperature_w;
            end
            1'd1: begin
                csr_bankarray_interface17_bank_bus_dat_r <= csr_bankarray_csrbank17_vccint_w;
            end
            2'd2: begin
                csr_bankarray_interface17_bank_bus_dat_r <= csr_bankarray_csrbank17_vccaux_w;
            end
            2'd3: begin
                csr_bankarray_interface17_bank_bus_dat_r <= csr_bankarray_csrbank17_vccbram_w;
            end
            3'd4: begin
                csr_bankarray_interface17_bank_bus_dat_r <= csr_bankarray_csrbank17_eoc_w;
            end
            3'd5: begin
                csr_bankarray_interface17_bank_bus_dat_r <= csr_bankarray_csrbank17_eos_w;
            end
        endcase
    end
    basesoc_csrstatus0_re <= csr_bankarray_csrbank17_temperature_re;
    basesoc_csrstatus1_re <= csr_bankarray_csrbank17_vccint_re;
    basesoc_csrstatus2_re <= csr_bankarray_csrbank17_vccaux_re;
    basesoc_csrstatus3_re <= csr_bankarray_csrbank17_vccbram_re;
    basesoc_eoc_re <= csr_bankarray_csrbank17_eoc_re;
    basesoc_eos_re <= csr_bankarray_csrbank17_eos_re;
    if (sys_rst) begin
        basesoc_basesoc_reset_storage <= 2'd0;
        basesoc_basesoc_reset_re <= 1'd0;
        basesoc_basesoc_scratch_storage <= 32'd305419896;
        basesoc_basesoc_scratch_re <= 1'd0;
        basesoc_basesoc_bus_errors_re <= 1'd0;
        basesoc_basesoc_bus_errors <= 32'd0;
        basesoc_api_version_re <= 1'd0;
        basesoc_features_re <= 1'd0;
        basesoc_pcie_config_re <= 1'd0;
        basesoc_eth_config_re <= 1'd0;
        basesoc_sata_config_re <= 1'd0;
        basesoc_si5351_litei2cphycore_storage <= 2'd0;
        basesoc_si5351_litei2cphycore_re <= 1'd0;
        basesoc_si5351_litei2cphycore_i2c_speed_mode_delayed <= 2'd0;
        basesoc_si5351_litei2cphycore_litei2cclkgen_cnt <= 9'd0;
        basesoc_si5351_litei2cphycore_litei2cclkgen_sub_cnt <= 2'd0;
        basesoc_si5351_litei2cphycore_litei2cclkgen_clk <= 1'd1;
        basesoc_si5351_litei2cphycore_nack <= 1'd0;
        basesoc_si5351_litei2cphycore_bytes_send <= 3'd0;
        basesoc_si5351_litei2cphycore_bytes_recv <= 3'd0;
        basesoc_si5351_litei2cphycore_tx_done <= 1'd0;
        basesoc_si5351_litei2cphycore_sr_addr <= 7'd0;
        basesoc_si5351_litei2cphycore_sr_cnt <= 8'd0;
        basesoc_si5351_litei2cphycore_sr_out <= 32'd0;
        basesoc_si5351_litei2cphycore_sr_in <= 32'd0;
        basesoc_si5351_master_active_storage <= 1'd0;
        basesoc_si5351_master_active_re <= 1'd0;
        basesoc_si5351_master_settings_storage <= 17'd0;
        basesoc_si5351_master_settings_re <= 1'd0;
        basesoc_si5351_master_addr_storage <= 7'd0;
        basesoc_si5351_master_addr_re <= 1'd0;
        basesoc_si5351_master_status_re <= 1'd0;
        basesoc_si5351_master_tx_fifo_level <= 4'd0;
        basesoc_si5351_master_tx_fifo_produce <= 3'd0;
        basesoc_si5351_master_tx_fifo_consume <= 3'd0;
        basesoc_si5351_master_rx_fifo_level <= 4'd0;
        basesoc_si5351_master_rx_fifo_produce <= 3'd0;
        basesoc_si5351_master_rx_fifo_consume <= 3'd0;
        basesoc_si5351_adr <= 7'd0;
        si5351_pwm <= 1'd0;
        basesoc_si5351_pwm_enable_storage <= 1'd1;
        basesoc_si5351_pwm_enable_re <= 1'd0;
        basesoc_si5351_pwm_width_re <= 1'd0;
        basesoc_si5351_pwm_period_re <= 1'd0;
        basesoc_si5351_control_storage <= 9'd0;
        basesoc_si5351_control_re <= 1'd0;
        basesoc_si5351_status_re <= 1'd0;
        basesoc_time_gen_control_storage <= 3'd1;
        basesoc_time_gen_control_re <= 1'd0;
        basesoc_time_gen_read_time_re <= 1'd0;
        basesoc_time_gen_write_time_storage <= 64'd0;
        basesoc_time_gen_write_time_re <= 1'd0;
        basesoc_time_gen_time_adjustment_storage <= 64'd0;
        basesoc_time_gen_time_adjustment_re <= 1'd0;
        basesoc_time_sync_ping_o1 <= 1'd0;
        basesoc_pps_sys_d <= 1'd0;
        basesoc_basesoc_jtagbone_incr <= 1'd0;
        basesoc_basesoc_jtagbone_count <= 24'd12500000;
        user_led <= 1'd0;
        basesoc_leds_storage <= 1'd0;
        basesoc_leds_re <= 1'd0;
        basesoc_leds_chaser <= 1'd0;
        basesoc_leds_mode <= 1'd0;
        basesoc_leds_count <= 26'd62500000;
        icap_clk <= 1'd0;
        basesoc_icap_icap_clk_counter <= 4'd0;
        basesoc_icap_addr_re <= 1'd0;
        basesoc_icap_data_re <= 1'd0;
        basesoc_icap_write_storage <= 1'd0;
        basesoc_icap_write_re <= 1'd0;
        basesoc_icap_done_re <= 1'd0;
        basesoc_icap_read_storage <= 1'd0;
        basesoc_icap_read_re <= 1'd0;
        basesoc_csrstatus0_status <= 12'd0;
        basesoc_csrstatus0_re <= 1'd0;
        basesoc_csrstatus1_status <= 12'd0;
        basesoc_csrstatus1_re <= 1'd0;
        basesoc_csrstatus2_status <= 12'd0;
        basesoc_csrstatus2_re <= 1'd0;
        basesoc_csrstatus3_status <= 12'd0;
        basesoc_csrstatus3_re <= 1'd0;
        basesoc_eoc_status <= 1'd0;
        basesoc_eoc_re <= 1'd0;
        basesoc_eos_status <= 1'd0;
        basesoc_eos_re <= 1'd0;
        basesoc_dna_re <= 1'd0;
        dna_clk <= 1'd0;
        basesoc_dna_dna_clk_count <= 1'd0;
        basesoc_flash_cs_n_storage <= 1'd0;
        basesoc_flash_cs_n_re <= 1'd0;
        basesoc_flash_pads_clk <= 1'd0;
        basesoc_flash_pads_cs_n <= 1'd0;
        basesoc_flash_pads_mosi <= 1'd0;
        basesoc_flash_miso <= 40'd0;
        basesoc_flash_control_storage <= 16'd0;
        basesoc_flash_control_re <= 1'd0;
        basesoc_flash_status_re <= 1'd0;
        basesoc_flash_mosi_re <= 1'd0;
        basesoc_flash_miso_re <= 1'd0;
        basesoc_flash_cs_storage <= 17'd1;
        basesoc_flash_cs_re <= 1'd0;
        basesoc_flash_loopback_storage <= 1'd0;
        basesoc_flash_loopback_re <= 1'd0;
        basesoc_flash_count <= 6'd0;
        basesoc_flash_clk_divider1 <= 16'd0;
        basesoc_flash_mosi_data <= 40'd0;
        basesoc_flash_mosi_sel <= 6'd0;
        basesoc_flash_miso_data <= 40'd0;
        basesoc_s7pciephy_link_status_re <= 1'd0;
        basesoc_s7pciephy_msi_enable_re <= 1'd0;
        basesoc_s7pciephy_msix_enable_re <= 1'd0;
        basesoc_s7pciephy_bus_master_enable_re <= 1'd0;
        basesoc_s7pciephy_max_request_size_re <= 1'd0;
        basesoc_s7pciephy_max_payload_size_re <= 1'd0;
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_valid <= 1'd0;
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_dat <= 64'd0;
        basesoc_s7pciephy_tx_datapath_pipe_valid_source_payload_be <= 8'd0;
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_valid <= 1'd0;
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_dat <= 64'd0;
        basesoc_s7pciephy_rx_datapath_pipe_valid_source_payload_be <= 8'd0;
        basesoc_basesoc_depacketizer_header_extracter_source_payload_header <= 128'd0;
        basesoc_basesoc_depacketizer_header_extracter_first <= 1'd0;
        basesoc_basesoc_depacketizer_header_extracter_last <= 1'd0;
        basesoc_basesoc_depacketizer_header_extracter_count <= 1'd0;
        basesoc_basesoc_depacketizer_dispatcher_first <= 1'd1;
        basesoc_basesoc_depacketizer_dispatcher_ongoing1 <= 1'd0;
        basesoc_basesoc_depacketizer_dispatcher_sel_ongoing <= 2'd0;
        basesoc_basesoc_packetizer_grant <= 1'd0;
        basesoc_basesoc_packetizer_status0_first <= 1'd1;
        basesoc_basesoc_packetizer_status0_ongoing1 <= 1'd0;
        basesoc_basesoc_packetizer_status1_first <= 1'd1;
        basesoc_basesoc_packetizer_status1_ongoing1 <= 1'd0;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_valid <= 1'd0;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_fmt <= 2'd0;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_header <= 128'd0;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_dat <= 64'd0;
        basesoc_basesoc_packetizer_tlp_raw_buf_pipe_valid_source_payload_be <= 8'd0;
        basesoc_basesoc_packetizer_header_inserter_header_inserter_3dws_count <= 1'd0;
        basesoc_basesoc_packetizer_header_inserter_header_inserter_4dws_count <= 1'd0;
        basesoc_basesoc_mmap_sink_payload_req_id <= 16'd0;
        basesoc_basesoc_mmap_sink_payload_cmp_id <= 16'd0;
        basesoc_basesoc_mmap_sink_payload_adr <= 32'd0;
        basesoc_basesoc_mmap_sink_payload_len <= 10'd0;
        basesoc_basesoc_mmap_sink_payload_err <= 1'd0;
        basesoc_basesoc_mmap_sink_payload_tag <= 8'd0;
        basesoc_basesoc_mmap_sink_payload_dat <= 64'd0;
        basesoc_basesoc_msi_enable_storage <= 32'd0;
        basesoc_basesoc_msi_enable_re <= 1'd0;
        basesoc_basesoc_msi_clear_storage <= 32'd0;
        basesoc_basesoc_msi_clear_re <= 1'd0;
        basesoc_basesoc_msi_vector_re <= 1'd0;
        basesoc_basesoc_msi_vector <= 32'd0;
        basesoc_basesoc_msi_msi <= 32'd0;
        basesoc_basesoc_writer_enable_storage <= 2'd0;
        basesoc_basesoc_writer_enable_re <= 1'd0;
        basesoc_basesoc_writer_table_value_re <= 1'd0;
        basesoc_basesoc_writer_table_we_storage <= 32'd0;
        basesoc_basesoc_writer_table_we_re <= 1'd0;
        basesoc_basesoc_writer_table_loop_prog_n_storage <= 1'd0;
        basesoc_basesoc_writer_table_loop_prog_n_re <= 1'd0;
        basesoc_basesoc_writer_table_index <= 16'd0;
        basesoc_basesoc_writer_table_count <= 16'd0;
        basesoc_basesoc_writer_table_loop_status_re <= 1'd0;
        basesoc_basesoc_writer_table_level_re <= 1'd0;
        basesoc_basesoc_writer_table_reset_storage <= 1'd0;
        basesoc_basesoc_writer_table_reset_re <= 1'd0;
        basesoc_basesoc_writer_table_table_sink_valid <= 1'd0;
        basesoc_basesoc_writer_table_table_sink_payload_address <= 64'd0;
        basesoc_basesoc_writer_table_table_sink_payload_length <= 24'd0;
        basesoc_basesoc_writer_table_table_sink_payload_irq_disable <= 1'd0;
        basesoc_basesoc_writer_table_table_sink_payload_last_disable <= 1'd0;
        basesoc_basesoc_writer_table_table_level <= 9'd0;
        basesoc_basesoc_writer_table_table_produce <= 8'd0;
        basesoc_basesoc_writer_table_table_consume <= 8'd0;
        basesoc_basesoc_writer_table_loop_first <= 1'd0;
        basesoc_basesoc_writer_splitter_source_payload_address <= 64'd0;
        basesoc_basesoc_writer_splitter_source_payload_length <= 24'd0;
        basesoc_basesoc_writer_splitter_source_payload_user_id <= 8'd0;
        basesoc_basesoc_writer_splitter_length <= 24'd0;
        basesoc_basesoc_writer_data_fifo_readable <= 1'd0;
        basesoc_basesoc_writer_data_fifo_level0 <= 9'd0;
        basesoc_basesoc_writer_data_fifo_produce <= 8'd0;
        basesoc_basesoc_writer_data_fifo_consume <= 8'd0;
        basesoc_basesoc_writer_req_count <= 24'd0;
        basesoc_basesoc_reader_enable_storage <= 2'd0;
        basesoc_basesoc_reader_enable_re <= 1'd0;
        basesoc_basesoc_reader_table_value_re <= 1'd0;
        basesoc_basesoc_reader_table_we_storage <= 32'd0;
        basesoc_basesoc_reader_table_we_re <= 1'd0;
        basesoc_basesoc_reader_table_loop_prog_n_storage <= 1'd0;
        basesoc_basesoc_reader_table_loop_prog_n_re <= 1'd0;
        basesoc_basesoc_reader_table_index <= 16'd0;
        basesoc_basesoc_reader_table_count <= 16'd0;
        basesoc_basesoc_reader_table_loop_status_re <= 1'd0;
        basesoc_basesoc_reader_table_level_re <= 1'd0;
        basesoc_basesoc_reader_table_reset_storage <= 1'd0;
        basesoc_basesoc_reader_table_reset_re <= 1'd0;
        basesoc_basesoc_reader_table_table_sink_valid <= 1'd0;
        basesoc_basesoc_reader_table_table_sink_payload_address <= 64'd0;
        basesoc_basesoc_reader_table_table_sink_payload_length <= 24'd0;
        basesoc_basesoc_reader_table_table_sink_payload_irq_disable <= 1'd0;
        basesoc_basesoc_reader_table_table_sink_payload_last_disable <= 1'd0;
        basesoc_basesoc_reader_table_table_level <= 9'd0;
        basesoc_basesoc_reader_table_table_produce <= 8'd0;
        basesoc_basesoc_reader_table_table_consume <= 8'd0;
        basesoc_basesoc_reader_table_loop_first <= 1'd0;
        basesoc_basesoc_reader_splitter_source_payload_address <= 64'd0;
        basesoc_basesoc_reader_splitter_source_payload_length <= 24'd0;
        basesoc_basesoc_reader_splitter_source_payload_user_id <= 8'd0;
        basesoc_basesoc_reader_splitter_length <= 24'd0;
        basesoc_basesoc_reader_last_user_id <= 8'd255;
        basesoc_basesoc_reader_data_fifo_readable <= 1'd0;
        basesoc_basesoc_reader_data_fifo_level0 <= 12'd0;
        basesoc_basesoc_reader_data_fifo_produce <= 11'd0;
        basesoc_basesoc_reader_data_fifo_consume <= 11'd0;
        basesoc_basesoc_reader_pending_words <= 12'd0;
        basesoc_basesoc_loopback_storage <= 1'd0;
        basesoc_basesoc_loopback_re <= 1'd0;
        basesoc_basesoc_synchronizer_bypass_storage <= 1'd0;
        basesoc_basesoc_synchronizer_bypass_re <= 1'd0;
        basesoc_basesoc_synchronizer_enable_storage <= 2'd0;
        basesoc_basesoc_synchronizer_enable_re <= 1'd0;
        basesoc_basesoc_synchronizer_synced <= 1'd0;
        basesoc_basesoc_buffering_reader_fifo_control_storage <= 32'd8192;
        basesoc_basesoc_buffering_reader_fifo_control_re <= 1'd0;
        basesoc_basesoc_buffering_reader_fifo_status_re <= 1'd0;
        basesoc_basesoc_buffering_writer_fifo_control_storage <= 32'd8192;
        basesoc_basesoc_buffering_writer_fifo_control_re <= 1'd0;
        basesoc_basesoc_buffering_writer_fifo_status_re <= 1'd0;
        basesoc_basesoc_buffering_syncfifo0_readable <= 1'd0;
        basesoc_basesoc_buffering_syncfifo0_level0 <= 11'd0;
        basesoc_basesoc_buffering_syncfifo0_produce <= 10'd0;
        basesoc_basesoc_buffering_syncfifo0_consume <= 10'd0;
        basesoc_basesoc_buffering_reader_fifo_level_min <= 11'd0;
        basesoc_basesoc_buffering_syncfifo1_readable <= 1'd0;
        basesoc_basesoc_buffering_syncfifo1_level0 <= 11'd0;
        basesoc_basesoc_buffering_syncfifo1_produce <= 10'd0;
        basesoc_basesoc_buffering_syncfifo1_consume <= 10'd0;
        basesoc_basesoc_buffering_writer_fifo_level_max <= 11'd0;
        ad9361_rfic_rst_n <= 1'd0;
        ad9361_rfic_enable <= 1'd0;
        ad9361_rfic_txnrx <= 1'd0;
        ad9361_rfic_en_agc <= 1'd0;
        ad9361_rfic_ctrl <= 4'd0;
        ad9361_spi_clk <= 1'd0;
        ad9361_spi_mosi <= 1'd0;
        basesoc_ad9361_config_storage <= 6'd0;
        basesoc_ad9361_config_re <= 1'd0;
        basesoc_ad9361_ctrl_storage <= 4'd0;
        basesoc_ad9361_ctrl_re <= 1'd0;
        basesoc_ad9361_csrfield_stat <= 8'd0;
        basesoc_ad9361_stat_re <= 1'd0;
        basesoc_ad9361_bitmode_storage <= 1'd0;
        basesoc_ad9361_bitmode_re <= 1'd0;
        basesoc_ad9361_ad9361spimaster_control_storage <= 16'd0;
        basesoc_ad9361_ad9361spimaster_control_re <= 1'd0;
        basesoc_ad9361_ad9361spimaster_status_re <= 1'd0;
        basesoc_ad9361_ad9361spimaster_mosi_storage <= 24'd0;
        basesoc_ad9361_ad9361spimaster_mosi_re <= 1'd0;
        basesoc_ad9361_ad9361spimaster_miso_re <= 1'd0;
        basesoc_ad9361_ad9361spimaster_clk_count <= 3'd0;
        basesoc_ad9361_ad9361spimaster_cnt <= 8'd0;
        basesoc_ad9361_ad9361spimaster_mosi_shift_reg <= 24'd0;
        basesoc_ad9361_ad9361spimaster_miso <= 1'd0;
        basesoc_ad9361_ad9361spimaster_miso_shift_reg <= 24'd0;
        basesoc_ad9361_ad9361phy_storage <= 2'd0;
        basesoc_ad9361_ad9361phy_re <= 1'd0;
        basesoc_ad9361_tx_buffer_pipe_valid_source_valid <= 1'd0;
        basesoc_ad9361_tx_buffer_pipe_valid_source_payload_data <= 64'd0;
        basesoc_ad9361_tx_buffer_pipe_valid_source_payload_timestamp <= 64'd0;
        basesoc_ad9361_rx_buffer_pipe_valid_source_valid <= 1'd0;
        basesoc_ad9361_rx_buffer_pipe_valid_source_payload_data <= 64'd0;
        basesoc_ad9361_tx_bitmode_converter_mux <= 1'd0;
        basesoc_ad9361_rx_bitmode_converter_source_payload_data <= 64'd0;
        basesoc_ad9361_rx_bitmode_converter_source_payload_valid_token_count <= 2'd0;
        basesoc_ad9361_rx_bitmode_converter_demux <= 1'd0;
        basesoc_ad9361_rx_bitmode_converter_strobe_all <= 1'd0;
        basesoc_ad9361_scheduler_tx_data_fifo_level <= 13'd0;
        basesoc_ad9361_scheduler_tx_data_fifo_produce <= 13'd0;
        basesoc_ad9361_scheduler_tx_data_fifo_consume <= 13'd0;
        basesoc_ad9361_scheduler_tx_reset_storage <= 1'd0;
        basesoc_ad9361_scheduler_tx_reset_re <= 1'd0;
        basesoc_ad9361_scheduler_tx_manual_now_storage <= 64'd0;
        basesoc_ad9361_scheduler_tx_manual_now_re <= 1'd0;
        basesoc_ad9361_scheduler_tx_set_ts_storage <= 1'd0;
        basesoc_ad9361_scheduler_tx_set_ts_re <= 1'd0;
        basesoc_ad9361_scheduler_tx_fifo_level_re <= 1'd0;
        basesoc_ad9361_scheduler_tx_flags_re <= 1'd0;
        basesoc_ad9361_scheduler_tx_current_ts_re <= 1'd0;
        basesoc_ad9361_scheduler_tx_now_re <= 1'd0;
        basesoc_ad9361rfic_prbs_tx_storage <= 1'd0;
        basesoc_ad9361rfic_prbs_tx_re <= 1'd0;
        basesoc_ad9361rfic_prbs_rx_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx1_low_control_storage <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx1_low_control_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx1_low_count <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx1_low_status_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx1_high_control_storage <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx1_high_control_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx1_high_count <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx1_high_status_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx2_low_control_storage <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx2_low_control_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx2_low_count <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx2_low_status_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx2_high_control_storage <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx2_high_control_re <= 1'd0;
        basesoc_ad9361rfic_agc_count_rx2_high_count <= 32'd0;
        basesoc_ad9361rfic_agc_count_rx2_high_status_re <= 1'd0;
        basesoc_tx_update <= 1'd0;
        basesoc_tx_header <= 64'd0;
        basesoc_tx_timestamp <= 64'd0;
        basesoc_tx_control_storage <= 2'd1;
        basesoc_tx_control_re <= 1'd0;
        basesoc_tx_frame_cycles_storage <= 32'd1022;
        basesoc_tx_frame_cycles_re <= 1'd0;
        basesoc_tx_cycles <= 32'd0;
        basesoc_rx_update <= 1'd0;
        basesoc_rx_control_storage <= 2'd1;
        basesoc_rx_control_re <= 1'd0;
        basesoc_rx_frame_cycles_storage <= 32'd1022;
        basesoc_rx_frame_cycles_re <= 1'd0;
        basesoc_rx_cycles <= 32'd0;
        basesoc_last_tx_header_status <= 64'd0;
        basesoc_last_tx_header_re <= 1'd0;
        basesoc_last_tx_timestamp_status <= 64'd0;
        basesoc_last_tx_timestamp_re <= 1'd0;
        basesoc_last_rx_header_status <= 64'd0;
        basesoc_last_rx_header_re <= 1'd0;
        basesoc_last_rx_timestamp_status <= 64'd0;
        basesoc_last_rx_timestamp_re <= 1'd0;
        basesoc_mux_storage <= 2'd0;
        basesoc_mux_re <= 1'd0;
        basesoc_demux_storage <= 2'd0;
        basesoc_demux_re <= 1'd0;
        basesoc_clkmeasurement0_re <= 1'd0;
        basesoc_clkmeasurement1_re <= 1'd0;
        basesoc_clkmeasurement2_re <= 1'd0;
        basesoc_clkmeasurement3_re <= 1'd0;
        basesoc_clkmeasurement4_re <= 1'd0;
        grant <= 2'd0;
        slave_sel_r <= 1'd0;
        count <= 20'd1000000;
        csr_bankarray_sel_r <= 1'd0;
        si5351_litei2c_state <= 5'd0;
        si5351_resetinserter_state <= 4'd0;
        uartbone_state <= 3'd0;
        icap_fsm_state <= 1'd0;
        s7spiflash_state <= 2'd0;
        litepcieendpoint_state <= 2'd0;
        litepcieendpoint_litepcietlpheaderinserter64b3dws_state <= 1'd0;
        litepcieendpoint_litepcietlpheaderinserter64b4dws_state <= 1'd0;
        litepcieendpoint_first <= 1'd1;
        litepcieendpoint_ongoing1 <= 1'd0;
        litepcieendpoint_sel_ongoing <= 1'd0;
        litepcieendpoint_tag_queue_readable <= 1'd0;
        litepcieendpoint_tag_queue_level0 <= 4'd0;
        litepcieendpoint_tag_queue_produce <= 3'd0;
        litepcieendpoint_tag_queue_consume <= 3'd0;
        litepcieendpoint_req_queue_readable <= 1'd0;
        litepcieendpoint_req_queue_level0 <= 4'd0;
        litepcieendpoint_req_queue_produce <= 3'd0;
        litepcieendpoint_req_queue_consume <= 3'd0;
        litepcieendpoint_syncfifo0_readable <= 1'd0;
        litepcieendpoint_syncfifo0_level0 <= 9'd0;
        litepcieendpoint_syncfifo0_produce <= 8'd0;
        litepcieendpoint_syncfifo0_consume <= 8'd0;
        litepcieendpoint_syncfifo1_readable <= 1'd0;
        litepcieendpoint_syncfifo1_level0 <= 9'd0;
        litepcieendpoint_syncfifo1_produce <= 8'd0;
        litepcieendpoint_syncfifo1_consume <= 8'd0;
        litepcieendpoint_syncfifo2_readable <= 1'd0;
        litepcieendpoint_syncfifo2_level0 <= 9'd0;
        litepcieendpoint_syncfifo2_produce <= 8'd0;
        litepcieendpoint_syncfifo2_consume <= 8'd0;
        litepcieendpoint_syncfifo3_readable <= 1'd0;
        litepcieendpoint_syncfifo3_level0 <= 9'd0;
        litepcieendpoint_syncfifo3_produce <= 8'd0;
        litepcieendpoint_syncfifo3_consume <= 8'd0;
        litepcieendpoint_syncfifo4_readable <= 1'd0;
        litepcieendpoint_syncfifo4_level0 <= 9'd0;
        litepcieendpoint_syncfifo4_produce <= 8'd0;
        litepcieendpoint_syncfifo4_consume <= 8'd0;
        litepcieendpoint_syncfifo5_readable <= 1'd0;
        litepcieendpoint_syncfifo5_level0 <= 9'd0;
        litepcieendpoint_syncfifo5_produce <= 8'd0;
        litepcieendpoint_syncfifo5_consume <= 8'd0;
        litepcieendpoint_syncfifo6_readable <= 1'd0;
        litepcieendpoint_syncfifo6_level0 <= 9'd0;
        litepcieendpoint_syncfifo6_produce <= 8'd0;
        litepcieendpoint_syncfifo6_consume <= 8'd0;
        litepcieendpoint_syncfifo7_readable <= 1'd0;
        litepcieendpoint_syncfifo7_level0 <= 9'd0;
        litepcieendpoint_syncfifo7_produce <= 8'd0;
        litepcieendpoint_syncfifo7_consume <= 8'd0;
        litepcieendpoint_fill_tag <= 3'd0;
        litepcieendpoint_dispatcher0_first <= 1'd1;
        litepcieendpoint_dispatcher0_ongoing1 <= 1'd0;
        litepcieendpoint_dispatcher0_sel_ongoing <= 1'd0;
        litepcieendpoint_dispatcher1_first <= 1'd1;
        litepcieendpoint_dispatcher1_ongoing1 <= 1'd0;
        litepcieendpoint_dispatcher1_sel_ongoing <= 1'd0;
        litepcieendpoint_grant <= 1'd0;
        litepcieendpoint_status0_first <= 1'd1;
        litepcieendpoint_status0_ongoing1 <= 1'd0;
        litepcieendpoint_status1_first <= 1'd1;
        litepcieendpoint_status1_ongoing1 <= 1'd0;
        litepcieendpoint_fsm0_state <= 2'd0;
        litepcieendpoint_fsm1_state <= 2'd0;
        litepciewishbonemaster_state <= 2'd0;
        litepciedmawriter_resetinserter_state <= 1'd0;
        litepciedmawriter_fsm_state <= 1'd0;
        litepciedmareader_resetinserter_state <= 1'd0;
        litepciedmareader_fsm_state <= 1'd0;
        ad9361spimaster_state <= 2'd0;
        scheduler_state <= 2'd0;
        txheaderextracter_state <= 3'd0;
        rxheaderinserter_state <= 3'd0;
        wishbone2csr_state <= 1'd0;
    end
    impl_xilinxmultiregimpl0_regs0 <= basesoc_time_gen_enable1;
    impl_xilinxmultiregimpl0_regs1 <= impl_xilinxmultiregimpl0_regs0;
    impl_xilinxmultiregimpl2_regs0 <= basesoc_time_gen_time_read;
    impl_xilinxmultiregimpl2_regs1 <= impl_xilinxmultiregimpl2_regs0;
    impl_xilinxmultiregimpl7_regs0 <= basesoc_time_sync_ping_toggle_i;
    impl_xilinxmultiregimpl7_regs1 <= impl_xilinxmultiregimpl7_regs0;
    impl_xilinxmultiregimpl9_regs0 <= basesoc_time_sync_ibuffer;
    impl_xilinxmultiregimpl9_regs1 <= impl_xilinxmultiregimpl9_regs0;
    impl_xilinxmultiregimpl10_regs0 <= basesoc_ppsgenerator_pps;
    impl_xilinxmultiregimpl10_regs1 <= impl_xilinxmultiregimpl10_regs0;
    impl_xilinxmultiregimpl22_regs0 <= basesoc_s7pciephy_sig0;
    impl_xilinxmultiregimpl22_regs1 <= impl_xilinxmultiregimpl22_regs0;
    impl_xilinxmultiregimpl23_regs0 <= basesoc_s7pciephy_sig1;
    impl_xilinxmultiregimpl23_regs1 <= impl_xilinxmultiregimpl23_regs0;
    impl_xilinxmultiregimpl24_regs0 <= basesoc_s7pciephy_sig2;
    impl_xilinxmultiregimpl24_regs1 <= impl_xilinxmultiregimpl24_regs0;
    impl_xilinxmultiregimpl25_regs0 <= basesoc_s7pciephy_sig3;
    impl_xilinxmultiregimpl25_regs1 <= impl_xilinxmultiregimpl25_regs0;
    impl_xilinxmultiregimpl26_regs0 <= basesoc_s7pciephy_sig4;
    impl_xilinxmultiregimpl26_regs1 <= impl_xilinxmultiregimpl26_regs0;
    impl_xilinxmultiregimpl27_regs0 <= basesoc_s7pciephy_sig5;
    impl_xilinxmultiregimpl27_regs1 <= impl_xilinxmultiregimpl27_regs0;
    impl_xilinxmultiregimpl28_regs0 <= basesoc_s7pciephy_sig6;
    impl_xilinxmultiregimpl28_regs1 <= impl_xilinxmultiregimpl28_regs0;
    impl_xilinxmultiregimpl29_regs0 <= basesoc_s7pciephy_sig7;
    impl_xilinxmultiregimpl29_regs1 <= impl_xilinxmultiregimpl29_regs0;
    impl_xilinxmultiregimpl30_regs0 <= basesoc_s7pciephy_sig8;
    impl_xilinxmultiregimpl30_regs1 <= impl_xilinxmultiregimpl30_regs0;
    impl_xilinxmultiregimpl31_regs0 <= basesoc_s7pciephy_sig9;
    impl_xilinxmultiregimpl31_regs1 <= impl_xilinxmultiregimpl31_regs0;
    impl_xilinxmultiregimpl32_regs0 <= basesoc_s7pciephy_sig10;
    impl_xilinxmultiregimpl32_regs1 <= impl_xilinxmultiregimpl32_regs0;
    impl_xilinxmultiregimpl33_regs0 <= basesoc_ad9361_ad9361phy_mode0;
    impl_xilinxmultiregimpl33_regs1 <= impl_xilinxmultiregimpl33_regs0;
    impl_xilinxmultiregimpl34_regs0 <= basesoc_ad9361_ad9361phy_loopback0;
    impl_xilinxmultiregimpl34_regs1 <= impl_xilinxmultiregimpl34_regs0;
    impl_xilinxmultiregimpl42_regs0 <= basesoc_clkmeasurement0_latch_value;
    impl_xilinxmultiregimpl42_regs1 <= impl_xilinxmultiregimpl42_regs0;
    impl_xilinxmultiregimpl44_regs0 <= basesoc_clkmeasurement1_latch_value;
    impl_xilinxmultiregimpl44_regs1 <= impl_xilinxmultiregimpl44_regs0;
    impl_xilinxmultiregimpl46_regs0 <= basesoc_clkmeasurement2_latch_value;
    impl_xilinxmultiregimpl46_regs1 <= impl_xilinxmultiregimpl46_regs0;
    impl_xilinxmultiregimpl48_regs0 <= basesoc_clkmeasurement3_latch_value;
    impl_xilinxmultiregimpl48_regs1 <= impl_xilinxmultiregimpl48_regs0;
    impl_xilinxmultiregimpl50_regs0 <= basesoc_clkmeasurement4_latch_value;
    impl_xilinxmultiregimpl50_regs1 <= impl_xilinxmultiregimpl50_regs0;
end

always @(posedge time_clk) begin
    if ((~basesoc_time_gen_enable0)) begin
        basesoc_time_gen_time1 <= 1'd0;
    end else begin
        if (basesoc_time_gen_write0) begin
            basesoc_time_gen_time1 <= basesoc_time_gen_write_time;
        end else begin
            basesoc_time_gen_time1 <= (basesoc_time_gen_time1 + 4'd10);
        end
    end
    basesoc_time_gen_time0 <= (basesoc_time_gen_time1 + basesoc_time_gen_time_adjustment);
    if (basesoc_time_gen_time_read_ps_o) begin
        basesoc_time_gen_time_read <= basesoc_time_gen_time0;
    end
    basesoc_time_gen_time_read_ps_toggle_o_r <= basesoc_time_gen_time_read_ps_toggle_o;
    basesoc_time_gen_time_write_ps_toggle_o_r <= basesoc_time_gen_time_write_ps_toggle_o;
    basesoc_time_gen_time_change_ps_toggle_o_r <= basesoc_time_gen_time_change_ps_toggle_o;
    basesoc_time_sync_starter <= 1'd0;
    if (basesoc_time_sync_pong_o) begin
        basesoc_time_sync_ibuffer <= basesoc_time_sync_i;
    end
    if (basesoc_time_sync_ping_i) begin
        basesoc_time_sync_ping_toggle_i <= (~basesoc_time_sync_ping_toggle_i);
    end
    basesoc_time_sync_pong_toggle_o_r <= basesoc_time_sync_pong_toggle_o;
    if (basesoc_time_sync_wait) begin
        if ((~basesoc_time_sync_done)) begin
            basesoc_time_sync_count <= (basesoc_time_sync_count - 1'd1);
        end
    end else begin
        basesoc_time_sync_count <= 8'd128;
    end
    clockdomainsrenamer_state <= clockdomainsrenamer_next_state;
    if (basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value_ce) begin
        basesoc_ppsgenerator_time_next <= basesoc_ppsgenerator_time_next_clockdomainsrenamer_next_value;
    end
    if (basesoc_ppsgenerator_reset) begin
        basesoc_ppsgenerator_time_next <= 64'd0;
        clockdomainsrenamer_state <= 1'd0;
    end
    if (basesoc_ppsgenerator_wait) begin
        if ((~basesoc_ppsgenerator_done)) begin
            basesoc_ppsgenerator_count <= (basesoc_ppsgenerator_count - 1'd1);
        end
    end else begin
        basesoc_ppsgenerator_count <= 24'd10000000;
    end
    if (time_rst) begin
        basesoc_time_gen_time0 <= 64'd0;
        basesoc_time_gen_time1 <= 64'd0;
        basesoc_time_gen_time_read <= 64'd0;
        basesoc_time_sync_starter <= 1'd1;
        basesoc_time_sync_count <= 8'd128;
        basesoc_ppsgenerator_time_next <= 64'd0;
        basesoc_ppsgenerator_count <= 24'd10000000;
        clockdomainsrenamer_state <= 1'd0;
    end
    impl_xilinxmultiregimpl1_regs0 <= basesoc_time_gen_time_read_ps_toggle_i;
    impl_xilinxmultiregimpl1_regs1 <= impl_xilinxmultiregimpl1_regs0;
    impl_xilinxmultiregimpl3_regs0 <= basesoc_time_gen_write_time_storage;
    impl_xilinxmultiregimpl3_regs1 <= impl_xilinxmultiregimpl3_regs0;
    impl_xilinxmultiregimpl4_regs0 <= basesoc_time_gen_time_write_ps_toggle_i;
    impl_xilinxmultiregimpl4_regs1 <= impl_xilinxmultiregimpl4_regs0;
    impl_xilinxmultiregimpl5_regs0 <= basesoc_time_gen_time_adjustment_storage;
    impl_xilinxmultiregimpl5_regs1 <= impl_xilinxmultiregimpl5_regs0;
    impl_xilinxmultiregimpl6_regs0 <= basesoc_time_gen_time_change_ps_toggle_i;
    impl_xilinxmultiregimpl6_regs1 <= impl_xilinxmultiregimpl6_regs0;
    impl_xilinxmultiregimpl8_regs0 <= basesoc_time_sync_pong_toggle_i;
    impl_xilinxmultiregimpl8_regs1 <= impl_xilinxmultiregimpl8_regs0;
end

always @(posedge to1380_clk) begin
    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next_binary;
    basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_next;
    if (to1380_rst) begin
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q <= 3'd0;
        basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter1_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl11_regs0 <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl11_regs1 <= impl_xilinxmultiregimpl11_regs0;
end

always @(posedge to1531_clk) begin
    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_binary <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next_binary;
    basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_next;
    if (to1531_rst) begin
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q <= 3'd0;
        basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter1_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl13_regs0 <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl13_regs1 <= impl_xilinxmultiregimpl13_regs0;
end

always @(posedge to2632_clk) begin
    basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next_binary;
    basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_next;
    if (to2632_rst) begin
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q <= 5'd0;
        basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter1_q_binary <= 5'd0;
    end
    impl_xilinxmultiregimpl15_regs0 <= basesoc_s7pciephy_tx_datapath_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl15_regs1 <= impl_xilinxmultiregimpl15_regs0;
end

always @(posedge to3033_clk) begin
    basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next_binary;
    basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_next;
    if (to3033_rst) begin
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q <= 5'd0;
        basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter1_q_binary <= 5'd0;
    end
    impl_xilinxmultiregimpl17_regs0 <= basesoc_s7pciephy_rx_datapath_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl17_regs1 <= impl_xilinxmultiregimpl17_regs0;
end

always @(posedge to3224_clk) begin
    basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_binary <= basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next_binary;
    basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q <= basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_next;
    if (to3224_rst) begin
        basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q <= 3'd0;
        basesoc_s7pciephy_msi_cdc_cdc_graycounter1_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl19_regs0 <= basesoc_s7pciephy_msi_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl19_regs1 <= impl_xilinxmultiregimpl19_regs0;
end

always @(posedge to7252_clk) begin
    basesoc_ad9361_tx_cdc_cdc_graycounter1_q_binary <= basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next_binary;
    basesoc_ad9361_tx_cdc_cdc_graycounter1_q <= basesoc_ad9361_tx_cdc_cdc_graycounter1_q_next;
    if (to7252_rst) begin
        basesoc_ad9361_tx_cdc_cdc_graycounter1_q <= 3'd0;
        basesoc_ad9361_tx_cdc_cdc_graycounter1_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl37_regs0 <= basesoc_ad9361_tx_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl37_regs1 <= impl_xilinxmultiregimpl37_regs0;
end

always @(posedge to7415_clk) begin
    basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary <= basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next_binary;
    basesoc_ad9361_rx_cdc_cdc_graycounter1_q <= basesoc_ad9361_rx_cdc_cdc_graycounter1_q_next;
    if (to7415_rst) begin
        basesoc_ad9361_rx_cdc_cdc_graycounter1_q <= 3'd0;
        basesoc_ad9361_rx_cdc_cdc_graycounter1_q_binary <= 3'd0;
    end
    impl_xilinxmultiregimpl39_regs0 <= basesoc_ad9361_rx_cdc_cdc_graycounter0_q;
    impl_xilinxmultiregimpl39_regs1 <= impl_xilinxmultiregimpl39_regs0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory mem: 60-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [7:0] mem[0:59];
initial begin
	$readmemh("litex_m2sdr_m2_pcie_x1_mem.init", mem);
end
reg [5:0] mem_adr0;
always @(posedge sys_clk) begin
	mem_adr0 <= csr_bankarray_adr;
end
assign csr_bankarray_dat_r = mem[mem_adr0];


//------------------------------------------------------------------------------
// Instance BUFG of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG(
	// Inputs.
	.I (basesoc_crg_clkout0),

	// Outputs.
	.O (basesoc_crg_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_1 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_1(
	// Inputs.
	.I (basesoc_crg_clkout1),

	// Outputs.
	.O (basesoc_crg_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance BUFG_2 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_2(
	// Inputs.
	.I (basesoc_crg_clkout2),

	// Outputs.
	.O (basesoc_crg_clkout_buf2)
);

//------------------------------------------------------------------------------
// Instance IDELAYCTRL of IDELAYCTRL Module.
//------------------------------------------------------------------------------
IDELAYCTRL IDELAYCTRL(
	// Inputs.
	.REFCLK (idelay_clk),
	.RST    (basesoc_crg_ic_reset)
);

//------------------------------------------------------------------------------
// Instance GTPE2_COMMON of GTPE2_COMMON Module.
//------------------------------------------------------------------------------
GTPE2_COMMON #(
	// Parameters.
	.PLL0_FBDIV      (3'd5),
	.PLL0_FBDIV_45   (3'd5),
	.PLL0_REFCLK_DIV (1'd1)
) GTPE2_COMMON (
	// Inputs.
	.BGBYPASSB     (1'd1),
	.BGMONITORENB  (1'd1),
	.BGPDB         (1'd1),
	.BGRCALOVRD    (5'd31),
	.GTGREFCLK0    (basesoc_qpll_expr0),
	.GTGREFCLK1    (basesoc_qpll_expr1),
	.GTREFCLK0     (refclk_pcie_clk),
	.GTREFCLK1     (basesoc_qpll_expr2),
	.PLL0LOCKEN    (1'd1),
	.PLL0PD        (1'd0),
	.PLL0REFCLKSEL (1'd1),
	.PLL0RESET     (basesoc_qpll_reset),
	.PLL1PD        (1'd1),
	.RCALENB       (1'd1),

	// Outputs.
	.PLL0LOCK      (basesoc_qpll_lock),
	.PLL0OUTCLK    (basesoc_qpll_clk),
	.PLL0OUTREFCLK (basesoc_qpll_refclk)
);

//------------------------------------------------------------------------------
// Memory storage: 8-words x 48-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 48 
// Port 1 | Read: Async | Write: ---- | 
reg [47:0] storage[0:7];
reg [47:0] storage_dat0;
always @(posedge sys_clk) begin
	if (basesoc_si5351_master_tx_fifo_wrport_we)
		storage[basesoc_si5351_master_tx_fifo_wrport_adr] <= basesoc_si5351_master_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[basesoc_si5351_master_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_si5351_master_tx_fifo_wrport_dat_r = storage_dat0;
assign basesoc_si5351_master_tx_fifo_rdport_dat_r = storage[basesoc_si5351_master_tx_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_1: 8-words x 37-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 37 
// Port 1 | Read: Async | Write: ---- | 
reg [36:0] storage_1[0:7];
reg [36:0] storage_1_dat0;
always @(posedge sys_clk) begin
	if (basesoc_si5351_master_rx_fifo_wrport_we)
		storage_1[basesoc_si5351_master_rx_fifo_wrport_adr] <= basesoc_si5351_master_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[basesoc_si5351_master_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_si5351_master_rx_fifo_wrport_dat_r = storage_1_dat0;
assign basesoc_si5351_master_rx_fifo_rdport_dat_r = storage_1[basesoc_si5351_master_rx_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Memory mem_1: 88-words x 16-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Async | Write: ---- | 
reg [15:0] mem_1[0:87];
initial begin
	$readmemh("litex_m2sdr_m2_pcie_x1_mem_1.init", mem_1);
end
always @(posedge sys_clk) begin
end
assign basesoc_si5351_dat_r = mem_1[basesoc_si5351_adr];


//------------------------------------------------------------------------------
// Instance BUFGMUX of BUFGMUX Module.
//------------------------------------------------------------------------------
BUFGMUX BUFGMUX(
	// Inputs.
	.I0 (basesoc_si5351_ss_en0),
	.I1 (clk10_clk),
	.S  (basesoc_si5351_version0),

	// Outputs.
	.O  (si5351_ssen_clkin)
);

//------------------------------------------------------------------------------
// Instance BSCANE2 of BSCANE2 Module.
//------------------------------------------------------------------------------
BSCANE2 #(
	// Parameters.
	.JTAG_CHAIN (1'd1)
) BSCANE2 (
	// Inputs.
	.TDO     (basesoc_basesoc_jtagbone_phy_jtag_tdo),

	// Outputs.
	.CAPTURE (basesoc_basesoc_jtagbone_phy_jtag_capture),
	.RESET   (basesoc_basesoc_jtagbone_phy_jtag_reset),
	.SHIFT   (basesoc_basesoc_jtagbone_phy_jtag_shift),
	.TCK     (basesoc_basesoc_jtagbone_phy_jtag_tck),
	.TDI     (basesoc_basesoc_jtagbone_phy_jtag_tdi),
	.TMS     (basesoc_basesoc_jtagbone_phy_jtag_tms),
	.UPDATE  (basesoc_basesoc_jtagbone_phy_jtag_update)
);

//------------------------------------------------------------------------------
// Memory storage_2: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_2[0:3];
reg [9:0] storage_2_dat0;
reg [9:0] storage_2_dat1;
always @(posedge from1380_clk) begin
	if (basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_we)
		storage_2[basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_adr] <= basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_dat_w;
	storage_2_dat0 <= storage_2[basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_adr];
end
always @(posedge to1380_clk) begin
	storage_2_dat1 <= storage_2[basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_rdport_adr];
end
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_wrport_dat_r = storage_2_dat0;
assign basesoc_basesoc_jtagbone_phy_tx_cdc_cdc_rdport_dat_r = storage_2_dat1;


//------------------------------------------------------------------------------
// Memory storage_3: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_3[0:3];
reg [9:0] storage_3_dat0;
reg [9:0] storage_3_dat1;
always @(posedge from1531_clk) begin
	if (basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_we)
		storage_3[basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_adr] <= basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_dat_w;
	storage_3_dat0 <= storage_3[basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_adr];
end
always @(posedge to1531_clk) begin
	storage_3_dat1 <= storage_3[basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_rdport_adr];
end
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_wrport_dat_r = storage_3_dat0;
assign basesoc_basesoc_jtagbone_phy_rx_cdc_cdc_rdport_dat_r = storage_3_dat1;


//------------------------------------------------------------------------------
// Instance ICAPE2 of ICAPE2 Module.
//------------------------------------------------------------------------------
ICAPE2 #(
	// Parameters.
	.ICAP_WIDTH ("X32")
) ICAPE2 (
	// Inputs.
	.CLK   (icap_clk),
	.CSIB  (basesoc_icap_csib),
	.I     (basesoc_icap_i_icap),
	.RDWRB (basesoc_icap_rdwrb),

	// Outputs.
	.O     (basesoc_icap_o_icap)
);

//------------------------------------------------------------------------------
// Instance XADC of XADC Module.
//------------------------------------------------------------------------------
XADC #(
	// Parameters.
	.INIT_40 (16'd36864),
	.INIT_41 (14'd12016),
	.INIT_42 (11'd1024),
	.INIT_48 (15'd18177),
	.INIT_49 (4'd15),
	.INIT_4A (15'd18176),
	.INIT_4B (1'd0),
	.INIT_4C (1'd0),
	.INIT_4D (1'd0),
	.INIT_4E (1'd0),
	.INIT_4F (1'd0),
	.INIT_50 (16'd46573),
	.INIT_51 (15'd22937),
	.INIT_52 (16'd41287),
	.INIT_53 (16'd56797),
	.INIT_54 (16'd43322),
	.INIT_55 (15'd20753),
	.INIT_56 (16'd37355),
	.INIT_57 (16'd44622),
	.INIT_58 (15'd22937),
	.INIT_5C (15'd20753)
) XADC (
	// Inputs.
	.CONVST    (1'd0),
	.CONVSTCLK (1'd0),
	.DADDR     (basesoc_dadr),
	.DCLK      (sys_clk),
	.DEN       (basesoc_den),
	.DI        (basesoc_di),
	.DWE       (basesoc_dwe),
	.RESET     (sys_rst),
	.VAUXN     (1'd0),
	.VAUXP     (1'd0),
	.VN        (1'd0),
	.VP        (1'd0),

	// Outputs.
	.ALM       (basesoc_alarm),
	.BUSY      (basesoc_busy),
	.CHANNEL   (basesoc_channel),
	.DO        (basesoc_do),
	.DRDY      (basesoc_drdy),
	.EOC       (basesoc_eoc),
	.EOS       (basesoc_eos),
	.OT        (basesoc_ot)
);

//------------------------------------------------------------------------------
// Instance DNA_PORT of DNA_PORT Module.
//------------------------------------------------------------------------------
DNA_PORT DNA_PORT(
	// Inputs.
	.CLK   (dna_clk),
	.DIN   (1'd0),
	.READ  ((basesoc_dna_count == 1'd0)),
	.SHIFT (1'd1),

	// Outputs.
	.DOUT  (basesoc_dna_dout)
);

//------------------------------------------------------------------------------
// Instance STARTUPE2 of STARTUPE2 Module.
//------------------------------------------------------------------------------
STARTUPE2 STARTUPE2(
	// Inputs.
	.CLK       (1'd0),
	.GSR       (1'd0),
	.GTS       (1'd0),
	.KEYCLEARB (1'd0),
	.PACK      (1'd0),
	.USRCCLKO  (basesoc_flash_pads_clk),
	.USRCCLKTS (1'd0),
	.USRDONEO  (1'd1),
	.USRDONETS (1'd1)
);

//------------------------------------------------------------------------------
// Instance IBUFDS_GTE2 of IBUFDS_GTE2 Module.
//------------------------------------------------------------------------------
IBUFDS_GTE2 IBUFDS_GTE2(
	// Inputs.
	.CEB (1'd0),
	.I   (pcie_x1_m2_clk_p),
	.IB  (pcie_x1_m2_clk_n),

	// Outputs.
	.O   (basesoc_s7pciephy_pcie_refclk)
);

//------------------------------------------------------------------------------
// Memory storage_4: 16-words x 74-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 74 
// Port 1 | Read: Sync  | Write: ---- | 
reg [73:0] storage_4[0:15];
reg [73:0] storage_4_dat0;
reg [73:0] storage_4_dat1;
always @(posedge from2632_clk) begin
	if (basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_we)
		storage_4[basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_adr] <= basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_w;
	storage_4_dat0 <= storage_4[basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_adr];
end
always @(posedge to2632_clk) begin
	storage_4_dat1 <= storage_4[basesoc_s7pciephy_tx_datapath_cdc_cdc_rdport_adr];
end
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_wrport_dat_r = storage_4_dat0;
assign basesoc_s7pciephy_tx_datapath_cdc_cdc_rdport_dat_r = storage_4_dat1;


//------------------------------------------------------------------------------
// Memory storage_5: 16-words x 74-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 74 
// Port 1 | Read: Sync  | Write: ---- | 
reg [73:0] storage_5[0:15];
reg [73:0] storage_5_dat0;
reg [73:0] storage_5_dat1;
always @(posedge from3033_clk) begin
	if (basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_we)
		storage_5[basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_adr] <= basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_dat_w;
	storage_5_dat0 <= storage_5[basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_adr];
end
always @(posedge to3033_clk) begin
	storage_5_dat1 <= storage_5[basesoc_s7pciephy_rx_datapath_cdc_cdc_rdport_adr];
end
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_wrport_dat_r = storage_5_dat0;
assign basesoc_s7pciephy_rx_datapath_cdc_cdc_rdport_dat_r = storage_5_dat1;


//------------------------------------------------------------------------------
// Memory storage_6: 4-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_6[0:3];
reg [9:0] storage_6_dat0;
reg [9:0] storage_6_dat1;
always @(posedge from3224_clk) begin
	if (basesoc_s7pciephy_msi_cdc_cdc_wrport_we)
		storage_6[basesoc_s7pciephy_msi_cdc_cdc_wrport_adr] <= basesoc_s7pciephy_msi_cdc_cdc_wrport_dat_w;
	storage_6_dat0 <= storage_6[basesoc_s7pciephy_msi_cdc_cdc_wrport_adr];
end
always @(posedge to3224_clk) begin
	storage_6_dat1 <= storage_6[basesoc_s7pciephy_msi_cdc_cdc_rdport_adr];
end
assign basesoc_s7pciephy_msi_cdc_cdc_wrport_dat_r = storage_6_dat0;
assign basesoc_s7pciephy_msi_cdc_cdc_rdport_dat_r = storage_6_dat1;


//------------------------------------------------------------------------------
// Instance BUFG_3 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_3(
	// Inputs.
	.I (basesoc_s7pciephy_pipe_txoutclk),

	// Outputs.
	.O (basesoc_s7pciephy_pipe_txoutclk_bufg)
);

//------------------------------------------------------------------------------
// Instance BUFG_4 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_4(
	// Inputs.
	.I (basesoc_s7pciephy_clkout0),

	// Outputs.
	.O (basesoc_s7pciephy_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_5 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_5(
	// Inputs.
	.I (basesoc_s7pciephy_clkout1),

	// Outputs.
	.O (basesoc_s7pciephy_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance BUFG_6 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_6(
	// Inputs.
	.I (basesoc_s7pciephy_clkout2),

	// Outputs.
	.O (basesoc_s7pciephy_clkout_buf2)
);

//------------------------------------------------------------------------------
// Instance BUFG_7 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_7(
	// Inputs.
	.I (basesoc_s7pciephy_clkout3),

	// Outputs.
	.O (basesoc_s7pciephy_clkout_buf3)
);

//------------------------------------------------------------------------------
// Instance BUFGCTRL of BUFGCTRL Module.
//------------------------------------------------------------------------------
BUFGCTRL BUFGCTRL(
	// Inputs.
	.CE0 (1'd1),
	.CE1 (1'd1),
	.I0  (clk125_clk),
	.I1  (clk250_clk),
	.S0  ((basesoc_s7pciephy_pclk_sel == 1'd0)),
	.S1  ((basesoc_s7pciephy_pclk_sel == 1'd1)),

	// Outputs.
	.O   (pclk_clk)
);

//------------------------------------------------------------------------------
// Memory storage_7: 256-words x 92-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 92 
// Port 1 | Read: Async | Write: ---- | 
reg [91:0] storage_7[0:255];
reg [91:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (basesoc_basesoc_writer_table_table_wrport_we)
		storage_7[basesoc_basesoc_writer_table_table_wrport_adr] <= basesoc_basesoc_writer_table_table_wrport_dat_w;
	storage_7_dat0 <= storage_7[basesoc_basesoc_writer_table_table_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_basesoc_writer_table_table_wrport_dat_r = storage_7_dat0;
assign basesoc_basesoc_writer_table_table_rdport_dat_r = storage_7[basesoc_basesoc_writer_table_table_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 256-words x 66-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 66 
// Port 1 | Read: Sync  | Write: ---- | 
reg [65:0] storage_8[0:255];
reg [65:0] storage_8_dat0;
reg [65:0] storage_8_dat1;
always @(posedge sys_clk) begin
	if (basesoc_basesoc_writer_data_fifo_wrport_we)
		storage_8[basesoc_basesoc_writer_data_fifo_wrport_adr] <= basesoc_basesoc_writer_data_fifo_wrport_dat_w;
	storage_8_dat0 <= storage_8[basesoc_basesoc_writer_data_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_basesoc_writer_data_fifo_rdport_re)
		storage_8_dat1 <= storage_8[basesoc_basesoc_writer_data_fifo_rdport_adr];
end
assign basesoc_basesoc_writer_data_fifo_wrport_dat_r = storage_8_dat0;
assign basesoc_basesoc_writer_data_fifo_rdport_dat_r = storage_8_dat1;


//------------------------------------------------------------------------------
// Memory storage_9: 256-words x 92-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 92 
// Port 1 | Read: Async | Write: ---- | 
reg [91:0] storage_9[0:255];
reg [91:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (basesoc_basesoc_reader_table_table_wrport_we)
		storage_9[basesoc_basesoc_reader_table_table_wrport_adr] <= basesoc_basesoc_reader_table_table_wrport_dat_w;
	storage_9_dat0 <= storage_9[basesoc_basesoc_reader_table_table_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_basesoc_reader_table_table_wrport_dat_r = storage_9_dat0;
assign basesoc_basesoc_reader_table_table_rdport_dat_r = storage_9[basesoc_basesoc_reader_table_table_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_10: 2048-words x 66-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 66 
// Port 1 | Read: Sync  | Write: ---- | 
reg [65:0] storage_10[0:2047];
reg [65:0] storage_10_dat0;
reg [65:0] storage_10_dat1;
always @(posedge sys_clk) begin
	if (basesoc_basesoc_reader_data_fifo_wrport_we)
		storage_10[basesoc_basesoc_reader_data_fifo_wrport_adr] <= basesoc_basesoc_reader_data_fifo_wrport_dat_w;
	storage_10_dat0 <= storage_10[basesoc_basesoc_reader_data_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_basesoc_reader_data_fifo_rdport_re)
		storage_10_dat1 <= storage_10[basesoc_basesoc_reader_data_fifo_rdport_adr];
end
assign basesoc_basesoc_reader_data_fifo_wrport_dat_r = storage_10_dat0;
assign basesoc_basesoc_reader_data_fifo_rdport_dat_r = storage_10_dat1;


//------------------------------------------------------------------------------
// Memory storage_11: 1024-words x 66-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 66 
// Port 1 | Read: Sync  | Write: ---- | 
reg [65:0] storage_11[0:1023];
reg [65:0] storage_11_dat0;
reg [65:0] storage_11_dat1;
always @(posedge sys_clk) begin
	if (basesoc_basesoc_buffering_syncfifo0_wrport_we)
		storage_11[basesoc_basesoc_buffering_syncfifo0_wrport_adr] <= basesoc_basesoc_buffering_syncfifo0_wrport_dat_w;
	storage_11_dat0 <= storage_11[basesoc_basesoc_buffering_syncfifo0_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_basesoc_buffering_syncfifo0_rdport_re)
		storage_11_dat1 <= storage_11[basesoc_basesoc_buffering_syncfifo0_rdport_adr];
end
assign basesoc_basesoc_buffering_syncfifo0_wrport_dat_r = storage_11_dat0;
assign basesoc_basesoc_buffering_syncfifo0_rdport_dat_r = storage_11_dat1;


//------------------------------------------------------------------------------
// Memory storage_12: 1024-words x 66-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 66 
// Port 1 | Read: Sync  | Write: ---- | 
reg [65:0] storage_12[0:1023];
reg [65:0] storage_12_dat0;
reg [65:0] storage_12_dat1;
always @(posedge sys_clk) begin
	if (basesoc_basesoc_buffering_syncfifo1_wrport_we)
		storage_12[basesoc_basesoc_buffering_syncfifo1_wrport_adr] <= basesoc_basesoc_buffering_syncfifo1_wrport_dat_w;
	storage_12_dat0 <= storage_12[basesoc_basesoc_buffering_syncfifo1_wrport_adr];
end
always @(posedge sys_clk) begin
	if (basesoc_basesoc_buffering_syncfifo1_rdport_re)
		storage_12_dat1 <= storage_12[basesoc_basesoc_buffering_syncfifo1_rdport_adr];
end
assign basesoc_basesoc_buffering_syncfifo1_wrport_dat_r = storage_12_dat0;
assign basesoc_basesoc_buffering_syncfifo1_rdport_dat_r = storage_12_dat1;


//------------------------------------------------------------------------------
// Instance IBUFDS of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS(
	// Inputs.
	.I  (ad9361_rfic_rx_clk_p),
	.IB (ad9361_rfic_rx_clk_n),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_clk_ibufds)
);

//------------------------------------------------------------------------------
// Instance BUFG_8 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_8(
	// Inputs.
	.I (basesoc_ad9361_ad9361phy_rx_clk_ibufds),

	// Outputs.
	.O (rfic_clk)
);

//------------------------------------------------------------------------------
// Instance IBUFDS_1 of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS_1(
	// Inputs.
	.I  (ad9361_rfic_rx_frame_p),
	.IB (ad9361_rfic_rx_frame_n),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_frame_ibufds)
);

//------------------------------------------------------------------------------
// Instance IDDR of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D  (basesoc_ad9361_ad9361phy_rx_frame_ibufds),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_ad9361_ad9361phy_rx_frame),
	.Q2 (basesoc_ad9361_ad9361phy)
);

//------------------------------------------------------------------------------
// Instance IBUFDS_2 of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS_2(
	// Inputs.
	.I  (ad9361_rfic_rx_data_p[0]),
	.IB (ad9361_rfic_rx_data_n[0]),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_data_ibufds[0])
);

//------------------------------------------------------------------------------
// Instance IDDR_1 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_1 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D  (basesoc_ad9361_ad9361phy_rx_data_ibufds[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_ad9361_ad9361phy_rx_data_half_i[0]),
	.Q2 (basesoc_ad9361_ad9361phy_rx_data_half_q[0])
);

//------------------------------------------------------------------------------
// Instance IBUFDS_3 of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS_3(
	// Inputs.
	.I  (ad9361_rfic_rx_data_p[1]),
	.IB (ad9361_rfic_rx_data_n[1]),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_data_ibufds[1])
);

//------------------------------------------------------------------------------
// Instance IDDR_2 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_2 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D  (basesoc_ad9361_ad9361phy_rx_data_ibufds[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_ad9361_ad9361phy_rx_data_half_i[1]),
	.Q2 (basesoc_ad9361_ad9361phy_rx_data_half_q[1])
);

//------------------------------------------------------------------------------
// Instance IBUFDS_4 of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS_4(
	// Inputs.
	.I  (ad9361_rfic_rx_data_p[2]),
	.IB (ad9361_rfic_rx_data_n[2]),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_data_ibufds[2])
);

//------------------------------------------------------------------------------
// Instance IDDR_3 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_3 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D  (basesoc_ad9361_ad9361phy_rx_data_ibufds[2]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_ad9361_ad9361phy_rx_data_half_i[2]),
	.Q2 (basesoc_ad9361_ad9361phy_rx_data_half_q[2])
);

//------------------------------------------------------------------------------
// Instance IBUFDS_5 of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS_5(
	// Inputs.
	.I  (ad9361_rfic_rx_data_p[3]),
	.IB (ad9361_rfic_rx_data_n[3]),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_data_ibufds[3])
);

//------------------------------------------------------------------------------
// Instance IDDR_4 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_4 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D  (basesoc_ad9361_ad9361phy_rx_data_ibufds[3]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_ad9361_ad9361phy_rx_data_half_i[3]),
	.Q2 (basesoc_ad9361_ad9361phy_rx_data_half_q[3])
);

//------------------------------------------------------------------------------
// Instance IBUFDS_6 of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS_6(
	// Inputs.
	.I  (ad9361_rfic_rx_data_p[4]),
	.IB (ad9361_rfic_rx_data_n[4]),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_data_ibufds[4])
);

//------------------------------------------------------------------------------
// Instance IDDR_5 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_5 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D  (basesoc_ad9361_ad9361phy_rx_data_ibufds[4]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_ad9361_ad9361phy_rx_data_half_i[4]),
	.Q2 (basesoc_ad9361_ad9361phy_rx_data_half_q[4])
);

//------------------------------------------------------------------------------
// Instance IBUFDS_7 of IBUFDS Module.
//------------------------------------------------------------------------------
IBUFDS IBUFDS_7(
	// Inputs.
	.I  (ad9361_rfic_rx_data_p[5]),
	.IB (ad9361_rfic_rx_data_n[5]),

	// Outputs.
	.O  (basesoc_ad9361_ad9361phy_rx_data_ibufds[5])
);

//------------------------------------------------------------------------------
// Instance IDDR_6 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE_PIPELINED")
) IDDR_6 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D  (basesoc_ad9361_ad9361phy_rx_data_ibufds[5]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_ad9361_ad9361phy_rx_data_half_i[5]),
	.Q2 (basesoc_ad9361_ad9361phy_rx_data_half_q[5])
);

//------------------------------------------------------------------------------
// Instance ODDR of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (1'd1),
	.D2 (1'd0),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_clk_obufds)
);

//------------------------------------------------------------------------------
// Instance OBUFDS of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_clk_obufds),

	// Outputs.
	.O  (ad9361_rfic_tx_clk_p),
	.OB (ad9361_rfic_tx_clk_n)
);

//------------------------------------------------------------------------------
// Instance ODDR_1 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_1 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (basesoc_ad9361_ad9361phy_tx_frame),
	.D2 (basesoc_ad9361_ad9361phy_tx_frame),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_frame_obufds)
);

//------------------------------------------------------------------------------
// Instance OBUFDS_1 of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS_1(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_frame_obufds),

	// Outputs.
	.O  (ad9361_rfic_tx_frame_p),
	.OB (ad9361_rfic_tx_frame_n)
);

//------------------------------------------------------------------------------
// Instance ODDR_2 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_2 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (basesoc_ad9361_ad9361phy_tx_data_half_i[0]),
	.D2 (basesoc_ad9361_ad9361phy_tx_data_half_q[0]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_data_obufds[0])
);

//------------------------------------------------------------------------------
// Instance OBUFDS_2 of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS_2(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_data_obufds[0]),

	// Outputs.
	.O  (ad9361_rfic_tx_data_p[0]),
	.OB (ad9361_rfic_tx_data_n[0])
);

//------------------------------------------------------------------------------
// Instance ODDR_3 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_3 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (basesoc_ad9361_ad9361phy_tx_data_half_i[1]),
	.D2 (basesoc_ad9361_ad9361phy_tx_data_half_q[1]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_data_obufds[1])
);

//------------------------------------------------------------------------------
// Instance OBUFDS_3 of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS_3(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_data_obufds[1]),

	// Outputs.
	.O  (ad9361_rfic_tx_data_p[1]),
	.OB (ad9361_rfic_tx_data_n[1])
);

//------------------------------------------------------------------------------
// Instance ODDR_4 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_4 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (basesoc_ad9361_ad9361phy_tx_data_half_i[2]),
	.D2 (basesoc_ad9361_ad9361phy_tx_data_half_q[2]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_data_obufds[2])
);

//------------------------------------------------------------------------------
// Instance OBUFDS_4 of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS_4(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_data_obufds[2]),

	// Outputs.
	.O  (ad9361_rfic_tx_data_p[2]),
	.OB (ad9361_rfic_tx_data_n[2])
);

//------------------------------------------------------------------------------
// Instance ODDR_5 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_5 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (basesoc_ad9361_ad9361phy_tx_data_half_i[3]),
	.D2 (basesoc_ad9361_ad9361phy_tx_data_half_q[3]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_data_obufds[3])
);

//------------------------------------------------------------------------------
// Instance OBUFDS_5 of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS_5(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_data_obufds[3]),

	// Outputs.
	.O  (ad9361_rfic_tx_data_p[3]),
	.OB (ad9361_rfic_tx_data_n[3])
);

//------------------------------------------------------------------------------
// Instance ODDR_6 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_6 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (basesoc_ad9361_ad9361phy_tx_data_half_i[4]),
	.D2 (basesoc_ad9361_ad9361phy_tx_data_half_q[4]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_data_obufds[4])
);

//------------------------------------------------------------------------------
// Instance OBUFDS_6 of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS_6(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_data_obufds[4]),

	// Outputs.
	.O  (ad9361_rfic_tx_data_p[4]),
	.OB (ad9361_rfic_tx_data_n[4])
);

//------------------------------------------------------------------------------
// Instance ODDR_7 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_7 (
	// Inputs.
	.C  (rfic_clk),
	.CE (1'd1),
	.D1 (basesoc_ad9361_ad9361phy_tx_data_half_i[5]),
	.D2 (basesoc_ad9361_ad9361phy_tx_data_half_q[5]),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (basesoc_ad9361_ad9361phy_tx_data_obufds[5])
);

//------------------------------------------------------------------------------
// Instance OBUFDS_7 of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS_7(
	// Inputs.
	.I  (basesoc_ad9361_ad9361phy_tx_data_obufds[5]),

	// Outputs.
	.O  (ad9361_rfic_tx_data_p[5]),
	.OB (ad9361_rfic_tx_data_n[5])
);

//------------------------------------------------------------------------------
// Memory storage_13: 4-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Sync  | Write: ---- | 
reg [129:0] storage_13[0:3];
reg [129:0] storage_13_dat0;
reg [129:0] storage_13_dat1;
always @(posedge from7252_clk) begin
	if (basesoc_ad9361_tx_cdc_cdc_wrport_we)
		storage_13[basesoc_ad9361_tx_cdc_cdc_wrport_adr] <= basesoc_ad9361_tx_cdc_cdc_wrport_dat_w;
	storage_13_dat0 <= storage_13[basesoc_ad9361_tx_cdc_cdc_wrport_adr];
end
always @(posedge to7252_clk) begin
	storage_13_dat1 <= storage_13[basesoc_ad9361_tx_cdc_cdc_rdport_adr];
end
assign basesoc_ad9361_tx_cdc_cdc_wrport_dat_r = storage_13_dat0;
assign basesoc_ad9361_tx_cdc_cdc_rdport_dat_r = storage_13_dat1;


//------------------------------------------------------------------------------
// Memory storage_14: 4-words x 66-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 66 
// Port 1 | Read: Sync  | Write: ---- | 
reg [65:0] storage_14[0:3];
reg [65:0] storage_14_dat0;
reg [65:0] storage_14_dat1;
always @(posedge from7415_clk) begin
	if (basesoc_ad9361_rx_cdc_cdc_wrport_we)
		storage_14[basesoc_ad9361_rx_cdc_cdc_wrport_adr] <= basesoc_ad9361_rx_cdc_cdc_wrport_dat_w;
	storage_14_dat0 <= storage_14[basesoc_ad9361_rx_cdc_cdc_wrport_adr];
end
always @(posedge to7415_clk) begin
	storage_14_dat1 <= storage_14[basesoc_ad9361_rx_cdc_cdc_rdport_adr];
end
assign basesoc_ad9361_rx_cdc_cdc_wrport_dat_r = storage_14_dat0;
assign basesoc_ad9361_rx_cdc_cdc_rdport_dat_r = storage_14_dat1;


//------------------------------------------------------------------------------
// Memory storage_15: 8176-words x 130-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 130 
// Port 1 | Read: Async | Write: ---- | 
reg [129:0] storage_15[0:8175];
reg [129:0] storage_15_dat0;
always @(posedge sys_clk) begin
	if (basesoc_ad9361_scheduler_tx_data_fifo_wrport_we)
		storage_15[basesoc_ad9361_scheduler_tx_data_fifo_wrport_adr] <= basesoc_ad9361_scheduler_tx_data_fifo_wrport_dat_w;
	storage_15_dat0 <= storage_15[basesoc_ad9361_scheduler_tx_data_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign basesoc_ad9361_scheduler_tx_data_fifo_wrport_dat_r = storage_15_dat0;
assign basesoc_ad9361_scheduler_tx_data_fifo_rdport_dat_r = storage_15[basesoc_ad9361_scheduler_tx_data_fifo_rdport_adr];


//------------------------------------------------------------------------------
// Instance FDCE of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (basesoc_crg_reset),

	// Outputs.
	.Q   (crg_reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_1 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_1(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset0),

	// Outputs.
	.Q   (crg_reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_2 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_2(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset1),

	// Outputs.
	.Q   (crg_reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_3 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_3(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset2),

	// Outputs.
	.Q   (crg_reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_4 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_4(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset3),

	// Outputs.
	.Q   (crg_reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_5 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_5(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset4),

	// Outputs.
	.Q   (crg_reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_6 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_6(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset5),

	// Outputs.
	.Q   (crg_reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_7 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_7(
	// Inputs.
	.C   (basesoc_crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset6),

	// Outputs.
	.Q   (crg_reset7)
);

//------------------------------------------------------------------------------
// Instance PLLE2_ADV of PLLE2_ADV Module.
//------------------------------------------------------------------------------
PLLE2_ADV #(
	// Parameters.
	.CLKFBOUT_MULT  (4'd10),
	.CLKIN1_PERIOD  (10.0),
	.CLKOUT0_DIVIDE (4'd8),
	.CLKOUT0_PHASE  (1'd0),
	.CLKOUT1_DIVIDE (7'd100),
	.CLKOUT1_PHASE  (1'd0),
	.CLKOUT2_DIVIDE (3'd5),
	.CLKOUT2_PHASE  (1'd0),
	.DIVCLK_DIVIDE  (1'd1),
	.REF_JITTER1    (0.01),
	.STARTUP_WAIT   ("FALSE")
) PLLE2_ADV (
	// Inputs.
	.CLKFBIN  (crg_pll_fb),
	.CLKIN1   (basesoc_crg_clkin),
	.PWRDWN   (basesoc_crg_power_down),
	.RST      (crg_reset7),

	// Outputs.
	.CLKFBOUT (crg_pll_fb),
	.CLKOUT0  (basesoc_crg_clkout0),
	.CLKOUT1  (basesoc_crg_clkout1),
	.CLKOUT2  (basesoc_crg_clkout2),
	.LOCKED   (basesoc_crg_locked)
);

//------------------------------------------------------------------------------
// Instance FDCE_8 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_8(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (basesoc_s7pciephy_reset),

	// Outputs.
	.Q   (s7pciephy_reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_9 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_9(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (s7pciephy_reset0),

	// Outputs.
	.Q   (s7pciephy_reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_10 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_10(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (s7pciephy_reset1),

	// Outputs.
	.Q   (s7pciephy_reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_11 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_11(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (s7pciephy_reset2),

	// Outputs.
	.Q   (s7pciephy_reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_12 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_12(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (s7pciephy_reset3),

	// Outputs.
	.Q   (s7pciephy_reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_13 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_13(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (s7pciephy_reset4),

	// Outputs.
	.Q   (s7pciephy_reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_14 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_14(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (s7pciephy_reset5),

	// Outputs.
	.Q   (s7pciephy_reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_15 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_15(
	// Inputs.
	.C   (basesoc_s7pciephy_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (s7pciephy_reset6),

	// Outputs.
	.Q   (s7pciephy_reset7)
);

//------------------------------------------------------------------------------
// Instance MMCME2_ADV of MMCME2_ADV Module.
//------------------------------------------------------------------------------
MMCME2_ADV #(
	// Parameters.
	.BANDWIDTH        ("OPTIMIZED"),
	.CLKFBOUT_MULT_F  (4'd10),
	.CLKIN1_PERIOD    (10.0),
	.CLKOUT0_DIVIDE_F (4'd8),
	.CLKOUT0_PHASE    (1'd0),
	.CLKOUT1_DIVIDE   (3'd4),
	.CLKOUT1_PHASE    (1'd0),
	.CLKOUT2_DIVIDE   (4'd8),
	.CLKOUT2_PHASE    (1'd0),
	.CLKOUT3_DIVIDE   (4'd8),
	.CLKOUT3_PHASE    (1'd0),
	.DIVCLK_DIVIDE    (1'd1),
	.REF_JITTER1      (0.01)
) MMCME2_ADV (
	// Inputs.
	.CLKFBIN  (s7pciephy_mmcm_fb),
	.CLKIN1   (basesoc_s7pciephy_clkin),
	.PWRDWN   (basesoc_s7pciephy_power_down),
	.RST      (s7pciephy_reset7),

	// Outputs.
	.CLKFBOUT (s7pciephy_mmcm_fb),
	.CLKOUT0  (basesoc_s7pciephy_clkout0),
	.CLKOUT1  (basesoc_s7pciephy_clkout1),
	.CLKOUT2  (basesoc_s7pciephy_clkout2),
	.CLKOUT3  (basesoc_s7pciephy_clkout3),
	.LOCKED   (basesoc_s7pciephy_locked)
);

//------------------------------------------------------------------------------
// Instance pcie_s7 of pcie_s7 Module.
//------------------------------------------------------------------------------
pcie_s7 pcie_s7(
	// Inputs.
	.cfg_aer_interrupt_msgnum                   (1'd0),
	.cfg_ds_bus_number                          (1'd0),
	.cfg_ds_device_number                       (1'd0),
	.cfg_ds_function_number                     (1'd0),
	.cfg_dsn                                    (1'd0),
	.cfg_err_acs                                (1'd0),
	.cfg_err_aer_headerlog                      (1'd0),
	.cfg_err_atomic_egress_blocked              (1'd0),
	.cfg_err_cor                                (1'd0),
	.cfg_err_cpl_abort                          (1'd0),
	.cfg_err_cpl_timeout                        (1'd0),
	.cfg_err_cpl_unexpect                       (1'd0),
	.cfg_err_ecrc                               (1'd0),
	.cfg_err_internal_cor                       (1'd0),
	.cfg_err_internal_uncor                     (1'd0),
	.cfg_err_locked                             (1'd0),
	.cfg_err_malformed                          (1'd0),
	.cfg_err_mc_blocked                         (1'd0),
	.cfg_err_norecovery                         (1'd0),
	.cfg_err_poisoned                           (1'd0),
	.cfg_err_posted                             (1'd0),
	.cfg_err_tlp_cpl_header                     (1'd0),
	.cfg_err_ur                                 (1'd0),
	.cfg_interrupt                              (basesoc_s7pciephy_msi_cdc_source_source_valid),
	.cfg_interrupt_assert                       (1'd0),
	.cfg_interrupt_di                           (basesoc_s7pciephy_msi_cdc_source_source_payload_dat),
	.cfg_interrupt_stat                         (1'd0),
	.cfg_mgmt_byte_en                           (1'd0),
	.cfg_mgmt_di                                (1'd0),
	.cfg_mgmt_dwaddr                            (1'd0),
	.cfg_mgmt_rd_en                             (1'd0),
	.cfg_mgmt_wr_en                             (1'd0),
	.cfg_mgmt_wr_readonly                       (1'd0),
	.cfg_mgmt_wr_rw1c_as_rw                     (1'd0),
	.cfg_pciecap_interrupt_msgnum               (1'd0),
	.cfg_pm_force_state                         (1'd0),
	.cfg_pm_force_state_en                      (1'd0),
	.cfg_pm_halt_aspm_l0s                       (1'd0),
	.cfg_pm_halt_aspm_l1                        (1'd0),
	.cfg_pm_send_pme_to                         (1'd0),
	.cfg_pm_wake                                (1'd0),
	.cfg_trn_pending                            (1'd0),
	.cfg_turnoff_ok                             (1'd0),
	.fc_sel                                     (1'd0),
	.m_axis_rx_tready                           (basesoc_s7pciephy_rx_datapath_sink_sink_ready),
	.pci_exp_rxn                                (pcie_x1_m2_rx_n),
	.pci_exp_rxp                                (pcie_x1_m2_rx_p),
	.pcie_drp_addr                              (1'd0),
	.pcie_drp_clk                               (1'd1),
	.pcie_drp_di                                (1'd0),
	.pcie_drp_en                                (1'd0),
	.pcie_drp_we                                (1'd0),
	.pipe_dclk_in                               (clk125_clk),
	.pipe_mmcm_lock_in                          (basesoc_s7pciephy_locked),
	.pipe_mmcm_rst_n                            (1'd1),
	.pipe_oobclk_in                             (pclk_clk),
	.pipe_pclk_in                               (pclk_clk),
	.pipe_rxoutclk_in                           (1'd0),
	.pipe_rxusrclk_in                           (pclk_clk),
	.pipe_userclk1_in                           (userclk1_clk),
	.pipe_userclk2_in                           (userclk2_clk),
	.pl_directed_link_auton                     (1'd0),
	.pl_directed_link_change                    (1'd0),
	.pl_directed_link_speed                     (1'd0),
	.pl_directed_link_width                     (1'd0),
	.pl_downstream_deemph_source                (1'd0),
	.pl_transmit_hot_rst                        (1'd0),
	.pl_upstream_prefer_deemph                  (1'd1),
	.qpll_drp_crscode                           (1'd0),
	.qpll_drp_done                              (1'd1),
	.qpll_drp_fsm                               (1'd0),
	.qpll_drp_reset                             (1'd0),
	.qpll_qplllock                              (basesoc_qpll_lock),
	.qpll_qplloutclk                            (basesoc_qpll_clk),
	.qpll_qplloutrefclk                         (basesoc_qpll_refclk),
	.rx_np_ok                                   (1'd1),
	.rx_np_req                                  (1'd1),
	.s_axis_tx_tdata                            (basesoc_s7pciephy_tx_datapath_source_source_payload_dat),
	.s_axis_tx_tkeep                            (basesoc_s7pciephy_tx_datapath_source_source_payload_be),
	.s_axis_tx_tlast                            (basesoc_s7pciephy_tx_datapath_source_source_last),
	.s_axis_tx_tuser                            (1'd0),
	.s_axis_tx_tvalid                           (basesoc_s7pciephy_tx_datapath_source_source_valid),
	.sys_clk                                    (basesoc_s7pciephy_pcie_refclk),
	.sys_rst_n                                  (basesoc_s7pciephy_pcie_rst_n),
	.tx_cfg_gnt                                 (1'd1),

	// Outputs.
	.cfg_aer_ecrc_check_en                      (basesoc_s7pciephy16),
	.cfg_aer_ecrc_gen_en                        (basesoc_s7pciephy17),
	.cfg_aer_rooterr_corr_err_received          (basesoc_s7pciephy41),
	.cfg_aer_rooterr_corr_err_reporting_en      (basesoc_s7pciephy38),
	.cfg_aer_rooterr_fatal_err_received         (basesoc_s7pciephy43),
	.cfg_aer_rooterr_fatal_err_reporting_en     (basesoc_s7pciephy40),
	.cfg_aer_rooterr_non_fatal_err_received     (basesoc_s7pciephy42),
	.cfg_aer_rooterr_non_fatal_err_reporting_en (basesoc_s7pciephy39),
	.cfg_bridge_serr_en                         (basesoc_s7pciephy32),
	.cfg_bus_number                             (basesoc_s7pciephy_sig5),
	.cfg_command                                (basesoc_s7pciephy_sig3),
	.cfg_dcommand                               (basesoc_s7pciephy_sig4),
	.cfg_dcommand2                              (basesoc_s7pciephy25),
	.cfg_device_number                          (basesoc_s7pciephy_sig6),
	.cfg_dstatus                                (basesoc_s7pciephy22),
	.cfg_err_aer_headerlog_set                  (basesoc_s7pciephy15),
	.cfg_err_cpl_rdy                            (basesoc_s7pciephy14),
	.cfg_function_number                        (basesoc_s7pciephy_sig7),
	.cfg_interrupt_do                           (basesoc_s7pciephy18),
	.cfg_interrupt_mmenable                     (basesoc_s7pciephy19),
	.cfg_interrupt_msienable                    (basesoc_s7pciephy_sig1),
	.cfg_interrupt_msixenable                   (basesoc_s7pciephy_sig2),
	.cfg_interrupt_msixfm                       (basesoc_s7pciephy20),
	.cfg_interrupt_rdy                          (basesoc_s7pciephy_msi_cdc_source_source_ready),
	.cfg_lcommand                               (basesoc_s7pciephy24),
	.cfg_lstatus                                (basesoc_s7pciephy23),
	.cfg_mgmt_do                                (basesoc_s7pciephy12),
	.cfg_mgmt_rd_wr_done                        (basesoc_s7pciephy13),
	.cfg_msg_data                               (basesoc_s7pciephy46),
	.cfg_msg_received                           (basesoc_s7pciephy45),
	.cfg_msg_received_assert_int_a              (basesoc_s7pciephy54),
	.cfg_msg_received_assert_int_b              (basesoc_s7pciephy55),
	.cfg_msg_received_assert_int_c              (basesoc_s7pciephy56),
	.cfg_msg_received_assert_int_d              (basesoc_s7pciephy57),
	.cfg_msg_received_deassert_int_a            (basesoc_s7pciephy58),
	.cfg_msg_received_deassert_int_b            (basesoc_s7pciephy59),
	.cfg_msg_received_deassert_int_c            (basesoc_s7pciephy60),
	.cfg_msg_received_deassert_int_d            (basesoc_s7pciephy61),
	.cfg_msg_received_err_cor                   (basesoc_s7pciephy49),
	.cfg_msg_received_err_fatal                 (basesoc_s7pciephy51),
	.cfg_msg_received_err_non_fatal             (basesoc_s7pciephy50),
	.cfg_msg_received_pm_as_nak                 (basesoc_s7pciephy47),
	.cfg_msg_received_pm_pme                    (basesoc_s7pciephy52),
	.cfg_msg_received_pme_to_ack                (basesoc_s7pciephy53),
	.cfg_msg_received_setslotpowerlimit         (basesoc_s7pciephy48),
	.cfg_pcie_link_state                        (basesoc_s7pciephy26),
	.cfg_pmcsr_pme_en                           (basesoc_s7pciephy28),
	.cfg_pmcsr_pme_status                       (basesoc_s7pciephy30),
	.cfg_pmcsr_powerstate                       (basesoc_s7pciephy29),
	.cfg_received_func_lvl_rst                  (basesoc_s7pciephy31),
	.cfg_root_control_pme_int_en                (basesoc_s7pciephy37),
	.cfg_root_control_syserr_corr_err_en        (basesoc_s7pciephy34),
	.cfg_root_control_syserr_fatal_err_en       (basesoc_s7pciephy36),
	.cfg_root_control_syserr_non_fatal_err_en   (basesoc_s7pciephy35),
	.cfg_slot_control_electromech_il_ctl_pulse  (basesoc_s7pciephy33),
	.cfg_status                                 (basesoc_s7pciephy21),
	.cfg_to_turnoff                             (basesoc_s7pciephy27),
	.cfg_vc_tcvc_map                            (basesoc_s7pciephy44),
	.fc_cpld                                    (basesoc_s7pciephy6),
	.fc_cplh                                    (basesoc_s7pciephy7),
	.fc_npd                                     (basesoc_s7pciephy8),
	.fc_nph                                     (basesoc_s7pciephy9),
	.fc_pd                                      (basesoc_s7pciephy10),
	.fc_ph                                      (basesoc_s7pciephy11),
	.m_axis_rx_tdata                            (basesoc_s7pciephy_rx_datapath_sink_sink_payload_dat),
	.m_axis_rx_tkeep                            (basesoc_s7pciephy_rx_datapath_sink_sink_payload_be),
	.m_axis_rx_tlast                            (basesoc_s7pciephy_m_axis_rx_tlast),
	.m_axis_rx_tuser                            (basesoc_s7pciephy_m_axis_rx_tuser),
	.m_axis_rx_tvalid                           (basesoc_s7pciephy_rx_datapath_sink_sink_valid),
	.pci_exp_txn                                (pcie_x1_m2_tx_n),
	.pci_exp_txp                                (pcie_x1_m2_tx_p),
	.pcie_drp_do                                (basesoc_s7pciephy73),
	.pcie_drp_rdy                               (basesoc_s7pciephy72),
	.pipe_gen3_out                              (basesoc_s7pciephy1),
	.pipe_pclk_sel_out                          (basesoc_s7pciephy_pipe_pclk_sel),
	.pipe_rxoutclk_out                          (basesoc_s7pciephy0),
	.pipe_txoutclk_out                          (basesoc_s7pciephy_pipe_txoutclk),
	.pl_directed_change_done                    (basesoc_s7pciephy70),
	.pl_initial_link_width                      (basesoc_s7pciephy69),
	.pl_lane_reversal_mode                      (basesoc_s7pciephy62),
	.pl_link_gen2_cap                           (basesoc_s7pciephy67),
	.pl_link_partner_gen2_supported             (basesoc_s7pciephy68),
	.pl_link_upcfg_cap                          (basesoc_s7pciephy66),
	.pl_ltssm_state                             (basesoc_s7pciephy_sig10),
	.pl_phy_lnk_up                              (basesoc_s7pciephy63),
	.pl_received_hot_rst                        (basesoc_s7pciephy71),
	.pl_rx_pm_state                             (basesoc_s7pciephy65),
	.pl_sel_lnk_rate                            (basesoc_s7pciephy_sig8),
	.pl_sel_lnk_width                           (basesoc_s7pciephy_sig9),
	.pl_tx_pm_state                             (basesoc_s7pciephy64),
	.qpll_drp_clk                               (basesoc_s7pciephy74),
	.qpll_drp_gen3                              (basesoc_s7pciephy77),
	.qpll_drp_ovrd                              (basesoc_s7pciephy76),
	.qpll_drp_rst_n                             (basesoc_s7pciephy75),
	.qpll_drp_start                             (basesoc_s7pciephy78),
	.qpll_qplld                                 (basesoc_s7pciephy79),
	.qpll_qpllreset                             (basesoc_qpll_reset),
	.s_axis_tx_tready                           (basesoc_s7pciephy_tx_datapath_source_source_ready),
	.tx_buf_av                                  (basesoc_s7pciephy3),
	.tx_cfg_req                                 (basesoc_s7pciephy5),
	.tx_err_drop                                (basesoc_s7pciephy4),
	.user_app_rdy                               (basesoc_s7pciephy2),
	.user_clk_out                               (pcie_clk),
	.user_lnk_up                                (basesoc_s7pciephy_sig0),
	.user_reset_out                             (pcie_rst)
);

//------------------------------------------------------------------------------
// Memory storage_16: 8-words x 5-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 5 
// Port 1 | Read: Sync  | Write: ---- | 
reg [4:0] storage_16[0:7];
reg [4:0] storage_16_dat0;
reg [4:0] storage_16_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_tag_queue_wrport_we)
		storage_16[litepcieendpoint_tag_queue_wrport_adr] <= litepcieendpoint_tag_queue_wrport_dat_w;
	storage_16_dat0 <= storage_16[litepcieendpoint_tag_queue_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_tag_queue_rdport_re)
		storage_16_dat1 <= storage_16[litepcieendpoint_tag_queue_rdport_adr];
end
assign litepcieendpoint_tag_queue_wrport_dat_r = storage_16_dat0;
assign litepcieendpoint_tag_queue_rdport_dat_r = storage_16_dat1;


//------------------------------------------------------------------------------
// Memory storage_17: 8-words x 21-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 21 
// Port 1 | Read: Sync  | Write: ---- | 
reg [20:0] storage_17[0:7];
reg [20:0] storage_17_dat0;
reg [20:0] storage_17_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_req_queue_wrport_we)
		storage_17[litepcieendpoint_req_queue_wrport_adr] <= litepcieendpoint_req_queue_wrport_dat_w;
	storage_17_dat0 <= storage_17[litepcieendpoint_req_queue_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_req_queue_rdport_re)
		storage_17_dat1 <= storage_17[litepcieendpoint_req_queue_rdport_adr];
end
assign litepcieendpoint_req_queue_wrport_dat_r = storage_17_dat0;
assign litepcieendpoint_req_queue_rdport_dat_r = storage_17_dat1;


//------------------------------------------------------------------------------
// Memory storage_18: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_18[0:255];
reg [165:0] storage_18_dat0;
reg [165:0] storage_18_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo0_wrport_we)
		storage_18[litepcieendpoint_syncfifo0_wrport_adr] <= litepcieendpoint_syncfifo0_wrport_dat_w;
	storage_18_dat0 <= storage_18[litepcieendpoint_syncfifo0_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo0_rdport_re)
		storage_18_dat1 <= storage_18[litepcieendpoint_syncfifo0_rdport_adr];
end
assign litepcieendpoint_syncfifo0_wrport_dat_r = storage_18_dat0;
assign litepcieendpoint_syncfifo0_rdport_dat_r = storage_18_dat1;


//------------------------------------------------------------------------------
// Memory storage_19: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_19[0:255];
reg [165:0] storage_19_dat0;
reg [165:0] storage_19_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo1_wrport_we)
		storage_19[litepcieendpoint_syncfifo1_wrport_adr] <= litepcieendpoint_syncfifo1_wrport_dat_w;
	storage_19_dat0 <= storage_19[litepcieendpoint_syncfifo1_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo1_rdport_re)
		storage_19_dat1 <= storage_19[litepcieendpoint_syncfifo1_rdport_adr];
end
assign litepcieendpoint_syncfifo1_wrport_dat_r = storage_19_dat0;
assign litepcieendpoint_syncfifo1_rdport_dat_r = storage_19_dat1;


//------------------------------------------------------------------------------
// Memory storage_20: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_20[0:255];
reg [165:0] storage_20_dat0;
reg [165:0] storage_20_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo2_wrport_we)
		storage_20[litepcieendpoint_syncfifo2_wrport_adr] <= litepcieendpoint_syncfifo2_wrport_dat_w;
	storage_20_dat0 <= storage_20[litepcieendpoint_syncfifo2_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo2_rdport_re)
		storage_20_dat1 <= storage_20[litepcieendpoint_syncfifo2_rdport_adr];
end
assign litepcieendpoint_syncfifo2_wrport_dat_r = storage_20_dat0;
assign litepcieendpoint_syncfifo2_rdport_dat_r = storage_20_dat1;


//------------------------------------------------------------------------------
// Memory storage_21: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_21[0:255];
reg [165:0] storage_21_dat0;
reg [165:0] storage_21_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo3_wrport_we)
		storage_21[litepcieendpoint_syncfifo3_wrport_adr] <= litepcieendpoint_syncfifo3_wrport_dat_w;
	storage_21_dat0 <= storage_21[litepcieendpoint_syncfifo3_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo3_rdport_re)
		storage_21_dat1 <= storage_21[litepcieendpoint_syncfifo3_rdport_adr];
end
assign litepcieendpoint_syncfifo3_wrport_dat_r = storage_21_dat0;
assign litepcieendpoint_syncfifo3_rdport_dat_r = storage_21_dat1;


//------------------------------------------------------------------------------
// Memory storage_22: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_22[0:255];
reg [165:0] storage_22_dat0;
reg [165:0] storage_22_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo4_wrport_we)
		storage_22[litepcieendpoint_syncfifo4_wrport_adr] <= litepcieendpoint_syncfifo4_wrport_dat_w;
	storage_22_dat0 <= storage_22[litepcieendpoint_syncfifo4_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo4_rdport_re)
		storage_22_dat1 <= storage_22[litepcieendpoint_syncfifo4_rdport_adr];
end
assign litepcieendpoint_syncfifo4_wrport_dat_r = storage_22_dat0;
assign litepcieendpoint_syncfifo4_rdport_dat_r = storage_22_dat1;


//------------------------------------------------------------------------------
// Memory storage_23: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_23[0:255];
reg [165:0] storage_23_dat0;
reg [165:0] storage_23_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo5_wrport_we)
		storage_23[litepcieendpoint_syncfifo5_wrport_adr] <= litepcieendpoint_syncfifo5_wrport_dat_w;
	storage_23_dat0 <= storage_23[litepcieendpoint_syncfifo5_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo5_rdport_re)
		storage_23_dat1 <= storage_23[litepcieendpoint_syncfifo5_rdport_adr];
end
assign litepcieendpoint_syncfifo5_wrport_dat_r = storage_23_dat0;
assign litepcieendpoint_syncfifo5_rdport_dat_r = storage_23_dat1;


//------------------------------------------------------------------------------
// Memory storage_24: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_24[0:255];
reg [165:0] storage_24_dat0;
reg [165:0] storage_24_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo6_wrport_we)
		storage_24[litepcieendpoint_syncfifo6_wrport_adr] <= litepcieendpoint_syncfifo6_wrport_dat_w;
	storage_24_dat0 <= storage_24[litepcieendpoint_syncfifo6_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo6_rdport_re)
		storage_24_dat1 <= storage_24[litepcieendpoint_syncfifo6_rdport_adr];
end
assign litepcieendpoint_syncfifo6_wrport_dat_r = storage_24_dat0;
assign litepcieendpoint_syncfifo6_rdport_dat_r = storage_24_dat1;


//------------------------------------------------------------------------------
// Memory storage_25: 256-words x 166-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 166 
// Port 1 | Read: Sync  | Write: ---- | 
reg [165:0] storage_25[0:255];
reg [165:0] storage_25_dat0;
reg [165:0] storage_25_dat1;
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo7_wrport_we)
		storage_25[litepcieendpoint_syncfifo7_wrport_adr] <= litepcieendpoint_syncfifo7_wrport_dat_w;
	storage_25_dat0 <= storage_25[litepcieendpoint_syncfifo7_wrport_adr];
end
always @(posedge sys_clk) begin
	if (litepcieendpoint_syncfifo7_rdport_re)
		storage_25_dat1 <= storage_25[litepcieendpoint_syncfifo7_rdport_adr];
end
assign litepcieendpoint_syncfifo7_wrport_dat_r = storage_25_dat0;
assign litepcieendpoint_syncfifo7_rdport_dat_r = storage_25_dat1;


(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_1 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_1 (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_2 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_2 (
	// Inputs.
	.C   (clk10_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_3 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_3 (
	// Inputs.
	.C   (clk10_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (clk10_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_4 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_4 (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl2),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_5 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_5 (
	// Inputs.
	.C   (idelay_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl2),

	// Outputs.
	.Q   (idelay_rst)
);

//------------------------------------------------------------------------------
// Instance IOBUF of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF(
	// Inputs.
	.I  (impl_xilinxsdrtristateimpl0__o),
	.T  (impl_xilinxsdrtristateimpl0_oe_n),

	// Outputs.
	.O  (impl_xilinxsdrtristateimpl0__i),

	// InOuts.
	.IO (si5351_i2c_scl)
);

//------------------------------------------------------------------------------
// Instance IOBUF_1 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_1(
	// Inputs.
	.I  (impl_xilinxsdrtristateimpl1__o),
	.T  (impl_xilinxsdrtristateimpl1_oe_n),

	// Outputs.
	.O  (impl_xilinxsdrtristateimpl1__i),

	// InOuts.
	.IO (si5351_i2c_sda)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_6 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_6 (
	// Inputs.
	.C   (jtag_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (sys_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_7 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_7 (
	// Inputs.
	.C   (jtag_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE (sys_rst),

	// Outputs.
	.Q   (jtag_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_8 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_8 (
	// Inputs.
	.C   (from1380_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_basesoc_jtagbone_phy_tx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl4_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_9 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_9 (
	// Inputs.
	.C   (from1380_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl4_rst_meta),
	.PRE (basesoc_basesoc_jtagbone_phy_tx_cdc_cd_rst),

	// Outputs.
	.Q   (from1380_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_10 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_10 (
	// Inputs.
	.C   (to1380_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_basesoc_jtagbone_phy_tx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl5_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_11 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_11 (
	// Inputs.
	.C   (to1380_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl5_rst_meta),
	.PRE (basesoc_basesoc_jtagbone_phy_tx_cdc_cd_rst),

	// Outputs.
	.Q   (to1380_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_12 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_12 (
	// Inputs.
	.C   (from1531_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_basesoc_jtagbone_phy_rx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl6_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_13 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_13 (
	// Inputs.
	.C   (from1531_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl6_rst_meta),
	.PRE (basesoc_basesoc_jtagbone_phy_rx_cdc_cd_rst),

	// Outputs.
	.Q   (from1531_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_14 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_14 (
	// Inputs.
	.C   (to1531_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_basesoc_jtagbone_phy_rx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl7_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_15 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_15 (
	// Inputs.
	.C   (to1531_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl7_rst_meta),
	.PRE (basesoc_basesoc_jtagbone_phy_rx_cdc_cd_rst),

	// Outputs.
	.Q   (to1531_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_16 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_16 (
	// Inputs.
	.C   (from2632_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_s7pciephy_tx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl8_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_17 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_17 (
	// Inputs.
	.C   (from2632_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl8_rst_meta),
	.PRE (basesoc_s7pciephy_tx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (from2632_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_18 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_18 (
	// Inputs.
	.C   (to2632_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_s7pciephy_tx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl9_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_19 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_19 (
	// Inputs.
	.C   (to2632_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl9_rst_meta),
	.PRE (basesoc_s7pciephy_tx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (to2632_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_20 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_20 (
	// Inputs.
	.C   (from3033_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_s7pciephy_rx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl10_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_21 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_21 (
	// Inputs.
	.C   (from3033_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl10_rst_meta),
	.PRE (basesoc_s7pciephy_rx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (from3033_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_22 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_22 (
	// Inputs.
	.C   (to3033_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_s7pciephy_rx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl11_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_23 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_23 (
	// Inputs.
	.C   (to3033_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl11_rst_meta),
	.PRE (basesoc_s7pciephy_rx_datapath_cdc_cd_rst),

	// Outputs.
	.Q   (to3033_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_24 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_24 (
	// Inputs.
	.C   (from3224_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_s7pciephy_msi_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl12_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_25 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_25 (
	// Inputs.
	.C   (from3224_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl12_rst_meta),
	.PRE (basesoc_s7pciephy_msi_cdc_cd_rst),

	// Outputs.
	.Q   (from3224_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_26 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_26 (
	// Inputs.
	.C   (to3224_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_s7pciephy_msi_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl13_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_27 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_27 (
	// Inputs.
	.C   (to3224_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl13_rst_meta),
	.PRE (basesoc_s7pciephy_msi_cdc_cd_rst),

	// Outputs.
	.Q   (to3224_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_28 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_28 (
	// Inputs.
	.C   (clk125_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl14),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl14_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_29 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_29 (
	// Inputs.
	.C   (clk125_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl14_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl14),

	// Outputs.
	.Q   (clk125_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_30 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_30 (
	// Inputs.
	.C   (clk250_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl15),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl15_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_31 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_31 (
	// Inputs.
	.C   (clk250_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl15_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl15),

	// Outputs.
	.Q   (clk250_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_32 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_32 (
	// Inputs.
	.C   (userclk1_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl16),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl16_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_33 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_33 (
	// Inputs.
	.C   (userclk1_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl16_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl16),

	// Outputs.
	.Q   (userclk1_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_34 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_34 (
	// Inputs.
	.C   (userclk2_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (impl_xilinxasyncresetsynchronizerimpl17),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl17_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_35 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_35 (
	// Inputs.
	.C   (userclk2_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl17_rst_meta),
	.PRE (impl_xilinxasyncresetsynchronizerimpl17),

	// Outputs.
	.Q   (userclk2_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_36 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_36 (
	// Inputs.
	.C   (rfic_clk_1),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (sys_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl18_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_37 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_37 (
	// Inputs.
	.C   (rfic_clk_1),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl18_rst_meta),
	.PRE (sys_rst),

	// Outputs.
	.Q   (rfic_rst_1)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_38 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_38 (
	// Inputs.
	.C   (from7252_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_ad9361_tx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl19_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_39 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_39 (
	// Inputs.
	.C   (from7252_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl19_rst_meta),
	.PRE (basesoc_ad9361_tx_cdc_cd_rst),

	// Outputs.
	.Q   (from7252_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_40 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_40 (
	// Inputs.
	.C   (to7252_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_ad9361_tx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl20_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_41 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_41 (
	// Inputs.
	.C   (to7252_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl20_rst_meta),
	.PRE (basesoc_ad9361_tx_cdc_cd_rst),

	// Outputs.
	.Q   (to7252_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_42 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_42 (
	// Inputs.
	.C   (from7415_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_ad9361_rx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl21_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_43 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_43 (
	// Inputs.
	.C   (from7415_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl21_rst_meta),
	.PRE (basesoc_ad9361_rx_cdc_cd_rst),

	// Outputs.
	.Q   (from7415_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_44 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_44 (
	// Inputs.
	.C   (to7415_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (basesoc_ad9361_rx_cdc_cd_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl22_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_45 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_45 (
	// Inputs.
	.C   (to7415_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl22_rst_meta),
	.PRE (basesoc_ad9361_rx_cdc_cd_rst),

	// Outputs.
	.Q   (to7415_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_46 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_46 (
	// Inputs.
	.C   (clk0_counter_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (sys_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl23_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_47 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_47 (
	// Inputs.
	.C   (clk0_counter_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl23_rst_meta),
	.PRE (sys_rst),

	// Outputs.
	.Q   (clk0_counter_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_48 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_48 (
	// Inputs.
	.C   (clk1_counter_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (sys_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl24_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_49 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_49 (
	// Inputs.
	.C   (clk1_counter_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl24_rst_meta),
	.PRE (sys_rst),

	// Outputs.
	.Q   (clk1_counter_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_50 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_50 (
	// Inputs.
	.C   (clk2_counter_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (sys_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl25_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_51 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_51 (
	// Inputs.
	.C   (clk2_counter_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl25_rst_meta),
	.PRE (sys_rst),

	// Outputs.
	.Q   (clk2_counter_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_52 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_52 (
	// Inputs.
	.C   (clk3_counter_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (sys_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl26_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_53 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_53 (
	// Inputs.
	.C   (clk3_counter_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl26_rst_meta),
	.PRE (sys_rst),

	// Outputs.
	.Q   (clk3_counter_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_54 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_54 (
	// Inputs.
	.C   (clk4_counter_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (sys_rst),

	// Outputs.
	.Q   (impl_xilinxasyncresetsynchronizerimpl27_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_55 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_55 (
	// Inputs.
	.C   (clk4_counter_clk),
	.CE  (1'd1),
	.D   (impl_xilinxasyncresetsynchronizerimpl27_rst_meta),
	.PRE (sys_rst),

	// Outputs.
	.Q   (clk4_counter_rst)
);

//------------------------------------------------------------------------------
// Instance ODDR_8 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_8 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (1'd0),
	.D2 (1'd0),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl0__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_9 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_9 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~((~basesoc_si5351_litei2cphycore_litei2cclkgen_clk) & (~basesoc_si5351_litei2cphycore_litei2cclkgen_suppress)))),
	.D2 ((~((~basesoc_si5351_litei2cphycore_litei2cclkgen_clk) & (~basesoc_si5351_litei2cphycore_litei2cclkgen_suppress)))),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl0_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR_7 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_7 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (impl_xilinxsdrtristateimpl0__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_si5351_litei2cphycore_litei2cclkgen),
	.Q2 (impl0)
);

//------------------------------------------------------------------------------
// Instance ODDR_10 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_10 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 (1'd0),
	.D2 (1'd0),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1__o)
);

//------------------------------------------------------------------------------
// Instance ODDR_11 of ODDR Module.
//------------------------------------------------------------------------------
ODDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) ODDR_11 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D1 ((~(basesoc_si5351_litei2cphycore_sda_oe & (~basesoc_si5351_litei2cphycore_sda_o)))),
	.D2 ((~(basesoc_si5351_litei2cphycore_sda_oe & (~basesoc_si5351_litei2cphycore_sda_o)))),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q  (impl_xilinxsdrtristateimpl1_oe_n)
);

//------------------------------------------------------------------------------
// Instance IDDR_8 of IDDR Module.
//------------------------------------------------------------------------------
IDDR #(
	// Parameters.
	.DDR_CLK_EDGE ("SAME_EDGE")
) IDDR_8 (
	// Inputs.
	.C  (sys_clk),
	.CE (1'd1),
	.D  (impl_xilinxsdrtristateimpl1__i),
	.R  (1'd0),
	.S  (1'd0),

	// Outputs.
	.Q1 (basesoc_si5351_litei2cphycore_sda_i),
	.Q2 (impl1)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-10-15 19:04:45.
//------------------------------------------------------------------------------
