--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\software.engineer\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml data_deinterleaver.twx
data_deinterleaver.ncd -o data_deinterleaver.twr data_deinterleaver.pcf

Design file:              data_deinterleaver.ncd
Physical constraint file: data_deinterleaver.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
in          |    7.140(R)|      SLOW  |   -0.169(R)|      SLOW  |Clk_BUFGP         |   0.000|
rate<0>     |    6.808(R)|      SLOW  |   -1.263(R)|      FAST  |Clk_BUFGP         |   0.000|
rate<1>     |    6.653(R)|      SLOW  |   -1.112(R)|      FAST  |Clk_BUFGP         |   0.000|
rate<2>     |    7.008(R)|      SLOW  |   -1.448(R)|      FAST  |Clk_BUFGP         |   0.000|
rate<3>     |    6.516(R)|      SLOW  |   -1.060(R)|      FAST  |Clk_BUFGP         |   0.000|
reset       |    6.734(R)|      SLOW  |    0.088(R)|      SLOW  |Clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out         |         8.869(R)|      SLOW  |         4.835(R)|      FAST  |Clk_BUFGP         |   0.000|
out_valid   |         8.543(R)|      SLOW  |         4.609(R)|      FAST  |Clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.932|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 07 19:57:40 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 279 MB



