                    ISSUE     EXE            MEM            WB        COMMIT    
Ld F1 0(R1)         [1]       [2, 2]         [3, 7]         [8]       [9]
Mult.d F2 F1 F0     [1]       [9, 23]        []             [24]      [25]
Add.d F3 F3 F2      [2]       [25, 27]       []             [28]      [29]
Mult.d F2 F1 F1     [2]       [9, 23]        []             [24]      [29]
Ld F1 0(R1)         [3]       [4, 4]         [8, 12]        [13]      [30]
Addi R1 R1 4        [3]       [4, 4]         []             [5]       [30]
Add.d F4 F2 F4      [4]       [25, 27]       []             [28]      [31]
Addi R1 R1 8        [4]       [6, 6]         []             [7]       [31]
Ld F1 0(R1)         [5]       [6, 6]         [13, 17]       [18]      [32]
Mult.d F2 F1 F0     [9]       [19, 33]       []             [34]      [35]
Add.d F3 F3 F2      [9]       [35, 37]       []             [38]      [39]
Mult.d F2 F1 F1     [10]      [19, 33]       []             [34]      [39]
Ld F1 0(R1)         [10]      [11, 11]       [18, 22]       [23]      [40]
Mult.d F2 F1 F0     [19]      [24, 38]       []             [39]      [40]
Add.d F3 F3 F2      [25]      [40, 42]       []             [43]      [44]
Mult.d F2 F1 F1     [25]      [26, 40]       []             [41]      [44]
Add.d F4 F2 F4      [26]      [42, 44]       []             [45]      [46]
