// Seed: 3534694861
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    output tri1 id_2,
    input  tri0 id_3,
    output tri0 id_4
);
  assign id_4 = id_3;
  assign id_4 = 1'b0 ? 1 + 1 : 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output logic id_3,
    input wor id_4,
    output wire id_5,
    output wand id_6
);
  always @(id_1 / id_1 or negedge 1) id_3 = -1'b0 == "";
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_1,
      id_5
  );
  assign modCall_1.id_2 = 0;
endmodule
