#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Apr 29 01:34:32 2021
# Process ID: 11220
# Current directory: E:/VIVADO/jizu/cpuyep
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2200 E:\VIVADO\jizu\cpuyep\cpuyep.xpr
# Log file: E:/VIVADO/jizu/cpuyep/vivado.log
# Journal file: E:/VIVADO/jizu/cpuyep\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VIVADO/jizu/cpuyep/cpuyep.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/VIVADO/jizu/cpuyep/ROM_full_version_to_latest.coe' provided. It will be converted relative to IP Instance files '../../../../ROM_full_version_to_latest.coe'
set_property -dict [list CONFIG.Coe_File {e:/VIVADO/jizu/cpuyep/ROM_full_version_to_latest.coe}] [get_ips blk_mem_gen_1]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/VIVADO/jizu/cpuyep/ROM_full_version_to_latest.coe' provided. It will be converted relative to IP Instance files '../../../../ROM_full_version_to_latest.coe'
generate_target all [get_files  E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_1'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_1_synth_1
launch_runs -jobs 16 blk_mem_gen_1_synth_1
[Thu Apr 29 01:39:04 2021] Launched blk_mem_gen_1_synth_1...
Run output will be captured here: E:/VIVADO/jizu/cpuyep/cpuyep.runs/blk_mem_gen_1_synth_1/runme.log
export_simulation -of_objects [get_files E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files/sim_scripts -ip_user_files_dir E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files -ipstatic_source_dir E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/modelsim} {questa=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/questa} {riviera=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/riviera} {activehdl=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/VIVADO/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_sub_16_JMPGEZ.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_full_version_to_latest.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/testcoe.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_without_BR.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_with_Address_version.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_add.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_1to100.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_full_version.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_add_16.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_sub_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
"xelab -wto 63db7b5b9036487aa9e2277b9cf12667 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 63db7b5b9036487aa9e2277b9cf12667 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IR
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/VIVADO/jizu/cpuyep/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/VIVADO/jizu/cpuyep/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.dut_CU.ROM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.dut_MBR.MEMORY.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 909.875 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 909.875 ; gain = 21.242
run 100 us
run 100 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/VIVADO/jizu/cpuyep/test_sub_16_JMPGEZ.coe' provided. It will be converted relative to IP Instance files '../../../../test_sub_16_JMPGEZ.coe'
set_property -dict [list CONFIG.Coe_File {e:/VIVADO/jizu/cpuyep/test_sub_16_JMPGEZ.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/VIVADO/jizu/cpuyep/test_sub_16_JMPGEZ.coe' provided. It will be converted relative to IP Instance files '../../../../test_sub_16_JMPGEZ.coe'
generate_target all [get_files  E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIVADO/jizu/cpuyep/cpuyep.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 16 blk_mem_gen_0_synth_1
[Thu Apr 29 01:43:08 2021] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/VIVADO/jizu/cpuyep/cpuyep.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files/sim_scripts -ip_user_files_dir E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files -ipstatic_source_dir E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/modelsim} {questa=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/questa} {riviera=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/riviera} {activehdl=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/VIVADO/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_sub_16_JMPGEZ.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_full_version_to_latest.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/testcoe.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_without_BR.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_with_Address_version.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_add.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_1to100.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_full_version.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_add_16.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_sub_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
"xelab -wto 63db7b5b9036487aa9e2277b9cf12667 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 63db7b5b9036487aa9e2277b9cf12667 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IR
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/VIVADO/jizu/cpuyep/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/VIVADO/jizu/cpuyep/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.dut_CU.ROM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.dut_MBR.MEMORY.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.605 ; gain = 0.000
run 100 us
run 100 us
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/VIVADO/jizu/cpuyep/test_sub_16_JMPGEZ.coe' provided. It will be converted relative to IP Instance files '../../../../test_sub_16_JMPGEZ.coe'
set_property -dict [list CONFIG.Coe_File {e:/VIVADO/jizu/cpuyep/test_sub_16_JMPGEZ.coe}] [get_ips blk_mem_gen_0]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/VIVADO/jizu/cpuyep/test_sub_16_JMPGEZ.coe' provided. It will be converted relative to IP Instance files '../../../../test_sub_16_JMPGEZ.coe'
generate_target all [get_files  E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIVADO/jizu/cpuyep/cpuyep.runs/blk_mem_gen_0_synth_1

launch_runs -jobs 16 blk_mem_gen_0_synth_1
[Thu Apr 29 01:47:26 2021] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: E:/VIVADO/jizu/cpuyep/cpuyep.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files/sim_scripts -ip_user_files_dir E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files -ipstatic_source_dir E:/VIVADO/jizu/cpuyep/cpuyep.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/modelsim} {questa=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/questa} {riviera=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/riviera} {activehdl=E:/VIVADO/jizu/cpuyep/cpuyep.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/VIVADO/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_sub_16_JMPGEZ.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/blk_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_full_version_to_latest.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/testcoe.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_without_BR.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_with_Address_version.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_add.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_1to100.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/ROM_full_version.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_add_16.coe'
INFO: [SIM-utils-43] Exported 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim/test_sub_16.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/ACC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ACC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/BR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/IR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/MAR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/MBR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MBR
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VIVADO/jizu/cpuyep/cpuyep.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
"xelab -wto 63db7b5b9036487aa9e2277b9cf12667 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 63db7b5b9036487aa9e2277b9cf12667 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.IR
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.MBR
Compiling module xil_defaultlib.BR
Compiling module xil_defaultlib.MAR
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VIVADO/jizu/cpuyep/cpuyep.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {E:/VIVADO/jizu/cpuyep/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config E:/VIVADO/jizu/cpuyep/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.dut_CU.ROM.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb.top.dut_MBR.MEMORY.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2196.605 ; gain = 0.000
run 100 us
run 100 us
reset_run synth_2
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/VIVADO/jizu/cpuyep/cpuyep.runs/synth_2

launch_runs synth_2 -jobs 16
[Thu Apr 29 01:49:35 2021] Launched synth_2...
Run output will be captured here: E:/VIVADO/jizu/cpuyep/cpuyep.runs/synth_2/runme.log
launch_runs impl_2 -jobs 16
[Thu Apr 29 01:50:21 2021] Launched impl_2...
Run output will be captured here: E:/VIVADO/jizu/cpuyep/cpuyep.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 16
[Thu Apr 29 01:51:46 2021] Launched impl_2...
Run output will be captured here: E:/VIVADO/jizu/cpuyep/cpuyep.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2196.605 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FF82A
set_property PROGRAM.FILE {E:/VIVADO/jizu/cpuyep/cpuyep.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/VIVADO/jizu/cpuyep/cpuyep.runs/impl_2/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 29 01:53:45 2021...
