0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/RetiLogicheProject.sim/sim_1/synth/func/xsim/project_tb_func_synth.vhd,1557415350,vhdl,,,,counter;project_reti_logiche;reg;reg_0;reg_1;reg_2;reg_3;reg_prev,,,,,,,,
C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/Testbench.vhd,1557415268,vhdl,,,,project_tb,,,,,,,,
