

================================================================
== Vitis HLS Report for 'nussinov_Pipeline_VITIS_LOOP_40_3'
================================================================
* Date:           Thu May 22 09:32:36 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        nussinov
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        5|      182|  25.000 ns|  0.910 us|    5|  182|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_40_3  |        3|      180|         4|          3|          1|  1 ~ 60|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      248|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       97|    -|
|Register             |        -|     -|      235|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      235|      345|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_227_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln43_2_fu_161_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln43_fu_176_p2     |         +|   0|  0|  71|          64|           1|
    |newFirst_fu_206_p2     |         +|   0|  0|  17|          12|          12|
    |newSecond_fu_211_p2    |         -|   0|  0|  17|          12|          12|
    |icmp_ln40_fu_171_p2    |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln43_fu_232_p2    |      icmp|   0|  0|  20|          32|          32|
    |select_ln43_fu_243_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_fu_237_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 248|         231|         201|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  20|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load      |   9|          2|   32|         64|
    |empty_fu_62                  |   9|          2|   32|         64|
    |k_fu_58                      |   9|          2|   64|        128|
    |table_r_address0             |  14|          3|   12|         36|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  97|         21|  145|        304|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln16_cast_reg_283        |  12|   0|   64|         52|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_fu_62                  |  32|   0|   32|          0|
    |icmp_ln40_reg_299            |   1|   0|    1|          0|
    |k_fu_58                      |  64|   0|   64|          0|
    |p_load_reg_288               |  32|   0|   32|          0|
    |select_ln43_reg_313          |  32|   0|   32|          0|
    |table_r_addr_1_reg_294       |  12|   0|   12|          0|
    |table_r_load_1_reg_308       |  32|   0|   32|          0|
    |zext_ln11_cast_reg_278       |  12|   0|   64|         52|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 235|   0|  339|        104|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  nussinov_Pipeline_VITIS_LOOP_40_3|  return value|
|select_ln25       |   in|   32|     ap_none|                        select_ln25|        scalar|
|zext_ln9          |   in|    6|     ap_none|                           zext_ln9|        scalar|
|table_r_address0  |  out|   12|   ap_memory|                            table_r|         array|
|table_r_ce0       |  out|    1|   ap_memory|                            table_r|         array|
|table_r_we0       |  out|    1|   ap_memory|                            table_r|         array|
|table_r_d0        |  out|   32|   ap_memory|                            table_r|         array|
|table_r_q0        |   in|   32|   ap_memory|                            table_r|         array|
|table_r_address1  |  out|   12|   ap_memory|                            table_r|         array|
|table_r_ce1       |  out|    1|   ap_memory|                            table_r|         array|
|table_r_q1        |   in|   32|   ap_memory|                            table_r|         array|
|add_ln16          |   in|   12|     ap_none|                           add_ln16|        scalar|
|sub_ln16          |   in|   12|     ap_none|                           sub_ln16|        scalar|
|zext_ln11         |   in|   12|     ap_none|                          zext_ln11|        scalar|
+------------------+-----+-----+------------+-----------------------------------+--------------+

