<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>
defines: 
time_elapsed: 1.480s
ram usage: 40108 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpvnsdputc/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:21</a>: No timescale set for &#34;sctag_dir_out&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:21</a>: Compile module &#34;work@sctag_dir_out&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:23</a>: Implicit port type (wire) for &#34;parity_vld_out&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-21" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:21</a>: Top level module &#34;work@sctag_dir_out&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>: Cannot find a module definition for &#34;work@sctag_dir_out::mux2ds&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>: Cannot find a module definition for &#34;work@sctag_dir_out::zzpar16&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>: Cannot find a module definition for &#34;work@sctag_dir_out::zzpar16&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>: Cannot find a module definition for &#34;work@sctag_dir_out::dff_s&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 4.

Internal Error: adding wrong object type (port) in a actual_group group!
Internal Error: adding wrong object type (port) in a actual_group group!
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpvnsdputc/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sctag_dir_out
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpvnsdputc/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpvnsdputc/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sctag_dir_out)
 |vpiName:work@sctag_dir_out
 |uhdmallPackages:
 \_package: builtin, parent:work@sctag_dir_out
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@sctag_dir_out, file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:21, parent:work@sctag_dir_out
   |vpiDefName:work@sctag_dir_out
   |vpiFullName:work@sctag_dir_out
   |vpiPort:
   \_port: (parity_vld_out), line:23
     |vpiName:parity_vld_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_vld_out), line:23
         |vpiName:parity_vld_out
         |vpiFullName:work@sctag_dir_out.parity_vld_out
   |vpiPort:
   \_port: (so), line:23
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23
         |vpiName:so
         |vpiFullName:work@sctag_dir_out.so
   |vpiPort:
   \_port: (parity_vld), line:23
     |vpiName:parity_vld
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_vld), line:23
         |vpiName:parity_vld
         |vpiFullName:work@sctag_dir_out.parity_vld
   |vpiPort:
   \_port: (rddata_out_c6_top), line:25
     |vpiName:rddata_out_c6_top
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rddata_out_c6_top), line:25
         |vpiName:rddata_out_c6_top
         |vpiFullName:work@sctag_dir_out.rddata_out_c6_top
   |vpiPort:
   \_port: (rddata_out_c6_bottom), line:25
     |vpiName:rddata_out_c6_bottom
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rddata_out_c6_bottom), line:25
         |vpiName:rddata_out_c6_bottom
         |vpiFullName:work@sctag_dir_out.rddata_out_c6_bottom
   |vpiPort:
   \_port: (rd_data_sel_c6_top), line:25
     |vpiName:rd_data_sel_c6_top
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_c6_top), line:25
         |vpiName:rd_data_sel_c6_top
         |vpiFullName:work@sctag_dir_out.rd_data_sel_c6_top
   |vpiPort:
   \_port: (rd_data_sel_c6_bottom), line:26
     |vpiName:rd_data_sel_c6_bottom
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_c6_bottom), line:26
         |vpiName:rd_data_sel_c6_bottom
         |vpiFullName:work@sctag_dir_out.rd_data_sel_c6_bottom
   |vpiPort:
   \_port: (parity_vld_in), line:26
     |vpiName:parity_vld_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_vld_in), line:26
         |vpiName:parity_vld_in
         |vpiFullName:work@sctag_dir_out.parity_vld_in
   |vpiPort:
   \_port: (rclk), line:26
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26
         |vpiName:rclk
         |vpiFullName:work@sctag_dir_out.rclk
   |vpiPort:
   \_port: (si), line:26
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26
         |vpiName:si
         |vpiFullName:work@sctag_dir_out.si
   |vpiPort:
   \_port: (se), line:26
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26
         |vpiName:se
         |vpiFullName:work@sctag_dir_out.se
   |vpiContAssign:
   \_cont_assign: , line:73
     |vpiRhs:
     \_operation: , line:73
       |vpiOpType:28
       |vpiOperand:
       \_operation: , line:73
         |vpiOpType:28
         |vpiOperand:
         \_operation: , line:73
           |vpiOpType:30
           |vpiOperand:
           \_ref_obj: (row1_parity), line:73
             |vpiName:row1_parity
             |vpiFullName:work@sctag_dir_out.row1_parity
           |vpiOperand:
           \_ref_obj: (row2_parity), line:73
             |vpiName:row2_parity
             |vpiFullName:work@sctag_dir_out.row2_parity
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:74
           |vpiName:rddata_out_c6
           |vpiFullName:work@sctag_dir_out.rddata_out_c6
           |vpiIndex:
           \_constant: , line:74
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
       |vpiOperand:
       \_operation: , line:75
         |vpiOpType:29
         |vpiOperand:
         \_ref_obj: (rd_data_sel_c6_top), line:75
           |vpiName:rd_data_sel_c6_top
           |vpiFullName:work@sctag_dir_out.rd_data_sel_c6_top
         |vpiOperand:
         \_ref_obj: (rd_data_sel_c6_bottom), line:75
           |vpiName:rd_data_sel_c6_bottom
           |vpiFullName:work@sctag_dir_out.rd_data_sel_c6_bottom
     |vpiLhs:
     \_ref_obj: (parity_vld_prev), line:73
       |vpiName:parity_vld_prev
       |vpiFullName:work@sctag_dir_out.parity_vld_prev
       |vpiActual:
       \_logic_net: (parity_vld_prev), line:48
         |vpiName:parity_vld_prev
         |vpiFullName:work@sctag_dir_out.parity_vld_prev
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:87
     |vpiRhs:
     \_ref_obj: (parity_vld_in), line:87
       |vpiName:parity_vld_in
       |vpiFullName:work@sctag_dir_out.parity_vld_in
     |vpiLhs:
     \_ref_obj: (parity_vld_out), line:87
       |vpiName:parity_vld_out
       |vpiFullName:work@sctag_dir_out.parity_vld_out
   |vpiNet:
   \_logic_net: (rddata_out_c6), line:45
     |vpiName:rddata_out_c6
     |vpiFullName:work@sctag_dir_out.rddata_out_c6
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (row1_parity), line:46
     |vpiName:row1_parity
     |vpiFullName:work@sctag_dir_out.row1_parity
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (row2_parity), line:47
     |vpiName:row2_parity
     |vpiFullName:work@sctag_dir_out.row2_parity
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (parity_vld_prev), line:48
   |vpiNet:
   \_logic_net: (parity_vld_out), line:23
   |vpiNet:
   \_logic_net: (so), line:23
   |vpiNet:
   \_logic_net: (parity_vld), line:23
   |vpiNet:
   \_logic_net: (rddata_out_c6_top), line:25
   |vpiNet:
   \_logic_net: (rddata_out_c6_bottom), line:25
   |vpiNet:
   \_logic_net: (rd_data_sel_c6_top), line:25
   |vpiNet:
   \_logic_net: (rd_data_sel_c6_bottom), line:26
   |vpiNet:
   \_logic_net: (parity_vld_in), line:26
   |vpiNet:
   \_logic_net: (rclk), line:26
   |vpiNet:
   \_logic_net: (si), line:26
   |vpiNet:
   \_logic_net: (se), line:26
 |uhdmtopModules:
 \_module: work@sctag_dir_out (work@sctag_dir_out), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:21
   |vpiDefName:work@sctag_dir_out
   |vpiName:work@sctag_dir_out
   |vpiPort:
   \_port: (parity_vld_out), line:23, parent:work@sctag_dir_out
     |vpiName:parity_vld_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_vld_out), line:23, parent:work@sctag_dir_out
         |vpiName:parity_vld_out
         |vpiFullName:work@sctag_dir_out.parity_vld_out
   |vpiPort:
   \_port: (so), line:23, parent:work@sctag_dir_out
     |vpiName:so
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (so), line:23, parent:work@sctag_dir_out
         |vpiName:so
         |vpiFullName:work@sctag_dir_out.so
   |vpiPort:
   \_port: (parity_vld), line:23, parent:work@sctag_dir_out
     |vpiName:parity_vld
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_vld), line:23, parent:work@sctag_dir_out
         |vpiName:parity_vld
         |vpiFullName:work@sctag_dir_out.parity_vld
   |vpiPort:
   \_port: (rddata_out_c6_top), line:25, parent:work@sctag_dir_out
     |vpiName:rddata_out_c6_top
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rddata_out_c6_top), line:25, parent:work@sctag_dir_out
         |vpiName:rddata_out_c6_top
         |vpiFullName:work@sctag_dir_out.rddata_out_c6_top
   |vpiPort:
   \_port: (rddata_out_c6_bottom), line:25, parent:work@sctag_dir_out
     |vpiName:rddata_out_c6_bottom
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rddata_out_c6_bottom), line:25, parent:work@sctag_dir_out
         |vpiName:rddata_out_c6_bottom
         |vpiFullName:work@sctag_dir_out.rddata_out_c6_bottom
   |vpiPort:
   \_port: (rd_data_sel_c6_top), line:25, parent:work@sctag_dir_out
     |vpiName:rd_data_sel_c6_top
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_c6_top), line:25, parent:work@sctag_dir_out
         |vpiName:rd_data_sel_c6_top
         |vpiFullName:work@sctag_dir_out.rd_data_sel_c6_top
   |vpiPort:
   \_port: (rd_data_sel_c6_bottom), line:26, parent:work@sctag_dir_out
     |vpiName:rd_data_sel_c6_bottom
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rd_data_sel_c6_bottom), line:26, parent:work@sctag_dir_out
         |vpiName:rd_data_sel_c6_bottom
         |vpiFullName:work@sctag_dir_out.rd_data_sel_c6_bottom
   |vpiPort:
   \_port: (parity_vld_in), line:26, parent:work@sctag_dir_out
     |vpiName:parity_vld_in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (parity_vld_in), line:26, parent:work@sctag_dir_out
         |vpiName:parity_vld_in
         |vpiFullName:work@sctag_dir_out.parity_vld_in
   |vpiPort:
   \_port: (rclk), line:26, parent:work@sctag_dir_out
     |vpiName:rclk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (rclk), line:26, parent:work@sctag_dir_out
         |vpiName:rclk
         |vpiFullName:work@sctag_dir_out.rclk
   |vpiPort:
   \_port: (si), line:26, parent:work@sctag_dir_out
     |vpiName:si
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (si), line:26, parent:work@sctag_dir_out
         |vpiName:si
         |vpiFullName:work@sctag_dir_out.si
   |vpiPort:
   \_port: (se), line:26, parent:work@sctag_dir_out
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:26, parent:work@sctag_dir_out
         |vpiName:se
         |vpiFullName:work@sctag_dir_out.se
   |vpiModule:
   \_module: work@sctag_dir_out::mux2ds (mux_rddata_out_c6), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:53, parent:work@sctag_dir_out
     |vpiDefName:work@sctag_dir_out::mux2ds
     |vpiName:mux_rddata_out_c6
     |vpiFullName:work@sctag_dir_out.mux_rddata_out_c6
     |vpiPort:
     \_port: (dout), parent:mux_rddata_out_c6
       |vpiName:dout
       |vpiHighConn:
       \_ref_obj: (rddata_out_c6), line:53
         |vpiName:rddata_out_c6
         |vpiActual:
         \_logic_net: (rddata_out_c6), line:45, parent:work@sctag_dir_out
           |vpiName:rddata_out_c6
           |vpiFullName:work@sctag_dir_out.rddata_out_c6
           |vpiNetType:1
           |vpiRange:
           \_range: , line:45
             |vpiLeftRange:
             \_constant: , line:45
               |vpiConstType:7
               |vpiDecompile:31
               |vpiSize:32
               |INT:31
             |vpiRightRange:
             \_constant: , line:45
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (in0), parent:mux_rddata_out_c6
       |vpiName:in0
       |vpiHighConn:
       \_ref_obj: (rddata_out_c6_top), line:54
         |vpiName:rddata_out_c6_top
         |vpiActual:
         \_logic_net: (rddata_out_c6_top), line:25, parent:work@sctag_dir_out
     |vpiPort:
     \_port: (in1), parent:mux_rddata_out_c6
       |vpiName:in1
       |vpiHighConn:
       \_ref_obj: (rddata_out_c6_bottom), line:55
         |vpiName:rddata_out_c6_bottom
         |vpiActual:
         \_logic_net: (rddata_out_c6_bottom), line:25, parent:work@sctag_dir_out
     |vpiPort:
     \_port: (sel0), parent:mux_rddata_out_c6
       |vpiName:sel0
       |vpiHighConn:
       \_ref_obj: (rd_data_sel_c6_top), line:56
         |vpiName:rd_data_sel_c6_top
         |vpiActual:
         \_logic_net: (rd_data_sel_c6_top), line:25, parent:work@sctag_dir_out
     |vpiPort:
     \_port: (sel1), parent:mux_rddata_out_c6
       |vpiName:sel1
       |vpiHighConn:
       \_operation: , line:57
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (rd_data_sel_c6_top), line:57
           |vpiName:rd_data_sel_c6_top
     |vpiInstance:
     \_module: work@sctag_dir_out (work@sctag_dir_out), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_out::zzpar16 (par_row1_parity), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:59, parent:work@sctag_dir_out
     |vpiDefName:work@sctag_dir_out::zzpar16
     |vpiName:par_row1_parity
     |vpiFullName:work@sctag_dir_out.par_row1_parity
     |vpiPort:
     \_port: (z), parent:par_row1_parity
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (row1_parity), line:59
         |vpiName:row1_parity
         |vpiActual:
         \_logic_net: (row1_parity), line:46, parent:work@sctag_dir_out
           |vpiName:row1_parity
           |vpiFullName:work@sctag_dir_out.row1_parity
           |vpiNetType:1
     |vpiPort:
     \_port: (d), parent:par_row1_parity
       |vpiName:d
       |vpiHighConn:
       \_operation: , line:60
         |vpiOpType:33
         |vpiOperand:
         \_constant: , line:60
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:60
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:30
             |vpiSize:32
             |INT:30
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:60
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:28
             |vpiSize:32
             |INT:28
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:60
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:60
             |vpiConstType:7
             |vpiDecompile:26
             |vpiSize:32
             |INT:26
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:61
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:24
             |vpiSize:32
             |INT:24
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:61
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:22
             |vpiSize:32
             |INT:22
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:61
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:61
             |vpiConstType:7
             |vpiDecompile:20
             |vpiSize:32
             |INT:20
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:62
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:18
             |vpiSize:32
             |INT:18
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:62
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:16
             |vpiSize:32
             |INT:16
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:62
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:62
             |vpiConstType:7
             |vpiDecompile:14
             |vpiSize:32
             |INT:14
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:63
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:12
             |vpiSize:32
             |INT:12
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:63
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:10
             |vpiSize:32
             |INT:10
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:63
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:63
             |vpiConstType:7
             |vpiDecompile:8
             |vpiSize:32
             |INT:8
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:64
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:6
             |vpiSize:32
             |INT:6
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:64
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:64
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:64
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
     |vpiInstance:
     \_module: work@sctag_dir_out (work@sctag_dir_out), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_out::zzpar16 (par_row2_parity), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:66, parent:work@sctag_dir_out
     |vpiDefName:work@sctag_dir_out::zzpar16
     |vpiName:par_row2_parity
     |vpiFullName:work@sctag_dir_out.par_row2_parity
     |vpiPort:
     \_port: (z), parent:par_row2_parity
       |vpiName:z
       |vpiHighConn:
       \_ref_obj: (row2_parity), line:66
         |vpiName:row2_parity
         |vpiActual:
         \_logic_net: (row2_parity), line:47, parent:work@sctag_dir_out
           |vpiName:row2_parity
           |vpiFullName:work@sctag_dir_out.row2_parity
           |vpiNetType:1
     |vpiPort:
     \_port: (d), parent:par_row2_parity
       |vpiName:d
       |vpiHighConn:
       \_operation: , line:67
         |vpiOpType:33
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:67
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:31
             |vpiSize:32
             |INT:31
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:67
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:29
             |vpiSize:32
             |INT:29
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:67
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:27
             |vpiSize:32
             |INT:27
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:68
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:25
             |vpiSize:32
             |INT:25
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:68
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:23
             |vpiSize:32
             |INT:23
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:68
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:68
             |vpiConstType:7
             |vpiDecompile:21
             |vpiSize:32
             |INT:21
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:69
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:19
             |vpiSize:32
             |INT:19
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:69
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:17
             |vpiSize:32
             |INT:17
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:69
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:69
             |vpiConstType:7
             |vpiDecompile:15
             |vpiSize:32
             |INT:15
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:70
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:13
             |vpiSize:32
             |INT:13
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:70
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:11
             |vpiSize:32
             |INT:11
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:70
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:70
             |vpiConstType:7
             |vpiDecompile:9
             |vpiSize:32
             |INT:9
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:71
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:71
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:5
             |vpiSize:32
             |INT:5
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:71
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
         |vpiOperand:
         \_bit_select: (rddata_out_c6), line:71
           |vpiName:rddata_out_c6
           |vpiIndex:
           \_constant: , line:71
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
     |vpiInstance:
     \_module: work@sctag_dir_out (work@sctag_dir_out), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:21
   |vpiModule:
   \_module: work@sctag_dir_out::dff_s (ff_parity_vld), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:78, parent:work@sctag_dir_out
     |vpiDefName:work@sctag_dir_out::dff_s
     |vpiName:ff_parity_vld
     |vpiFullName:work@sctag_dir_out.ff_parity_vld
     |vpiPort:
     \_port: (q), parent:ff_parity_vld
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (parity_vld), line:79
         |vpiName:parity_vld
         |vpiActual:
         \_logic_net: (parity_vld), line:23, parent:work@sctag_dir_out
     |vpiPort:
     \_port: (din), parent:ff_parity_vld
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (parity_vld_prev), line:80
         |vpiName:parity_vld_prev
         |vpiActual:
         \_logic_net: (parity_vld_prev), line:48, parent:work@sctag_dir_out
           |vpiName:parity_vld_prev
           |vpiFullName:work@sctag_dir_out.parity_vld_prev
           |vpiNetType:1
     |vpiPort:
     \_port: (clk), parent:ff_parity_vld
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (rclk), line:81
         |vpiName:rclk
         |vpiActual:
         \_logic_net: (rclk), line:26, parent:work@sctag_dir_out
     |vpiPort:
     \_port: (se), parent:ff_parity_vld
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:82
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:26, parent:work@sctag_dir_out
     |vpiPort:
     \_port: (si), parent:ff_parity_vld
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:82
         |vpiName:si
         |vpiActual:
         \_logic_net: (si), line:26, parent:work@sctag_dir_out
     |vpiPort:
     \_port: (so), parent:ff_parity_vld
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:82
         |vpiName:so
         |vpiActual:
         \_logic_net: (so), line:23, parent:work@sctag_dir_out
     |vpiInstance:
     \_module: work@sctag_dir_out (work@sctag_dir_out), file:<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v</a>, line:21
   |vpiNet:
   \_logic_net: (rddata_out_c6), line:45, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (row1_parity), line:46, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (row2_parity), line:47, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (parity_vld_prev), line:48, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (parity_vld_out), line:23, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (so), line:23, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (parity_vld), line:23, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (rddata_out_c6_top), line:25, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (rddata_out_c6_bottom), line:25, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (rd_data_sel_c6_top), line:25, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (rd_data_sel_c6_bottom), line:26, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (parity_vld_in), line:26, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (rclk), line:26, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (si), line:26, parent:work@sctag_dir_out
   |vpiNet:
   \_logic_net: (se), line:26, parent:work@sctag_dir_out
Object: \work_sctag_dir_out of type 3000
Object: \work_sctag_dir_out of type 32
Object: \parity_vld_out of type 44
Object: \so of type 44
Object: \parity_vld of type 44
Object: \rddata_out_c6_top of type 44
Object: \rddata_out_c6_bottom of type 44
Object: \rd_data_sel_c6_top of type 44
Object: \rd_data_sel_c6_bottom of type 44
Object: \parity_vld_in of type 44
Object: \rclk of type 44
Object: \si of type 44
Object: \se of type 44
Object: \mux_rddata_out_c6 of type 32
Object: \dout of type 44
Object: \in0 of type 44
Object: \in1 of type 44
Object: \sel0 of type 44
Object: \sel1 of type 44
Object: \par_row1_parity of type 32
Object: \z of type 44
Object: \d of type 44
Object: \par_row2_parity of type 32
Object: \ff_parity_vld of type 32
Object: \q of type 44
Object: \din of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \rddata_out_c6 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \row1_parity of type 36
Object: \row2_parity of type 36
Object: \parity_vld_prev of type 36
Object: \parity_vld_out of type 36
Object: \so of type 36
Object: \parity_vld of type 36
Object: \rddata_out_c6_top of type 36
Object: \rddata_out_c6_bottom of type 36
Object: \rd_data_sel_c6_top of type 36
Object: \rd_data_sel_c6_bottom of type 36
Object: \parity_vld_in of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \work_sctag_dir_out of type 32
Object:  of type 8
Object: \parity_vld_prev of type 608
Object: \parity_vld_prev of type 36
Object:  of type 39
Object:  of type 39
Object:  of type 39
Object: \row1_parity of type 608
Object: \row2_parity of type 608
Object: \rddata_out_c6 of type 106
Object:  of type 7
Object:  of type 39
Object: \rd_data_sel_c6_top of type 608
Object: \rd_data_sel_c6_bottom of type 608
Object:  of type 8
Object: \parity_vld_out of type 608
Object: \parity_vld_in of type 608
Object: \rddata_out_c6 of type 36
Object: \row1_parity of type 36
Object: \row2_parity of type 36
Object: \parity_vld_prev of type 36
Object: \parity_vld_out of type 36
Object: \so of type 36
Object: \parity_vld of type 36
Object: \rddata_out_c6_top of type 36
Object: \rddata_out_c6_bottom of type 36
Object: \rd_data_sel_c6_top of type 36
Object: \rd_data_sel_c6_bottom of type 36
Object: \parity_vld_in of type 36
Object: \rclk of type 36
Object: \si of type 36
Object: \se of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sctag_dir_out&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9dbf0] str=&#39;\work_sctag_dir_out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:23</a>.0-23.0&gt; [0x2b9deb0] str=&#39;\parity_vld_out&#39; output reg port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:23</a>.0-23.0&gt; [0x2b9e240] str=&#39;\so&#39; output reg port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:23</a>.0-23.0&gt; [0x2b9e410] str=&#39;\parity_vld&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:25</a>.0-25.0&gt; [0x2b9e5c0] str=&#39;\rddata_out_c6_top&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:25</a>.0-25.0&gt; [0x2b9e750] str=&#39;\rddata_out_c6_bottom&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:25</a>.0-25.0&gt; [0x2b9e900] str=&#39;\rd_data_sel_c6_top&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9eb00] str=&#39;\rd_data_sel_c6_bottom&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9ecb0] str=&#39;\parity_vld_in&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9ee60] str=&#39;\rclk&#39; input port=9
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9f0a0] str=&#39;\si&#39; input port=10
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9f200] str=&#39;\se&#39; input port=11
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2b9f3b0] str=&#39;\mux_rddata_out_c6&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9fd20] str=&#39;\work_sctag_dir_out::mux2ds&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2b9fe40] str=&#39;\dout&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2b9ff60] str=&#39;\rddata_out_c6&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0160] str=&#39;\in0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0280] str=&#39;\rddata_out_c6_top&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0460] str=&#39;\in1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0580] str=&#39;\rddata_out_c6_bottom&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0780] str=&#39;\sel0&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba08a0] str=&#39;\rd_data_sel_c6_top&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0af0] str=&#39;\sel1&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0c10]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba0df0] str=&#39;\par_row1_parity&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1350] str=&#39;\work_sctag_dir_out::zzpar16&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba1490] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba15b0] str=&#39;\row1_parity&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba17b0] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba18d0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba1ab0] str=&#39;\par_row2_parity&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1c20] str=&#39;\work_sctag_dir_out::zzpar16&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba1d60] str=&#39;\z&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba1e80] str=&#39;\row2_parity&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba2080] str=&#39;\d&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba21a0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2ba2380] str=&#39;\ff_parity_vld&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab2f0] str=&#39;\work_sctag_dir_out::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab410] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab530] str=&#39;\parity_vld&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab710] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab830] str=&#39;\parity_vld_prev&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2baba10] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2babb30] str=&#39;\rclk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2babd30] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2babe50] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac0a0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac1c0] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac3c0] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac4e0] str=&#39;\so&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bac710] str=&#39;\rddata_out_c6&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bac890]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bacbd0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bacd80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:46</a>.0-46.0&gt; [0x2baca40] str=&#39;\row1_parity&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:47</a>.0-47.0&gt; [0x2bad090] str=&#39;\row2_parity&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:48</a>.0-48.0&gt; [0x2bad1b0] str=&#39;\parity_vld_prev&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bad490]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bad5b0] str=&#39;\parity_vld_prev&#39;
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bad8e0]
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bada00]
            AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2badb90]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2badf10] str=&#39;\row1_parity&#39;
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bae240] str=&#39;\row2_parity&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:74</a>.0-74.0&gt; [0x2bae3d0] str=&#39;\rddata_out_c6&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:74</a>.0-74.0&gt; [0x2bae4f0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:74</a>.0-74.0&gt; [0x2bae660] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:75</a>.0-75.0&gt; [0x2bae860]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:75</a>.0-75.0&gt; [0x2bae980] str=&#39;\rd_data_sel_c6_top&#39;
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:75</a>.0-75.0&gt; [0x2baeb40] str=&#39;\rd_data_sel_c6_bottom&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-87" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:87</a>.0-87.0&gt; [0x2baecd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-87" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:87</a>.0-87.0&gt; [0x2baedf0] str=&#39;\parity_vld_out&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-87" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:87</a>.0-87.0&gt; [0x2baefb0] str=&#39;\parity_vld_in&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\parity_vld_out&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-87" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:87</a>.0-87.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9dbf0] str=&#39;\work_sctag_dir_out&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:23</a>.0-23.0&gt; [0x2b9deb0] str=&#39;\parity_vld_out&#39; output reg basic_prep port=1 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:23</a>.0-23.0&gt; [0x2b9e240] str=&#39;\so&#39; output reg basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-23" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:23</a>.0-23.0&gt; [0x2b9e410] str=&#39;\parity_vld&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:25</a>.0-25.0&gt; [0x2b9e5c0] str=&#39;\rddata_out_c6_top&#39; input basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:25</a>.0-25.0&gt; [0x2b9e750] str=&#39;\rddata_out_c6_bottom&#39; input basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-25" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:25</a>.0-25.0&gt; [0x2b9e900] str=&#39;\rd_data_sel_c6_top&#39; input basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9eb00] str=&#39;\rd_data_sel_c6_bottom&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9ecb0] str=&#39;\parity_vld_in&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9ee60] str=&#39;\rclk&#39; input basic_prep port=9 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9f0a0] str=&#39;\si&#39; input basic_prep port=10 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-26" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:26</a>.0-26.0&gt; [0x2b9f200] str=&#39;\se&#39; input basic_prep port=11 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2b9f3b0] str=&#39;\mux_rddata_out_c6&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9fd20] str=&#39;\work_sctag_dir_out::mux2ds&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2b9fe40] str=&#39;\dout&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2b9ff60 -&gt; 0x2bac710] str=&#39;\rddata_out_c6&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0160] str=&#39;\in0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0280 -&gt; 0x2b9e5c0] str=&#39;\rddata_out_c6_top&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0460] str=&#39;\in1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0580 -&gt; 0x2b9e750] str=&#39;\rddata_out_c6_bottom&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0780] str=&#39;\sel0&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba08a0 -&gt; 0x2b9e900] str=&#39;\rd_data_sel_c6_top&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0af0] str=&#39;\sel1&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>.0-53.0&gt; [0x2ba0c10 -&gt; 0x2bbe890] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba0df0] str=&#39;\par_row1_parity&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1350] str=&#39;\work_sctag_dir_out::zzpar16&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba1490] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba15b0 -&gt; 0x2baca40] str=&#39;\row1_parity&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba17b0] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:59</a>.0-59.0&gt; [0x2ba18d0 -&gt; 0x2bbe890] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba1ab0] str=&#39;\par_row2_parity&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1c20] str=&#39;\work_sctag_dir_out::zzpar16&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba1d60] str=&#39;\z&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba1e80 -&gt; 0x2bad090] str=&#39;\row2_parity&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba2080] str=&#39;\d&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-66" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:66</a>.0-66.0&gt; [0x2ba21a0 -&gt; 0x2bbe890] basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2ba2380] str=&#39;\ff_parity_vld&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab2f0] str=&#39;\work_sctag_dir_out::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab410] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab530 -&gt; 0x2b9e410] str=&#39;\parity_vld&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab710] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bab830 -&gt; 0x2bad1b0] str=&#39;\parity_vld_prev&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2baba10] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2babb30 -&gt; 0x2b9ee60] str=&#39;\rclk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2babd30] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2babe50 -&gt; 0x2b9f200] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac0a0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac1c0 -&gt; 0x2b9f0a0] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac3c0] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-78" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:78</a>.0-78.0&gt; [0x2bac4e0 -&gt; 0x2b9e240] str=&#39;\so&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bac710] str=&#39;\rddata_out_c6&#39; basic_prep range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bac890] basic_prep range=[31:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bacbd0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-45" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:45</a>.0-45.0&gt; [0x2bacd80] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:46</a>.0-46.0&gt; [0x2baca40] str=&#39;\row1_parity&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:47</a>.0-47.0&gt; [0x2bad090] str=&#39;\row2_parity&#39; basic_prep range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-48" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:48</a>.0-48.0&gt; [0x2bad1b0] str=&#39;\parity_vld_prev&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bad490] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bad5b0 -&gt; 0x2bad1b0] str=&#39;\parity_vld_prev&#39; basic_prep
        AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bad8e0] basic_prep
          AST_BIT_AND &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bada00] basic_prep
            AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2badb90] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2badf10 -&gt; 0x2baca40] str=&#39;\row1_parity&#39; basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:73</a>.0-73.0&gt; [0x2bae240 -&gt; 0x2bad090] str=&#39;\row2_parity&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:74</a>.0-74.0&gt; [0x2bae3d0 -&gt; 0x2bac710] str=&#39;\rddata_out_c6&#39; basic_prep
              AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:74</a>.0-74.0&gt; [0x2bae4f0] basic_prep range=[0:0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-74" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:74</a>.0-74.0&gt; [0x2bae660] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:75</a>.0-75.0&gt; [0x2bae860] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:75</a>.0-75.0&gt; [0x2bae980 -&gt; 0x2b9e900] str=&#39;\rd_data_sel_c6_top&#39; basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:75</a>.0-75.0&gt; [0x2baeb40 -&gt; 0x2b9eb00] str=&#39;\rd_data_sel_c6_bottom&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-87" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:87</a>.0-87.0&gt; [0x2baecd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-87" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:87</a>.0-87.0&gt; [0x2baedf0 -&gt; 0x2b9deb0] str=&#39;\parity_vld_out&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-87" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:87</a>.0-87.0&gt; [0x2baefb0 -&gt; 0x2b9ecb0] str=&#39;\parity_vld_in&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:0</a>.0-0.0&gt; [0x2bbe890] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sctag_dir_out.v.html#l-53" target="file-frame">third_party/tests/utd-sv/sctag_dir_out.v:53</a>: Warning: Identifier `&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sctag_dir_out::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba24a0] str=&#39;\work_sctag_dir_out::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba25c0] str=&#39;\q&#39; port=19
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba26e0] str=&#39;\din&#39; port=20
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baae20] str=&#39;\clk&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baaf40] str=&#39;\se&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab060] str=&#39;\si&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab180] str=&#39;\so&#39; port=24
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba24a0] str=&#39;\work_sctag_dir_out::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba25c0] str=&#39;\q&#39; basic_prep port=19 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba26e0] str=&#39;\din&#39; basic_prep port=20 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baae20] str=&#39;\clk&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2baaf40] str=&#39;\se&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab060] str=&#39;\si&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2bab180] str=&#39;\so&#39; basic_prep port=24 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dir_out::mux2ds&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f4d0] str=&#39;\work_sctag_dir_out::mux2ds&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f610] str=&#39;\dout&#39; port=12
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f790] str=&#39;\in0&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f8d0] str=&#39;\in1&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f9f0] str=&#39;\sel0&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9fb10] str=&#39;\sel1&#39; port=16
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f4d0] str=&#39;\work_sctag_dir_out::mux2ds&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f610] str=&#39;\dout&#39; basic_prep port=12 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f790] str=&#39;\in0&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f8d0] str=&#39;\in1&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9f9f0] str=&#39;\sel0&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2b9fb10] str=&#39;\sel1&#39; basic_prep port=16 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sctag_dir_out::zzpar16&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba0f10] str=&#39;\work_sctag_dir_out::zzpar16&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1030] str=&#39;\z&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1170] str=&#39;\d&#39; port=18
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba0f10] str=&#39;\work_sctag_dir_out::zzpar16&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1030] str=&#39;\z&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ba1170] str=&#39;\d&#39; basic_prep port=18 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sctag_dir_out::dff_s&#39; referenced in module `work_sctag_dir_out&#39; in cell `ff_parity_vld&#39; does not have a port named &#39;so&#39;.

</pre>
</body>