Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Jul 10 16:52:43 2025
| Host         : DESKTOP-K4298A2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.608        0.000                      0                  275        0.188        0.000                      0                  275        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.608        0.000                      0                  275        0.188        0.000                      0                  275        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.608ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.011ns  (logic 3.587ns (51.166%)  route 3.424ns (48.834%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.964    11.352    u_btnL_debounce/CO[0]
    SLICE_X5Y37          LUT5 (Prop_lut5_I2_O)        0.150    11.502 r  u_btnL_debounce/r_l_freq_cnt[15]_i_2/O
                         net (fo=1, routed)           0.660    12.162    u_btnL_debounce_n_17
    SLICE_X3Y37          FDCE                                         r  r_l_freq_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.515    14.856    clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  r_l_freq_cnt_reg[15]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)       -0.311    14.770    r_l_freq_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                  2.608    

Slack (MET) :             3.386ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_buzzer_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.585ns  (logic 3.685ns (55.963%)  route 2.900ns (44.037%))
  Logic Levels:           12  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 r  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.938    11.326    u_btnL_debounce/CO[0]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.124    11.450 r  u_btnL_debounce/r_l_buzzer_out_i_3/O
                         net (fo=1, routed)           0.162    11.612    u_btnL_debounce/r_l_buzzer_out_i_3_n_0
    SLICE_X4Y38          LUT3 (Prop_lut3_I1_O)        0.124    11.736 r  u_btnL_debounce/r_l_buzzer_out_i_1/O
                         net (fo=1, routed)           0.000    11.736    u_btnL_debounce_n_16
    SLICE_X4Y38          FDCE                                         r  r_l_buzzer_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X4Y38          FDCE                                         r  r_l_buzzer_out_reg/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y38          FDCE (Setup_fdce_C_D)        0.029    15.122    r_l_buzzer_out_reg
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -11.736    
  -------------------------------------------------------------------
                         slack                                  3.386    

Slack (MET) :             3.614ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.344ns  (logic 3.561ns (56.133%)  route 2.783ns (43.867%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.983    11.371    u_btnL_debounce/CO[0]
    SLICE_X0Y36          LUT5 (Prop_lut5_I2_O)        0.124    11.495 r  u_btnL_debounce/r_l_freq_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    11.495    u_btnL_debounce_n_27
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.029    15.109    r_l_freq_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  3.614    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.341ns  (logic 3.561ns (56.159%)  route 2.780ns (43.841%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.980    11.368    u_btnL_debounce/CO[0]
    SLICE_X0Y36          LUT5 (Prop_lut5_I2_O)        0.124    11.492 r  u_btnL_debounce/r_l_freq_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000    11.492    u_btnL_debounce_n_26
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[6]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.031    15.111    r_l_freq_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.492    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 3.561ns (56.940%)  route 2.693ns (43.060%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.893    11.281    u_btnL_debounce/CO[0]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.124    11.405 r  u_btnL_debounce/r_l_freq_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    11.405    u_btnL_debounce_n_31
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.029    15.109    r_l_freq_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.707ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.254ns  (logic 3.561ns (56.940%)  route 2.693ns (43.060%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.893    11.281    u_btnL_debounce/CO[0]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.124    11.405 r  u_btnL_debounce/r_l_freq_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    11.405    u_btnL_debounce_n_28
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.032    15.112    r_l_freq_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.405    
  -------------------------------------------------------------------
                         slack                                  3.707    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 3.561ns (56.968%)  route 2.690ns (43.032%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.890    11.278    u_btnL_debounce/CO[0]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.124    11.402 r  u_btnL_debounce/r_l_freq_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    11.402    u_btnL_debounce_n_30
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.031    15.111    r_l_freq_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.251ns  (logic 3.561ns (56.969%)  route 2.690ns (43.031%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.890    11.278    u_btnL_debounce/CO[0]
    SLICE_X0Y35          LUT5 (Prop_lut5_I2_O)        0.124    11.402 r  u_btnL_debounce/r_l_freq_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    11.402    u_btnL_debounce_n_29
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y35          FDCE                                         r  r_l_freq_cnt_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y35          FDCE (Setup_fdce_C_D)        0.031    15.111    r_l_freq_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.402    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 3.561ns (57.139%)  route 2.671ns (42.861%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.871    11.259    u_btnL_debounce/CO[0]
    SLICE_X0Y36          LUT5 (Prop_lut5_I2_O)        0.124    11.383 r  u_btnL_debounce/r_l_freq_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    11.383    u_btnL_debounce_n_24
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[8]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.032    15.112    r_l_freq_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 r_l_freq_limit_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 3.561ns (57.168%)  route 2.668ns (42.832%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.630     5.151    clk_IBUF_BUFG
    SLICE_X4Y36          FDCE                                         r  r_l_freq_limit_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 f  r_l_freq_limit_reg[12]/Q
                         net (fo=4, routed)           0.634     6.241    r_l_freq_limit[12]
    SLICE_X2Y35          LUT1 (Prop_lut1_I0_O)        0.124     6.365 r  r_l_freq_cnt[15]_i_40/O
                         net (fo=1, routed)           0.000     6.365    r_l_freq_cnt[15]_i_40_n_0
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.878 r  r_l_freq_cnt_reg[15]_i_32/CO[3]
                         net (fo=1, routed)           0.000     6.878    r_l_freq_cnt_reg[15]_i_32_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.995 r  r_l_freq_cnt_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.995    r_l_freq_cnt_reg[15]_i_31_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.249 r  r_l_freq_cnt_reg[15]_i_19/CO[0]
                         net (fo=3, routed)           0.566     7.815    r_l_freq_cnt_reg[15]_i_19_n_3
    SLICE_X4Y36          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823     8.638 r  r_l_freq_cnt_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.638    r_l_freq_cnt_reg[15]_i_8_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.860 r  r_l_freq_cnt_reg[15]_i_6/O[0]
                         net (fo=2, routed)           0.600     9.460    r_l_freq_cnt2[15]
    SLICE_X3Y36          LUT4 (Prop_lut4_I1_O)        0.299     9.759 r  r_l_freq_cnt[15]_i_15/O
                         net (fo=1, routed)           0.000     9.759    r_l_freq_cnt[15]_i_15_n_0
    SLICE_X3Y36          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.160 r  r_l_freq_cnt_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000    10.160    r_l_freq_cnt_reg[15]_i_7_n_0
    SLICE_X3Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.274 r  r_l_freq_cnt_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.274    r_l_freq_cnt_reg[15]_i_5_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.388 f  r_l_freq_cnt_reg[15]_i_3/CO[3]
                         net (fo=17, routed)          0.868    11.256    u_btnL_debounce/CO[0]
    SLICE_X0Y36          LUT5 (Prop_lut5_I2_O)        0.124    11.380 r  u_btnL_debounce/r_l_freq_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000    11.380    u_btnL_debounce_n_25
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.514    14.855    clk_IBUF_BUFG
    SLICE_X0Y36          FDCE                                         r  r_l_freq_cnt_reg[7]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X0Y36          FDCE (Setup_fdce_C_D)        0.031    15.111    r_l_freq_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  3.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_btnR_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnR_debounce/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    u_btnR_debounce/CLK
    SLICE_X11Y41         FDCE                                         r  u_btnR_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btnR_debounce/btn_state_reg/Q
                         net (fo=83, routed)          0.135     1.724    u_btnR_debounce/w_btnR
    SLICE_X10Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.769 r  u_btnR_debounce/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.769    u_btnR_debounce/count[12]_i_1__0_n_0
    SLICE_X10Y41         FDCE                                         r  u_btnR_debounce/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.835     1.962    u_btnR_debounce/CLK
    SLICE_X10Y41         FDCE                                         r  u_btnR_debounce/count_reg[12]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.120     1.581    u_btnR_debounce/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_btnR_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnR_debounce/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.288%)  route 0.139ns (42.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    u_btnR_debounce/CLK
    SLICE_X11Y41         FDCE                                         r  u_btnR_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btnR_debounce/btn_state_reg/Q
                         net (fo=83, routed)          0.139     1.728    u_btnR_debounce/w_btnR
    SLICE_X10Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.773 r  u_btnR_debounce/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.773    u_btnR_debounce/count[6]_i_1__0_n_0
    SLICE_X10Y41         FDCE                                         r  u_btnR_debounce/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.835     1.962    u_btnR_debounce/CLK
    SLICE_X10Y41         FDCE                                         r  u_btnR_debounce/count_reg[6]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y41         FDCE (Hold_fdce_C_D)         0.121     1.582    u_btnR_debounce/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 w_btnL_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_duration_cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.261%)  route 0.133ns (41.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  w_btnL_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  w_btnL_d1_reg/Q
                         net (fo=57, routed)          0.133     1.747    u_btnL_debounce/w_btnL_d1
    SLICE_X5Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.792 r  u_btnL_debounce/r_l_duration_cnt[28]_i_2/O
                         net (fo=1, routed)           0.000     1.792    u_btnL_debounce_n_33
    SLICE_X5Y37          FDCE                                         r  r_l_duration_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X5Y37          FDCE                                         r  r_l_duration_cnt_reg[28]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.091     1.577    r_l_duration_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_btnL_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnL_debounce/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     1.473    u_btnL_debounce/CLK
    SLICE_X2Y33          FDCE                                         r  u_btnL_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_btnL_debounce/btn_state_reg/Q
                         net (fo=80, routed)          0.141     1.778    u_btnL_debounce/w_btnL
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  u_btnL_debounce/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.823    u_btnL_debounce/p_0_in[12]
    SLICE_X3Y33          FDCE                                         r  u_btnL_debounce/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.859     1.986    u_btnL_debounce/CLK
    SLICE_X3Y33          FDCE                                         r  u_btnL_debounce/count_reg[12]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.091     1.577    u_btnL_debounce/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 u_btnL_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnL_debounce/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.592%)  route 0.142ns (40.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     1.473    u_btnL_debounce/CLK
    SLICE_X2Y33          FDCE                                         r  u_btnL_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_btnL_debounce/btn_state_reg/Q
                         net (fo=80, routed)          0.142     1.779    u_btnL_debounce/w_btnL
    SLICE_X3Y33          LUT5 (Prop_lut5_I2_O)        0.045     1.824 r  u_btnL_debounce/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.824    u_btnL_debounce/p_0_in[9]
    SLICE_X3Y33          FDCE                                         r  u_btnL_debounce/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.859     1.986    u_btnL_debounce/CLK
    SLICE_X3Y33          FDCE                                         r  u_btnL_debounce/count_reg[9]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     1.578    u_btnL_debounce/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 r_r_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_r_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.928%)  route 0.179ns (49.072%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.593     1.476    clk_IBUF_BUFG
    SLICE_X4Y45          FDCE                                         r  r_r_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r_r_state_reg[0]/Q
                         net (fo=43, routed)          0.179     1.796    u_btnR_debounce/r_r_buzzer_out_reg
    SLICE_X5Y44          LUT5 (Prop_lut5_I1_O)        0.045     1.841 r  u_btnR_debounce/r_r_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    u_btnR_debounce_n_64
    SLICE_X5Y44          FDCE                                         r  r_r_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X5Y44          FDCE                                         r  r_r_state_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X5Y44          FDCE (Hold_fdce_C_D)         0.092     1.584    r_r_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_btnR_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnR_debounce/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.856%)  route 0.229ns (55.144%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    u_btnR_debounce/CLK
    SLICE_X11Y41         FDCE                                         r  u_btnR_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btnR_debounce/btn_state_reg/Q
                         net (fo=83, routed)          0.229     1.818    u_btnR_debounce/w_btnR
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.863 r  u_btnR_debounce/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    u_btnR_debounce/count[10]_i_1__0_n_0
    SLICE_X12Y41         FDCE                                         r  u_btnR_debounce/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.835     1.962    u_btnR_debounce/CLK
    SLICE_X12Y41         FDCE                                         r  u_btnR_debounce/count_reg[10]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X12Y41         FDCE (Hold_fdce_C_D)         0.120     1.604    u_btnR_debounce/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 w_btnL_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_freq_limit_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.189ns (43.877%)  route 0.242ns (56.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  w_btnL_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 f  w_btnL_d1_reg/Q
                         net (fo=57, routed)          0.242     1.856    u_btnL_debounce/w_btnL_d1
    SLICE_X2Y38          LUT4 (Prop_lut4_I2_O)        0.048     1.904 r  u_btnL_debounce/r_l_freq_limit[14]_i_1/O
                         net (fo=1, routed)           0.000     1.904    u_btnL_debounce_n_6
    SLICE_X2Y38          FDCE                                         r  r_l_freq_limit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.864     1.991    clk_IBUF_BUFG
    SLICE_X2Y38          FDCE                                         r  r_l_freq_limit_reg[14]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y38          FDCE (Hold_fdce_C_D)         0.131     1.644    r_l_freq_limit_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 w_btnL_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_l_duration_cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.946%)  route 0.210ns (53.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.590     1.473    clk_IBUF_BUFG
    SLICE_X4Y37          FDRE                                         r  w_btnL_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  w_btnL_d1_reg/Q
                         net (fo=57, routed)          0.210     1.824    u_btnL_debounce/w_btnL_d1
    SLICE_X6Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.869 r  u_btnL_debounce/r_l_duration_cnt[27]_i_1/O
                         net (fo=1, routed)           0.000     1.869    u_btnL_debounce_n_34
    SLICE_X6Y37          FDCE                                         r  r_l_duration_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.860     1.987    clk_IBUF_BUFG
    SLICE_X6Y37          FDCE                                         r  r_l_duration_cnt_reg[27]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y37          FDCE (Hold_fdce_C_D)         0.121     1.609    r_l_duration_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 u_btnR_debounce/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btnR_debounce/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.428%)  route 0.233ns (55.572%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.565     1.448    u_btnR_debounce/CLK
    SLICE_X11Y41         FDCE                                         r  u_btnR_debounce/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btnR_debounce/btn_state_reg/Q
                         net (fo=83, routed)          0.233     1.822    u_btnR_debounce/w_btnR
    SLICE_X12Y41         LUT5 (Prop_lut5_I2_O)        0.045     1.867 r  u_btnR_debounce/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.867    u_btnR_debounce/count[9]_i_1__0_n_0
    SLICE_X12Y41         FDCE                                         r  u_btnR_debounce/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.835     1.962    u_btnR_debounce/CLK
    SLICE_X12Y41         FDCE                                         r  u_btnR_debounce/count_reg[9]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X12Y41         FDCE (Hold_fdce_C_D)         0.121     1.605    u_btnR_debounce/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y38    r_l_buzzer_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y32    r_l_duration_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    r_l_duration_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y33    r_l_duration_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    r_l_duration_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    r_l_duration_cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34    r_l_duration_cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y34    r_l_duration_cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y34    r_l_duration_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    r_l_buzzer_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    r_l_buzzer_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    r_l_duration_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    r_l_duration_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    r_l_duration_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    r_l_duration_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    r_l_buzzer_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y38    r_l_buzzer_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    r_l_duration_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y32    r_l_duration_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y33    r_l_duration_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    r_l_duration_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y34    r_l_duration_cnt_reg[12]/C



