# Via i Otwory w PCB

## ğŸ¯ Wprowadzenie

Via to pionowe poÅ‚Ä…czenia elektryczne miÄ™dzy warstwami PCB, umoÅ¼liwiajÄ…ce prowadzenie sygnaÅ‚Ã³w i zasilania przez strukturÄ™ wielowarstwowÄ… pÅ‚ytki. PrawidÅ‚owe projektowanie via jest kluczowe dla funkcjonalnoÅ›ci, niezawodnoÅ›ci i moÅ¼liwoÅ›ci produkcyjnych PCB.

## ğŸ”§ Rodzaje via

### Through-hole vias (najczÄ™stsze)
```
â”Œâ”€ Layer 1 (Top)
â”œâ”€ Layer 2
â”œâ”€ Layer 3  
â””â”€ Layer 4 (Bottom)
   â†‘
WiertÅ‚o przez wszystkie warstwy
```

**Charakterystyka:**
- **PoÅ‚Ä…czenie**: wszystkie warstwy PCB
- **Manufacturing**: standardowe wiercenie
- **Koszt**: najniÅ¼szy
- **Reliability**: najwyÅ¼sza
- **Rozmiar**: 0.15mm - 6mm drill

### Blind vias
```
â”Œâ”€ Layer 1 (Top) â†â”€â”€ Via start
â”œâ”€ Layer 2      â†â”€â”€ Via end
â”œâ”€ Layer 3
â””â”€ Layer 4 (Bottom)
```

**Charakterystyka:**
- **PoÅ‚Ä…czenie**: zewnÄ™trzna do wewnÄ™trznej warstwy
- **Manufacturing**: controlled depth drilling
- **Koszt**: wyÅ¼szy niÅ¼ through-hole
- **Zastosowanie**: high-density applications

### Buried vias
```
â”Œâ”€ Layer 1 (Top)
â”œâ”€ Layer 2      â†â”€â”€ Via start
â”œâ”€ Layer 3      â†â”€â”€ Via end
â””â”€ Layer 4 (Bottom)
```

**Charakterystyka:**
- **PoÅ‚Ä…czenie**: tylko warstwy wewnÄ™trzne
- **Manufacturing**: sequential lamination
- **Koszt**: najwyÅ¼szy
- **Zastosowanie**: ultra-high density

### Microvias (HDI technology)
```
Charakterystyka:
- Rozmiar: <0.15mm drill diameter
- Aspect ratio: typically 1:1
- Formation: laser drilling
- Applications: BGA, fine-pitch components
```

## ğŸ“ Projektowanie via

### Podstawowe parametry

#### Rozmiary standardowe
```
Drill Size [mm] | Finished Hole [mm] | Pad Size [mm] | Current [A]
0.15           | 0.15              | 0.25          | 0.3
0.20           | 0.20              | 0.35          | 0.7
0.25           | 0.25              | 0.45          | 1.0
0.30           | 0.30              | 0.50          | 1.4
0.40           | 0.40              | 0.65          | 2.0
0.50           | 0.50              | 0.75          | 2.7
```

#### Annular ring
```
Annular Ring = (Pad Diameter - Hole Diameter) / 2

Minimum values:
- Class 1: 0.05mm (2 mil)
- Class 2: 0.05mm (2 mil)  
- Class 3: 0.08mm (3 mil)
- HDI: 0.025mm (1 mil)
```

### Design rules

#### Aspect ratio
```
Aspect Ratio = Board Thickness / Hole Diameter

Recommendations:
- Standard PCB: <8:1
- High reliability: <6:1
- HDI: <1:1 (microvias)
- Thick PCB: special considerations
```

#### Via placement
- **Minimum spacing**: via edge to via edge â‰¥ 0.1mm
- **Via to track**: â‰¥ 0.1mm clearance
- **Via to pad**: avoid via in pad dla THT
- **Via to board edge**: â‰¥ 0.2mm minimum

## âš¡ Electrical characteristics

### Resistance
```
R_via = Ï Ã— L / A

gdzie:
Ï = resistivity miedzi (1.72 Ã— 10â»â¸ Î©m @ 20Â°C)
L = length (board thickness)
A = cross-sectional area

Example dla 0.2mm via, 1.6mm thick board:
R = 1.72Ã—10â»â¸ Ã— 1.6Ã—10â»Â³ / (Ï€Ã—(0.1Ã—10â»Â³)Â²) 
R â‰ˆ 0.88 mÎ©
```

### Inductance
```
L_via â‰ˆ 5.08 Ã— h Ã— [ln(4Ã—h/d) + 1] nH

gdzie:
h = via length (board thickness)
d = via diameter

Example dla 0.2mm via, 1.6mm board:
L â‰ˆ 5.08 Ã— 1.6 Ã— [ln(4Ã—1.6/0.2) + 1]
L â‰ˆ 1.2 nH
```

### Capacitance
```
C_via â‰ˆ 1.41 Ã— Îµáµ£ Ã— Dâ‚ / ln(Dâ‚‚/Dâ‚) pF

gdzie:
Îµáµ£ = dielectric constant
Dâ‚ = via diameter  
Dâ‚‚ = clearance hole diameter in plane

Typical value: 0.5-2 pF per via
```

## ğŸŒ¡ï¸ Thermal management

### Thermal vias

#### Heat conduction
```
Thermal resistance:
R_th = L / (k Ã— A)

gdzie:
k = copper thermal conductivity (400 W/mK)
L = via length
A = cross-sectional area

Multiple vias in parallel:
R_total = R_single / N (gdzie N = number of vias)
```

#### Thermal via design
```
Applications:
- Under power components (QFN, BGA)
- LED thermal management
- Power regulators heat spreading
- Ground plane thermal connection

Design guidelines:
- Via size: 0.2-0.3mm typically
- Spacing: 0.5-1.0mm on center
- Pattern: grid or honeycomb
- Plating: filled or tented
```

### Via filling

#### Filled vias
- **Conductive fill**: copper or silver
- **Non-conductive fill**: epoxy resin
- **Advantages**: flat surface, no voids
- **Applications**: via-in-pad, thermal management

#### Plugged vias
- **Process**: resin plug + plating over
- **Advantages**: flat surface, solderable
- **Cost**: moderate increase
- **Applications**: HDI, BGA applications

## ğŸ”Œ Via stitching

### Power/ground connection

#### Plane stitching
```
Purpose:
- Connect power planes on different layers
- Reduce inductance w power distribution
- Improve EMI performance
- Create uniform potential

Via pattern:
â—‹ â—‹ â—‹ â—‹ â—‹
â—‹ â—‹ â—‹ â—‹ â—‹
â—‹ â—‹ â—‹ â—‹ â—‹

Spacing: 5-15mm typical
Size: 0.2-0.3mm adequate
```

### Ground stitching

#### EMI reduction
- **Ground loops**: minimize loop area
- **Return paths**: provide short return paths
- **Shield effectiveness**: connect shield layers
- **Mode conversion**: reduce common mode

#### Design guidelines
```
Stitching via placement:
- Along signal transitions
- At connector grounds  
- Around switching circuits
- Between analog/digital sections

Frequency considerations:
- Î»/10 rule: via spacing < Î»/10
- At 1GHz: spacing < 30mm
- At 100MHz: spacing < 300mm
```

## ğŸ­ Manufacturing considerations

### Drilling processes

#### Mechanical drilling
```
Process parameters:
- Speed: 20,000-150,000 RPM
- Feed rate: 0.05-0.5mm/rev
- Tool life: 500-5000 holes
- Accuracy: Â±0.025mm

Advantages:
- High throughput dla large holes
- Good hole quality
- Established process

Limitations:
- Tool wear
- Minimum size ~0.1mm
- Aspect ratio limits
```

#### Laser drilling (HDI)
```
COâ‚‚ laser (10.6Î¼m):
- Materials: organic materials
- Hole size: 0.05-0.5mm
- Taper: 15-25Â°
- Speed: very high

UV laser (355nm):
- Materials: all PCB materials
- Hole size: 0.025-0.2mm
- Walls: nearly vertical
- Precision: Â±10Î¼m
```

### Plating quality

#### Copper plating uniformity
```
Factors affecting plating:
- Aspect ratio: higher = more difficult
- Hole density: crowded areas plate slower
- Agitation: fluid dynamics in holes
- Current distribution: uniform current needed

Quality metrics:
- Minimum copper thickness: 20Î¼m
- Thickness variation: Â±20%
- Void-free plating
- Good adhesion to barrel
```

#### Plating defects
- **Voids**: incomplete plating
- **Thin areas**: inadequate thickness
- **Nodules**: rough plating surface
- **Delamination**: poor adhesion

## ğŸ” Via reliability

### Failure mechanisms

#### Thermal cycling
```
Failure modes:
- Barrel cracking: CTE mismatch stress
- Pad lifting: adhesion failure
- Plating fatigue: repeated thermal stress

Prevention:
- Proper aspect ratios
- Quality plating process
- Appropriate materials
- Design margins
```

#### Mechanical stress
- **Flexing**: PCB bending stress
- **Vibration**: dynamic loading
- **Assembly**: insertion forces
- **Handling**: manufacturing stress

### Reliability testing

#### Test methods
```
IPC standards:
- Thermal cycling: -55Â°C to +125Â°C
- Thermal shock: rapid temperature change
- Mechanical shock: drop testing
- Vibration: sinusoidal and random

Acceptance criteria:
- Resistance change: <10%
- No visual defects
- No electrical opens
- Insulation resistance maintained
```

## ğŸ¯ Design best practices

### Via placement strategy

#### Signal via
```
Guidelines:
- Minimize usage: each via adds inductance
- Keep short: reduce parasitics
- Adjacent ground: provide return path
- Same net: multiple vias acceptable

High-speed considerations:
- Return path planning
- Impedance discontinuity
- Via stub resonance
- Differential pair handling
```

#### Power via
```
Guidelines:
- Multiple parallel: reduce inductance
- Distribute evenly: uniform power distribution
- Adequate size: current carrying capacity
- Thermal considerations: heat conduction

Power integrity:
- Low inductance path
- Decoupling capacitor connection
- Power plane stitching
- Ground bounce reduction
```

### Via optimization

#### Layer transition strategy
```
Minimize layer changes:
- Plan routing layers carefully
- Group nets by layer preference
- Use via arrays for buses
- Consider blind/buried vias dla HDI

Via reduction techniques:
- Careful component placement
- Routing order optimization
- Layer assignment planning
- Bus routing strategies
```

## ğŸ“Š Via current capacity

### Current calculations

#### Via current rating
```
Temperature rise equation:
Î”T = 1.09 Ã— (IÂ²Ã—R) / (A^0.8)

gdzie:
Î”T = temperature rise [Â°C]
I = current [A]
R = via resistance [Î©]
A = via surface area [mmÂ²]

Safe current limits:
0.2mm via: ~1A (10Â°C rise)
0.3mm via: ~2A (10Â°C rise)
0.4mm via: ~3A (10Â°C rise)
```

### Multiple via design

#### Parallel connection
```
Current sharing:
I_total = N Ã— I_single (ideally)

Real conditions:
- Manufacturing variations
- Thermal effects
- Uneven current distribution

Design margin:
- Use 80% of calculated capacity
- Consider hottest operating conditions
- Account for manufacturing tolerances
```

## ğŸ”— PowiÄ…zane tematy
- [[pcb_warstwy_pcb|Warstwy PCB]] - struktura wielowarstwowa
- [[pcb_routing_sciezki|Routing ÅšcieÅ¼ek]] - prowadzenie poÅ‚Ä…czeÅ„
- [[pcb_projekt_layoutu|Projekt Layoutu]] - planowanie via
- [[pcb_plane_zasilania|PÅ‚aszczyzny Zasilania]] - power distribution via
- [[pcb_plane_masy|PÅ‚aszczyzny Masy]] - ground stitching
- [[pcb_produkcja_wytwarzanie|Produkcja PCB]] - manufacturing aspects
- [[pcb_thermal_management|ZarzÄ…dzanie Cieplne]] - thermal vias

---

**ğŸ¯ Co dalej?**
Po zrozumieniu projektowania via, przejdÅº do [[pcb_plane_zasilania|PÅ‚aszczyzn Zasilania]] i [[pcb_plane_masy|PÅ‚aszczyzn Masy]] aby nauczyÄ‡ siÄ™ efektywnego rozprowadzania mocy i sygnaÅ‚Ã³w w strukturze wielowarstwowej.