

================================================================
== Vitis HLS Report for 'yuv_scale'
================================================================
* Date:           Tue Nov  2 10:41:58 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
    +---------+---------+----------+-----------+-------+---------+---------+
    |    40009|  2457609|  0.400 ms|  24.576 ms|  40009|  2457609|       no|
    +---------+---------+----------+-----------+-------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-------+---------+---------+
        |                                                                |                                                      |  Latency (cycles) |  Latency (absolute)  |     Interval    | Pipeline|
        |                            Instance                            |                        Module                        |   min   |   max   |    min   |    max    |  min  |   max   |   Type  |
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-------+---------+---------+
        |grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_94  |yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40004|  2457604|  0.400 ms|  24.576 ms|  40004|  2457604|       no|
        +----------------------------------------------------------------+------------------------------------------------------+---------+---------+----------+-----------+-------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     111|    278|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    172|    -|
|Register         |        -|    -|      65|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     176|    452|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |                            Instance                            |                        Module                        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_94  |yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |        0|   0|  111|  278|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                           |                                                      |        0|   0|  111|  278|    0|
    +----------------------------------------------------------------+------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +------------------------------+--------------------------+-----------+
    |           Instance           |          Module          | Expression|
    +------------------------------+--------------------------+-----------+
    |mul_mul_16ns_16ns_32_4_1_U51  |mul_mul_16ns_16ns_32_4_1  |    i0 * i1|
    +------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |U_scale_blk_n           |   9|          2|    1|          2|
    |V_scale_blk_n           |   9|          2|    1|          2|
    |Y_scale_blk_n           |   9|          2|    1|          2|
    |ap_NS_fsm               |  37|          7|    1|          7|
    |ap_done                 |   9|          2|    1|          2|
    |in_channels_ch1_read    |   9|          2|    1|          2|
    |in_channels_ch2_read    |   9|          2|    1|          2|
    |in_channels_ch3_read    |   9|          2|    1|          2|
    |in_height_blk_n         |   9|          2|    1|          2|
    |in_width_blk_n          |   9|          2|    1|          2|
    |out_channels_ch1_write  |   9|          2|    1|          2|
    |out_channels_ch2_write  |   9|          2|    1|          2|
    |out_channels_ch3_write  |   9|          2|    1|          2|
    |out_height_blk_n        |   9|          2|    1|          2|
    |out_width_blk_n         |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 172|         37|   16|         37|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |U_scale_1_reg_133                                                            |   8|   0|    8|          0|
    |V_scale_1_reg_128                                                            |   8|   0|    8|          0|
    |Y_scale_1_reg_138                                                            |   8|   0|    8|          0|
    |ap_CS_fsm                                                                    |   6|   0|    6|          0|
    |ap_done_reg                                                                  |   1|   0|    1|          0|
    |bound_reg_153                                                                |  32|   0|   32|          0|
    |grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_94_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                               |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        |  65|   0|   65|          0|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         yuv_scale|  return value|
|in_channels_ch1_dout     |   in|    8|     ap_fifo|   in_channels_ch1|       pointer|
|in_channels_ch1_empty_n  |   in|    1|     ap_fifo|   in_channels_ch1|       pointer|
|in_channels_ch1_read     |  out|    1|     ap_fifo|   in_channels_ch1|       pointer|
|in_channels_ch2_dout     |   in|    8|     ap_fifo|   in_channels_ch2|       pointer|
|in_channels_ch2_empty_n  |   in|    1|     ap_fifo|   in_channels_ch2|       pointer|
|in_channels_ch2_read     |  out|    1|     ap_fifo|   in_channels_ch2|       pointer|
|in_channels_ch3_dout     |   in|    8|     ap_fifo|   in_channels_ch3|       pointer|
|in_channels_ch3_empty_n  |   in|    1|     ap_fifo|   in_channels_ch3|       pointer|
|in_channels_ch3_read     |  out|    1|     ap_fifo|   in_channels_ch3|       pointer|
|in_width_dout            |   in|   16|     ap_fifo|          in_width|       pointer|
|in_width_empty_n         |   in|    1|     ap_fifo|          in_width|       pointer|
|in_width_read            |  out|    1|     ap_fifo|          in_width|       pointer|
|in_height_dout           |   in|   16|     ap_fifo|         in_height|       pointer|
|in_height_empty_n        |   in|    1|     ap_fifo|         in_height|       pointer|
|in_height_read           |  out|    1|     ap_fifo|         in_height|       pointer|
|out_channels_ch1_din     |  out|    8|     ap_fifo|  out_channels_ch1|       pointer|
|out_channels_ch1_full_n  |   in|    1|     ap_fifo|  out_channels_ch1|       pointer|
|out_channels_ch1_write   |  out|    1|     ap_fifo|  out_channels_ch1|       pointer|
|out_channels_ch2_din     |  out|    8|     ap_fifo|  out_channels_ch2|       pointer|
|out_channels_ch2_full_n  |   in|    1|     ap_fifo|  out_channels_ch2|       pointer|
|out_channels_ch2_write   |  out|    1|     ap_fifo|  out_channels_ch2|       pointer|
|out_channels_ch3_din     |  out|    8|     ap_fifo|  out_channels_ch3|       pointer|
|out_channels_ch3_full_n  |   in|    1|     ap_fifo|  out_channels_ch3|       pointer|
|out_channels_ch3_write   |  out|    1|     ap_fifo|  out_channels_ch3|       pointer|
|out_width_din            |  out|   16|     ap_fifo|         out_width|       pointer|
|out_width_full_n         |   in|    1|     ap_fifo|         out_width|       pointer|
|out_width_write          |  out|    1|     ap_fifo|         out_width|       pointer|
|out_height_din           |  out|   16|     ap_fifo|        out_height|       pointer|
|out_height_full_n        |   in|    1|     ap_fifo|        out_height|       pointer|
|out_height_write         |  out|    1|     ap_fifo|        out_height|       pointer|
|Y_scale_dout             |   in|    8|     ap_fifo|           Y_scale|       pointer|
|Y_scale_empty_n          |   in|    1|     ap_fifo|           Y_scale|       pointer|
|Y_scale_read             |  out|    1|     ap_fifo|           Y_scale|       pointer|
|U_scale_dout             |   in|    8|     ap_fifo|           U_scale|       pointer|
|U_scale_empty_n          |   in|    1|     ap_fifo|           U_scale|       pointer|
|U_scale_read             |  out|    1|     ap_fifo|           U_scale|       pointer|
|V_scale_dout             |   in|    8|     ap_fifo|           V_scale|       pointer|
|V_scale_empty_n          |   in|    1|     ap_fifo|           V_scale|       pointer|
|V_scale_read             |  out|    1|     ap_fifo|           V_scale|       pointer|
+-------------------------+-----+-----+------------+------------------+--------------+

