

================================================================
== Vitis HLS Report for 'led_control'
================================================================
* Date:           Thu Nov 16 16:09:50 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        led_control
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.041 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  50000002|  50000002|  0.500 sec|  0.500 sec|  50000003|  50000003|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                  |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name    |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_8_1  |  50000000|  50000000|         1|          1|          1|  50000000|       yes|
        +------------------+----------+----------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [source/led_control.cpp:3]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln3 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0" [source/led_control.cpp:3]   --->   Operation 6 'specinterface' 'specinterface_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %led"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %led, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.29ns)   --->   "%store_ln8 = store i26 0, i26 %i" [source/led_control.cpp:8]   --->   Operation 9 'store' 'store_ln8' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 10 [1/1] (1.29ns)   --->   "%br_ln8 = br void %for.body" [source/led_control.cpp:8]   --->   Operation 10 'br' 'br_ln8' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = phi i1 0, void %entry, i1 %select_ln10, void %for.body.split" [source/led_control.cpp:10]   --->   Operation 11 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i26 %i" [source/led_control.cpp:8]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.74ns)   --->   "%icmp_ln8 = icmp_eq  i26 %i_1, i26 50000000" [source/led_control.cpp:8]   --->   Operation 14 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.74ns)   --->   "%i_2 = add i26 %i_1, i26 1" [source/led_control.cpp:8]   --->   Operation 15 'add' 'i_2' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.body.split, void %for.end" [source/led_control.cpp:8]   --->   Operation 16 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln8 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50000000, i64 50000000, i64 50000000" [source/led_control.cpp:8]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [source/led_control.cpp:8]   --->   Operation 18 'specloopname' 'specloopname_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.74ns)   --->   "%icmp_ln10 = icmp_eq  i26 %i_1, i26 25000000" [source/led_control.cpp:10]   --->   Operation 19 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 1.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%xor_ln11 = xor i1 %empty, i1 1" [source/led_control.cpp:11]   --->   Operation 20 'xor' 'xor_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %icmp_ln10, i1 %xor_ln11, i1 %empty" [source/led_control.cpp:10]   --->   Operation 21 'select' 'select_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%store_ln8 = store i26 %i_2, i26 %i" [source/led_control.cpp:8]   --->   Operation 22 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.29>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body" [source/led_control.cpp:8]   --->   Operation 23 'br' 'br_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.ap_none.i1P0A, i1 %led, i1 %empty" [source/led_control.cpp:11]   --->   Operation 24 'write' 'write_ln11' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [source/led_control.cpp:13]   --->   Operation 25 'ret' 'ret_ln13' <Predicate = (icmp_ln8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.041ns
The critical path consists of the following:
	'alloca' operation ('i') [2]  (0.000 ns)
	'load' operation ('i', source/led_control.cpp:8) on local variable 'i' [11]  (0.000 ns)
	'add' operation ('i', source/led_control.cpp:8) [14]  (1.743 ns)
	'store' operation ('store_ln8', source/led_control.cpp:8) of variable 'i', source/led_control.cpp:8 on local variable 'i' [22]  (1.298 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
