2018-06-26 10:42:10,980 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is well-formed
2018-06-26 10:42:10,992 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A26.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:11,001 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is well-formed
2018-06-26 10:42:11,008 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\input\ASWC_A26\arxml\ASWC_A27.aswc.arxml is valid with the provided xsd schema
2018-06-26 10:42:11,009 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:11,009 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:11,010 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:11,011 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:11,011 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is well-formed
2018-06-26 10:42:11,011 WARNING The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleEventsConstraints.xml is NOT valid with the provided xsd schema
2018-06-26 10:42:11,012 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is well-formed
2018-06-26 10:42:11,012 INFO The file: ./tests\TRS.RTECONFIG.GEN.003.4\rte_config\ExempleSwcAllocation.xml is valid with the provided xsd schema
