{
  "id": "01-03-compuertas-logicas",
  "topic": "Compuertas Lógicas",
  "type": "learning_module",
  "status": "published",
  "last_updated": "2026-01-03",
  "human_purpose": "Conocer las compuertas lógicas fundamentales y su implementación en circuitos.",
  "resource_map": {
    "entry_point": "DD-03-Intro.md",
    "directives": "DD-03-directives.md",
    "main_theory": "theory/DD-03-Teoria-CompuertasLogicas.md",
    "cheat_sheet": "DD-03-Resumen-Formulas.md",
    "methods": [
      "methods/DD-03-Metodos-Analisis.md"
    ],
    "problems": "problems/DD-03-Problemas.md",
    "answers": "solutions/DD-03-Respuestas.md",
    "solutions": [
      "solutions/prob-01/"
    ],
    "applications": [
      "applications/APP-DD-03-cerradura-digital.md"
    ]
  },
  "ai_contract": {
    "strict_mode": true,
    "directives_file": "DD-03-directives.md"
  },
  "prerequisites": [
    "01-02-algebra-booleana"
  ],
  "learning_objectives": [
    "Identificar y utilizar las compuertas lógicas básicas",
    "Construir tablas de verdad para circuitos combinacionales",
    "Implementar funciones booleanas con compuertas NAND y NOR",
    "Comprender las familias lógicas TTL y CMOS",
    "Analizar características eléctricas de compuertas"
  ],
  "estimated_time": "4-5 horas",
  "difficulty": "básico",
  "subtopics": [
    "Compuerta NOT (inversor)",
    "Compuerta AND",
    "Compuerta OR",
    "Compuerta NAND (AND-NOT)",
    "Compuerta NOR (OR-NOT)",
    "Compuerta XOR (OR exclusivo)",
    "Compuerta XNOR",
    "Familia lógica TTL",
    "Familia lógica CMOS",
    "Características eléctricas y márgenes de ruido"
  ],
  "tags": [
    "compuertas",
    "and",
    "or",
    "nand",
    "nor",
    "xor"
  ],
  "contains_code_examples": false,
  "title": "Compuertas Lógicas",
  "slug": "compuertas-logicas",
  "area": "dd",
  "topics": [
    "compuertas",
    "and",
    "or",
    "nand",
    "nor",
    "xor"
  ],
  "required_files": [
    "manifest.json",
    "DD-03-Intro.md",
    "DD-03-Resumen-Formulas.md"
  ],
  "references": [
    {
      "id": "DD-REF-01",
      "chapters": ["Cap. 2-3: Boolean Algebra, Gate-Level Minimization"],
      "pages": "46-140"
    },
    {
      "id": "DD-REF-02",
      "chapters": ["Cap. 3: Logic Gates"],
      "pages": "81-130"
    },
    {
      "id": "DD-REF-03",
      "chapters": ["Cap. 3: Logic Gates"],
      "pages": "91-140"
    }
  ],
  "validation_status": {
    "status": "validated",
    "validated_by": "Claude AI",
    "validation_date": "2026-01-03",
    "notes": "Estructura completa, contenido verificado contra template"
  },
  "updated_at": "2026-01-03"
}
