library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ALU_testbench	is
end entity;

architecture str or ALU_testbench is
	entity ALU is
		port(a,b: in std_logic_vector(15 downto 0);
			  s0,s1,s2: in std_logic;
			  c: out std_logic_vector(15 downto 0);
			  Cout,Z: out std_logic);
	end ALU;