<module name="MCSPI4_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG_HL_REV" acronym="CFG_HL_REV" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R)
Used by software to track features, bugs, and compatibility">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Used to distinguish between old scheme and current" range="31 - 30" rwaccess="R"/> 
		<bitfield id="RSVD" width="2" begin="29" end="28" resetval="0x0" description="Reserved These bits are initialized to zero, and writes to them are ignored" range="29 - 28" rwaccess="R"/> 
		<bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x48" description="Function indicates a software compatible module family If there is no level of software compatibility a new Func number [and hence REVISION] should be assigned" range="27 - 16" rwaccess="R"/> 
		<bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x3" description="RTL Version [R], maintained by IP design owner RTL follows a numbering such as XYRZ which are explained in this table R changes ONLY when: [1] PDS uploads occur which may have been due to spec changes [2] Bug fixes occur [3] Resets to '0' when X or Y changes Design team has an internal 'Z' [customer invisible] number which increments on every drop that happens due to DV and RTL updates Z resets to 0 when R increments" range="15 - 11" rwaccess="R"/> 
		<bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="Major Revision [X], maintained by IP specification owner X changes ONLY when: [1] There is a major feature addition An example would be adding Master Mode to Utopia Level2 The Func field [or Class/Type in old PID format] will remain the same X does NOT change due to: [1] Bug fixes [2] Change in feature parameters" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Indicates a special version for a particular device Consequence of use may avoid use of standard Chip Support Library [CSL] / Drivers" range="7 - 6" rwaccess="R"/> 
		<bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x11" description="Minor Revision [Y], maintained by IP specification owner Y changes ONLY when: [1] Features are scaled [up or down] Flexibility exists in that this feature scalability may either be represented in the Y change or a specific register in the IP that indicates which features are exactly available [2] When feature creeps from Is-Not list to Is list But this may not be the case once it sees silicon; in which case X will change Y does NOT change due to: [1] Bug fixes [2] Typos or clarifications [3] major functional/feature change/addition/deletion Instead these changes may be reflected via R, S, X as applicable Spec owner maintains a customer-invisible number 'S' which changes due to: [1] Typos/clarifications [2] Bug documentation Note that this bug is not due to a spec change but due to implementation Nevertheless, the spec tracks the IP bugs An RTL release [say for silicon PG11] that occurs due to bug fix should document the corresponding spec number [XYS] in its release notes" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_HL_HWINFO" acronym="CFG_HL_HWINFO" offset="0x4" width="32" description="Information about the IP module's hardware configuration, i.e. typically the module's HDL generics (if any).
Actual field format and encoding is up to the module's designer to decide.">
		<bitfield id="RSVD" width="25" begin="31" end="7" resetval="0x0" description="Reserved These bits are initialized to zero, and writes to them are ignored" range="31 - 7" rwaccess="R"/> 
		<bitfield id="RETMODE" width="1" begin="6" end="6" resetval="0x0" description="This bit field indicates whether the retention mode is supported using the pin PIRFFRET" range="6" rwaccess="R"/> 
		<bitfield id="FFNBYTE" width="5" begin="5" end="1" resetval="0x4" description="FIFO number of byte generic parameter This register defines the value of FFNBYTE generic parameter, only MSB bits from 8 down to 4 are taken into account" range="5 - 1" rwaccess="R"/> 
		<bitfield id="USEFIFO" width="1" begin="0" end="0" resetval="0x1" description="Use of a FIFO enable: This bit field indicates if a FIFO is integrated within controller design with its management" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_HL_SYSCONFIG" acronym="CFG_HL_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
		<bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode By definition, target can handle read/write transaction as long as it is out of IDLE state" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="FREEEMU" width="1" begin="1" end="1" resetval="0x0" description="Sensitivity to emulation [debug] suspend input signal" range="1" rwaccess="R/W"/> 
		<bitfield id="SOFTRESET" width="1" begin="0" end="0" resetval="0x0" description="Software reset [Optional]" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_REVISION" acronym="CFG_REVISION" offset="0x100" width="32" description="This register contains the hard coded RTL revision number. ">
		<bitfield id="RESERVED_13" width="24" begin="31" end="8" resetval="0x0" description="Reads returns 0" range="31 - 8" rwaccess="R"/> 
		<bitfield id="REV" width="8" begin="7" end="0" resetval="0x43" description="IP revision [7:4] Major revision [3:0] Minor revision Examples: 0x10 for 10, 0x21 for 21" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_SYSCONFIG" acronym="CFG_SYSCONFIG" offset="0x110" width="32" description="This register allows controlling various parameters of the OCP interface. ">
		<bitfield id="RESERVED_14" width="22" begin="31" end="10" resetval="0x0" description="Reads returns 0" range="31 - 10" rwaccess="R"/> 
		<bitfield id="CLOCKACTIVITY" width="2" begin="9" end="8" resetval="0x0" description="Clocks activity during wake up mode period" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED_15" width="3" begin="7" end="5" resetval="0x0" description="Reads returns 0" range="7 - 5" rwaccess="R"/> 
		<bitfield id="SIDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Power management" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="ENAWAKEUP" width="1" begin="2" end="2" resetval="0x1" description="WakeUp feature control" range="2" rwaccess="R/W"/> 
		<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset During reads it always returns 0" range="1" rwaccess="R/W"/> 
		<bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="0x1" description="Internal OCP Clock gating strategy" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SYSSTATUS" acronym="CFG_SYSSTATUS" offset="0x114" width="32" description="This register provides status information about the module excluding the interrupt status information ">
		<bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved for module specific status information Read returns 0" range="31 - 1" rwaccess="N/A"/> 
		<bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Internal Reset Monitoring" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_IRQSTATUS" acronym="CFG_IRQSTATUS" offset="0x118" width="32" description="The interrupt status regroups all the status of the module internal events that can generate an interrupt ">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads returns 0" range="31 - 18" rwaccess="N/A"/> 
		<bitfield id="EOW" width="1" begin="17" end="17" resetval="0x0" description="End of word count event when a channel is enabled using the FIFO buffer and the channel had sent the number of SPI word defined by MCSPI_XFERLEVEL[WCNT] " range="17" rwaccess="R/W1TS"/> 
		<bitfield id="WKS" width="1" begin="16" end="16" resetval="0x0" description="Wake Up event in slave mode when an active control signal is detected on the SPIEN line programmed in the field MCSPI_CH0CONF[SPIENSLV] " range="16" rwaccess="R/W1TS"/> 
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reads returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="RX3_FULL" width="1" begin="14" end="14" resetval="0x0" description="Receiver register is full or almost full Only when Channel 3 is enabled " range="14" rwaccess="R/W1TS"/> 
		<bitfield id="TX3_UNDERFLOW" width="1" begin="13" end="13" resetval="0x0" description="Transmitter register underflow Only when Channel 3 is enabled The transmitter register is empty [not updated by Host or DMA with new data] before its time slot assignment Exception: No TX_underflow event when no data has been loaded into the transmitter register since channel has been enabled " range="13" rwaccess="R/W1TS"/> 
		<bitfield id="TX3_EMPTY" width="1" begin="12" end="12" resetval="0x0" description="Transmitter register is empty or almost empty Note: Enabling the channel automatically rises this event " range="12" rwaccess="R/W1TS"/> 
		<bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reads returns 0" range="11" rwaccess="N/A"/> 
		<bitfield id="RX2_FULL" width="1" begin="10" end="10" resetval="0x0" description="Receiver register full or almost full Channel 2 " range="10" rwaccess="R/W1TS"/> 
		<bitfield id="TX2_UNDERFLOW" width="1" begin="9" end="9" resetval="0x0" description="Transmitter register underflow Channel 2 " range="9" rwaccess="R/W1TS"/> 
		<bitfield id="TX2_EMPTY" width="1" begin="8" end="8" resetval="0x0" description="Transmitter register empty or almost empty Channel 2 " range="8" rwaccess="R/W1TS"/> 
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reads returns 0" range="7" rwaccess="N/A"/> 
		<bitfield id="RX1_FULL" width="1" begin="6" end="6" resetval="0x0" description="Receiver register full or almost full Channel 1 " range="6" rwaccess="R/W1TS"/> 
		<bitfield id="TX1_UNDERFLOW" width="1" begin="5" end="5" resetval="0x0" description="Transmitter register underflow Channel 1 " range="5" rwaccess="R/W1TS"/> 
		<bitfield id="TX1_EMPTY" width="1" begin="4" end="4" resetval="0x0" description="Transmitter register empty or almost empty Channel 1 " range="4" rwaccess="R/W1TS"/> 
		<bitfield id="RX0_OVERFLOW" width="1" begin="3" end="3" resetval="0x0" description="Receiver register overflow [slave mode only] Channel 0 " range="3" rwaccess="R/W1TS"/> 
		<bitfield id="RX0_FULL" width="1" begin="2" end="2" resetval="0x0" description="Receiver register full or almost full Channel 0 " range="2" rwaccess="R/W1TS"/> 
		<bitfield id="TX0_UNDERFLOW" width="1" begin="1" end="1" resetval="0x0" description="Transmitter register underflow Channel 0 " range="1" rwaccess="R/W1TS"/> 
		<bitfield id="TX0_EMPTY" width="1" begin="0" end="0" resetval="0x0" description="Transmitter register empty or almost empty Channel 0 " range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG_IRQENABLE" acronym="CFG_IRQENABLE" offset="0x11C" width="32" description="This register allows to enable/disable the module internal sources of interrupt, on an event-by-event basis. ">
		<bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reads return 0" range="31 - 18" rwaccess="N/A"/> 
		<bitfield id="EOW_ENABLE" width="1" begin="17" end="17" resetval="0x0" description="End of Word count Interrupt Enable" range="17" rwaccess="R/W"/> 
		<bitfield id="WKE" width="1" begin="16" end="16" resetval="0x0" description="Wake Up event interrupt Enable in slave mode when an active control signal is detected on the SPIEN line programmed in the field MCSPI_CH0CONF[SPIENSLV]" range="16" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="Reads returns 0" range="15" rwaccess="N/A"/> 
		<bitfield id="RX3_FULL_ENABLE" width="1" begin="14" end="14" resetval="0x0" description="Receiver register Full Interrupt Enable Ch 3" range="14" rwaccess="R/W"/> 
		<bitfield id="TX3_UNDERFLOW_ENABLE" width="1" begin="13" end="13" resetval="0x0" description="Transmitter register Underflow Interrupt Enable Ch 3" range="13" rwaccess="R/W"/> 
		<bitfield id="TX3_EMPTY_ENABLE" width="1" begin="12" end="12" resetval="0x0" description="Transmitter register Empty Interrupt Enable Ch3" range="12" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reads return 0" range="11" rwaccess="N/A"/> 
		<bitfield id="RX2_FULL_ENABLE" width="1" begin="10" end="10" resetval="0x0" description="Receiver register Full Interrupt Enable Ch 2" range="10" rwaccess="R/W"/> 
		<bitfield id="TX2_UNDERFLOW_ENABLE" width="1" begin="9" end="9" resetval="0x0" description="Transmitter register Underflow Interrupt Enable Ch 2" range="9" rwaccess="R/W"/> 
		<bitfield id="TX2_EMPTY_ENABLE" width="1" begin="8" end="8" resetval="0x0" description="Transmitter register Empty Interrupt Enable Ch 2" range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reads return 0" range="7" rwaccess="N/A"/> 
		<bitfield id="RX1_FULL_ENABLE" width="1" begin="6" end="6" resetval="0x0" description="Receiver register Full Interrupt Enable Ch 1" range="6" rwaccess="R/W"/> 
		<bitfield id="TX1_UNDERFLOW_ENABLE" width="1" begin="5" end="5" resetval="0x0" description="Transmitter register Underflow Interrupt Enable Ch 1" range="5" rwaccess="R/W"/> 
		<bitfield id="TX1_EMPTY_ENABLE" width="1" begin="4" end="4" resetval="0x0" description="Transmitter register Empty Interrupt Enable Ch 1" range="4" rwaccess="R/W"/> 
		<bitfield id="RX0_OVERFLOW_ENABLE" width="1" begin="3" end="3" resetval="0x0" description="Receiver register Overflow Interrupt Enable Ch 0" range="3" rwaccess="R/W"/> 
		<bitfield id="RX0_FULL_ENABLE" width="1" begin="2" end="2" resetval="0x0" description="Receiver register Full Interrupt Enable Ch 0" range="2" rwaccess="R/W"/> 
		<bitfield id="TX0_UNDERFLOW_ENABLE" width="1" begin="1" end="1" resetval="0x0" description="Transmitter register Underflow Interrupt Enable Ch 0" range="1" rwaccess="R/W"/> 
		<bitfield id="TX0_EMPTY_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Transmitter register Empty Interrupt Enable Ch 0" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_WAKEUPENABLE" acronym="CFG_WAKEUPENABLE" offset="0x120" width="32" description="The wakeup enable register allows to enable/disable the module internal sources of wakeup on event-by-event basis. ">
		<bitfield id="RESERVED_18" width="31" begin="31" end="1" resetval="0x0" description="Reads returns 0" range="31 - 1" rwaccess="R"/> 
		<bitfield id="WKEN" width="1" begin="0" end="0" resetval="0x0" description="WakeUp functionality in slave mode when an active control signal is detected on the SPIEN line programmed in the field MCSPI_CH0CONF[SPIENSLV]" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SYST" acronym="CFG_SYST" offset="0x124" width="32" description="This register is used to check the correctness of the system interconnect either internally to peripheral bus, or externally to device IO pads, when the module is configured in system test (SYSTEST) mode. ">
		<bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads returns 0" range="31 - 12" rwaccess="N/A"/> 
		<bitfield id="SSB" width="1" begin="11" end="11" resetval="0x0" description="Set status bit" range="11" rwaccess="R/W"/> 
		<bitfield id="SPIENDIR" width="1" begin="10" end="10" resetval="0x0" description="Set the direction of the SPIEN[3:0] lines and SPICLK line" range="10" rwaccess="R/W"/> 
		<bitfield id="SPIDATDIR1" width="1" begin="9" end="9" resetval="0x0" description="Set the direction of the SPIDAT[1]" range="9" rwaccess="R/W"/> 
		<bitfield id="SPIDATDIR0" width="1" begin="8" end="8" resetval="0x0" description="Set the direction of the SPIDAT[0]" range="8" rwaccess="R/W"/> 
		<bitfield id="WAKD" width="1" begin="7" end="7" resetval="0x0" description="SWAKEUP output [signal data value of internal signal to system] The signal is driven high or low according to the value written into this register bit" range="7" rwaccess="R/W"/> 
		<bitfield id="SPICLK" width="1" begin="6" end="6" resetval="0x0" description="SPICLK line [signal data value] If MCSPI_SYST[SPIENDIR] = 1 [input mode direction], this bit returns the value on the CLKSPI line [high or low], and a write into this bit has no effect If MCSPI_SYST[SPIENDIR] = 0 [output mode direction], the CLKSPI line is driven high or low according to the value written into this register" range="6" rwaccess="R/W"/> 
		<bitfield id="SPIDAT_1" width="1" begin="5" end="5" resetval="0x0" description="SPIDAT[1] line [signal data value] If MCSPI_SYST[SPIDATDIR1] = 0 [output mode direction], the SPIDAT[1] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIDATDIR1] = 1 [input mode direction], this bit returns the value on the SPIDAT[1] line [high or low], and a write into this bit has no effect " range="5" rwaccess="R/W"/> 
		<bitfield id="SPIDAT_0" width="1" begin="4" end="4" resetval="0x0" description="SPIDAT[0] line [signal data value] If MCSPI_SYST[SPIDATDIR0] = 0 [output mode direction], the SPIDAT[0] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIDATDIR0] = 1 [input mode direction], this bit returns the value on the SPIDAT[0] line [high or low], and a write into this bit has no effect " range="4" rwaccess="R/W"/> 
		<bitfield id="SPIEN_3" width="1" begin="3" end="3" resetval="0x0" description="SPIEN[3] line [signal data value] If MCSPI_SYST[SPIENDIR] = 0 [output mode direction], the SPIENT[3] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIENDIR] = 1 [input mode direction], this bit returns the value on the SPIEN[3] line [high or low], and a write into this bit has no effect" range="3" rwaccess="R/W"/> 
		<bitfield id="SPIEN_2" width="1" begin="2" end="2" resetval="0x0" description="SPIEN[2] line [signal data value] If MCSPI_SYST[SPIENDIR] = 0 [output mode direction], the SPIENT[2] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIENDIR] = 1 [input mode direction], this bit returns the value on the SPIEN[2] line [high or low], and a write into this bit has no effect" range="2" rwaccess="R/W"/> 
		<bitfield id="SPIEN_1" width="1" begin="1" end="1" resetval="0x0" description="SPIEN[1] line [signal data value] If MCSPI_SYST[SPIENDIR] = 0 [output mode direction], the SPIENT[1] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIENDIR] = 1 [input mode direction], this bit returns the value on the SPIEN[1] line [high or low], and a write into this bit has no effect" range="1" rwaccess="R/W"/> 
		<bitfield id="SPIEN_0" width="1" begin="0" end="0" resetval="0x0" description="SPIEN[0] line [signal data value] If MCSPI_SYST[SPIENDIR] = 0 [output mode direction], the SPIENT[0] line is driven high or low according to the value written into this register If MCSPI_SYST[SPIENDIR] = 1 [input mode direction], this bit returns the value on the SPIEN[0] line [high or low], and a write into this bit has no effect" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_MODULCTRL" acronym="CFG_MODULCTRL" offset="0x128" width="32" description="This register is dedicated to the configuration of the serial port interface. ">
		<bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reads returns 0" range="31 - 9" rwaccess="N/A"/> 
		<bitfield id="FDAA" width="1" begin="8" end="8" resetval="0x0" description="FIFO DMA Address 256-bit aligned This register is used when a FIFO is managed by the module and DMA connected to the controller provides only 256 bit aligned address If this bit is set the enabled channel which uses the FIFO has its datas managed through MCSPI_DAFTX and MCSPI_DAFRX registers instead of MCSPI_TX[i] and MCSPI_RX[i] registers" range="8" rwaccess="R/W"/> 
		<bitfield id="MOA" width="1" begin="7" end="7" resetval="0x0" description="Multiple word ocp access: This register can only be used when a channel is enabled using a FIFO It allows the system to perform multiple SPI word access for a single 32-bit OCP word access This is possible for WL &#60; 16" range="7" rwaccess="R/W"/> 
		<bitfield id="INITDLY" width="3" begin="6" end="4" resetval="0x0" description="Initial spi delay for first transfer: This register is an option only available in SINGLE master mode, The controller waits for a delay to transmit the first spi word after channel enabled and corresponding TX register filled This Delay is based on SPI output frequency clock, No clock output provided to the boundary and chip select is not active in 4 pin mode within this period " range="6 - 4" rwaccess="R/W"/> 
		<bitfield id="SYSTEM_TEST" width="1" begin="3" end="3" resetval="0x0" description="Enables the system test mode" range="3" rwaccess="R/W"/> 
		<bitfield id="MS" width="1" begin="2" end="2" resetval="0x1" description="Master/ Slave " range="2" rwaccess="R/W"/> 
		<bitfield id="PIN34" width="1" begin="1" end="1" resetval="0x0" description="Pin mode selection: This register is used to configure the SPI pin mode, in master or slave mode If asserted the controller only use SIMO,SOMI and SPICLK clock pin for spi transfers" range="1" rwaccess="R/W"/> 
		<bitfield id="SINGLE" width="1" begin="0" end="0" resetval="0x0" description="Single channel / Multi Channel [master mode only]" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_CH0CONF" acronym="CFG_CH0CONF" offset="0x12C" width="32" description="This register is dedicated to the configuration of the channel 0">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="read returns 0" range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096 clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values" range="29" rwaccess="R/W"/> 
		<bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive:Only one channel can have this bit field set" range="28" rwaccess="R/W"/> 
		<bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for Transmit:Only one channel can have this bit field set" range="27" rwaccess="R/W"/> 
		<bitfield id="TCS0" width="2" begin="26" end="25" resetval="0x0" description="Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start bit polarity" range="24" rwaccess="R/W"/> 
		<bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start bit enable for SPI transfer" range="23" rwaccess="R/W"/> 
		<bitfield id="SPIENSLV" width="2" begin="22" end="21" resetval="0x0" description="Channel 0 only and slave mode only: SPI slave select signal detection Reserved bits for other cases" range="22 - 21" rwaccess="R/W"/> 
		<bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between SPI words [single channel master mode only] " range="20" rwaccess="R/W"/> 
		<bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode" range="19" rwaccess="R/W"/> 
		<bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select" range="18" rwaccess="R/W"/> 
		<bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission Enable for data line 1 [SPIDATAGZEN[1]] " range="17" rwaccess="R/W"/> 
		<bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 [SPIDATAGZEN[0]] " range="16" rwaccess="R/W"/> 
		<bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel" range="15" rwaccess="R/W"/> 
		<bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA Write request The DMA Write request line is asserted when The channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel" range="14" rwaccess="R/W"/> 
		<bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/Receive modes" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity" range="6" rwaccess="R/W"/> 
		<bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0" range="5 - 2" rwaccess="R/W"/> 
		<bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity" range="1" rwaccess="R/W"/> 
		<bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_CH0STAT" acronym="CFG_CH0STAT" offset="0x130" width="32" description="This register provides status information about transmitter and receiver registers of channel 0">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0" range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO Receive Buffer Full Status" range="6" rwaccess="R"/> 
		<bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO Receive Buffer Empty Status" range="5" rwaccess="R"/> 
		<bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO Transmit Buffer Full Status" range="4" rwaccess="R"/> 
		<bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO Transmit Buffer Empty Status" range="3" rwaccess="R"/> 
		<bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i End of transfer Status The definitions of beginning and end of transfer vary with master versus slave and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details" range="2" rwaccess="R"/> 
		<bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i Transmitter Register Status" range="1" rwaccess="R"/> 
		<bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i Receiver Register Status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_CH0CTRL" acronym="CFG_CH0CTRL" offset="0x134" width="32" description="This register is dedicated to enable the channel 0">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0" range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096 clock divider ratio" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0" range="7 - 1" rwaccess="N/A"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_TX0" acronym="CFG_TX0" offset="0x138" width="32" description="This register contains a single SPI word to transmit on the serial link,  what ever SPI word length is. ">
		<bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 0 Data to transmit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RX0" acronym="CFG_RX0" offset="0x13C" width="32" description="This register contains a single SPI word received through the serial link, what ever SPI word length is. ">
		<bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 0 Received Data" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_CH1CONF" acronym="CFG_CH1CONF" offset="0x140" width="32" description="This register is dedicated to the configuration of the channel.">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="read returns 0" range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096 clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values" range="29" rwaccess="R/W"/> 
		<bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive:Only one channel can have this bit field set" range="28" rwaccess="R/W"/> 
		<bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for Transmit:Only one channel can have this bit field set" range="27" rwaccess="R/W"/> 
		<bitfield id="TCS1" width="2" begin="26" end="25" resetval="0x0" description="Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start bit polarity" range="24" rwaccess="R/W"/> 
		<bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start bit enable for SPI transfer" range="23" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="read returns 0" range="22 - 21" rwaccess="N/A"/> 
		<bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between SPI words [single channel master mode only] " range="20" rwaccess="R/W"/> 
		<bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode" range="19" rwaccess="R/W"/> 
		<bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select" range="18" rwaccess="R/W"/> 
		<bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission Enable for data line 1 [SPIDATAGZEN[1]] " range="17" rwaccess="R/W"/> 
		<bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 [SPIDATAGZEN[0]] " range="16" rwaccess="R/W"/> 
		<bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel" range="15" rwaccess="R/W"/> 
		<bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA Write request The DMA Write request line is asserted when The channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel" range="14" rwaccess="R/W"/> 
		<bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/Receive modes" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity" range="6" rwaccess="R/W"/> 
		<bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0" range="5 - 2" rwaccess="R/W"/> 
		<bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity" range="1" rwaccess="R/W"/> 
		<bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_CH1STAT" acronym="CFG_CH1STAT" offset="0x144" width="32" description="This register provides status information about transmitter and receiver registers of channel 1">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0" range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO Receive Buffer Full Status" range="6" rwaccess="R"/> 
		<bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO Receive Buffer Empty Status" range="5" rwaccess="R"/> 
		<bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO Transmit Buffer Full Status" range="4" rwaccess="R"/> 
		<bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO Transmit Buffer Empty Status" range="3" rwaccess="R"/> 
		<bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i End of transfer Status The definitions of beginning and end of transfer vary with master versus slave and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details" range="2" rwaccess="R"/> 
		<bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i Transmitter Register Status" range="1" rwaccess="R"/> 
		<bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i Receiver Register Status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_CH1CTRL" acronym="CFG_CH1CTRL" offset="0x148" width="32" description="This register is dedicated to enable the channel 1">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0" range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096 clock divider ratio" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0" range="7 - 1" rwaccess="N/A"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_TX1" acronym="CFG_TX1" offset="0x14C" width="32" description="This register contains a single SPI word to transmit on the serial link,  what ever SPI word length is. ">
		<bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 Data to transmit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RX1" acronym="CFG_RX1" offset="0x150" width="32" description="This register contains a single SPI word received through the serial link, what ever SPI word length is. ">
		<bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 1 Received Data" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_CH2CONF" acronym="CFG_CH2CONF" offset="0x154" width="32" description="This register is dedicated to the configuration of the channel 2">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="read returns 0" range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096 clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values" range="29" rwaccess="R/W"/> 
		<bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive:Only one channel can have this bit field set" range="28" rwaccess="R/W"/> 
		<bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for Transmit:Only one channel can have this bit field set" range="27" rwaccess="R/W"/> 
		<bitfield id="TCS2" width="2" begin="26" end="25" resetval="0x0" description="Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start bit polarity" range="24" rwaccess="R/W"/> 
		<bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start bit enable for SPI transfer" range="23" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="read returns 0" range="22 - 21" rwaccess="N/A"/> 
		<bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between SPI words [single channel master mode only] " range="20" rwaccess="R/W"/> 
		<bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode" range="19" rwaccess="R/W"/> 
		<bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select" range="18" rwaccess="R/W"/> 
		<bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission Enable for data line 1 [SPIDATAGZEN[1]] " range="17" rwaccess="R/W"/> 
		<bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 [SPIDATAGZEN[0]] " range="16" rwaccess="R/W"/> 
		<bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel" range="15" rwaccess="R/W"/> 
		<bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA Write request The DMA Write request line is asserted when The channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel" range="14" rwaccess="R/W"/> 
		<bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/Receive modes" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity" range="6" rwaccess="R/W"/> 
		<bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0" range="5 - 2" rwaccess="R/W"/> 
		<bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity" range="1" rwaccess="R/W"/> 
		<bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_CH2STAT" acronym="CFG_CH2STAT" offset="0x158" width="32" description="This register provides status information about transmitter and receiver registers of channel 2">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0" range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO Receive Buffer Full Status" range="6" rwaccess="R"/> 
		<bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO Receive Buffer Empty Status" range="5" rwaccess="R"/> 
		<bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO Transmit Buffer Full Status" range="4" rwaccess="R"/> 
		<bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO Transmit Buffer Empty Status" range="3" rwaccess="R"/> 
		<bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i End of transfer Status The definitions of beginning and end of transfer vary with master versus slave and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details" range="2" rwaccess="R"/> 
		<bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i Transmitter Register Status" range="1" rwaccess="R"/> 
		<bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i Receiver Register Status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_CH2CTRL" acronym="CFG_CH2CTRL" offset="0x15C" width="32" description="This register is dedicated to enable the channel 2">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0" range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096 clock divider ratio" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0" range="7 - 1" rwaccess="N/A"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_TX2" acronym="CFG_TX2" offset="0x160" width="32" description="This register contains a single SPI word to transmit on the serial link,  what ever SPI word length is. ">
		<bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 Data to transmit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RX2" acronym="CFG_RX2" offset="0x164" width="32" description="This register contains a single SPI word received through the serial link, what ever SPI word length is. ">
		<bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 2 Received Data" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_CH3CONF" acronym="CFG_CH3CONF" offset="0x168" width="32" description="This register is dedicated to the configuration of the channel 3">
		<bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="read returns 0" range="31 - 30" rwaccess="N/A"/> 
		<bitfield id="CLKG" width="1" begin="29" end="29" resetval="0x0" description="Clock divider granularity This register defines the granularity of channel clock divider: power of two or one clock cycle granularity When this bit is set the register MCSPI_CHCTRL[EXTCLK] must be configured to reach a maximum of 4096 clock divider ratio Then The clock divider ratio is a concatenation of MCSPI_CHCONF[CLKD] and MCSPI_CHCTRL[EXTCLK] values" range="29" rwaccess="R/W"/> 
		<bitfield id="FFER" width="1" begin="28" end="28" resetval="0x0" description="FIFO enabled for receive:Only one channel can have this bit field set" range="28" rwaccess="R/W"/> 
		<bitfield id="FFEW" width="1" begin="27" end="27" resetval="0x0" description="FIFO enabled for Transmit:Only one channel can have this bit field set" range="27" rwaccess="R/W"/> 
		<bitfield id="TCS3" width="2" begin="26" end="25" resetval="0x0" description="Chip Select Time Control This 2-bits field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock" range="26 - 25" rwaccess="R/W"/> 
		<bitfield id="SBPOL" width="1" begin="24" end="24" resetval="0x0" description="Start bit polarity" range="24" rwaccess="R/W"/> 
		<bitfield id="SBE" width="1" begin="23" end="23" resetval="0x0" description="Start bit enable for SPI transfer" range="23" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="read returns 0" range="22 - 21" rwaccess="N/A"/> 
		<bitfield id="FORCE" width="1" begin="20" end="20" resetval="0x0" description="Manual SPIEN assertion to keep SPIEN active between SPI words [single channel master mode only] " range="20" rwaccess="R/W"/> 
		<bitfield id="TURBO" width="1" begin="19" end="19" resetval="0x0" description="Turbo mode" range="19" rwaccess="R/W"/> 
		<bitfield id="IS" width="1" begin="18" end="18" resetval="0x1" description="Input Select" range="18" rwaccess="R/W"/> 
		<bitfield id="DPE1" width="1" begin="17" end="17" resetval="0x1" description="Transmission Enable for data line 1 [SPIDATAGZEN[1]] " range="17" rwaccess="R/W"/> 
		<bitfield id="DPE0" width="1" begin="16" end="16" resetval="0x0" description="Transmission Enable for data line 0 [SPIDATAGZEN[0]] " range="16" rwaccess="R/W"/> 
		<bitfield id="DMAR" width="1" begin="15" end="15" resetval="0x0" description="DMA Read request The DMA Read request line is asserted when the channel is enabled and a new data is available in the receive register of the channel The DMA Read request line is deasserted on read completion of the receive register of the channel" range="15" rwaccess="R/W"/> 
		<bitfield id="DMAW" width="1" begin="14" end="14" resetval="0x0" description="DMA Write request The DMA Write request line is asserted when The channel is enabled and the transmitter register of the channel is empty The DMA Write request line is deasserted on load completion of the transmitter register of the channel" range="14" rwaccess="R/W"/> 
		<bitfield id="TRM" width="2" begin="13" end="12" resetval="0x0" description="Transmit/Receive modes" range="13 - 12" rwaccess="R/W"/> 
		<bitfield id="WL" width="5" begin="11" end="7" resetval="0x0" description="SPI word length" range="11 - 7" rwaccess="R/W"/> 
		<bitfield id="EPOL" width="1" begin="6" end="6" resetval="0x0" description="SPIEN polarity" range="6" rwaccess="R/W"/> 
		<bitfield id="CLKD" width="4" begin="5" end="2" resetval="0x0" description="Frequency divider for SPICLK [only when the module is a Master SPI device] A programmable clock divider divides the SPI reference clock [CLKSPIREF] with a 4-bit value, and results in a new clock SPICLK available to shift-in and shift-out data By default the clock divider ratio has a power of two granularity when MCSPI_CHCONF[CLKG] is cleared, Otherwise this register is the 4 LSB bit of a 12-bit register concatenated with clock divider extension MCSPI_CHCTRL[EXTCLK] registerThe value description below defines the clock ratio when MCSPI_CHCONF[CLKG] is set to 0" range="5 - 2" rwaccess="R/W"/> 
		<bitfield id="POL" width="1" begin="1" end="1" resetval="0x0" description="SPICLK polarity" range="1" rwaccess="R/W"/> 
		<bitfield id="PHA" width="1" begin="0" end="0" resetval="0x0" description="SPICLK phase" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_CH3STAT" acronym="CFG_CH3STAT" offset="0x16C" width="32" description="This register provides status information about transmitter and receiver registers of channel 3">
		<bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0x0" description="Read returns 0" range="31 - 7" rwaccess="N/A"/> 
		<bitfield id="RXFFF" width="1" begin="6" end="6" resetval="0x0" description="Channel i FIFO Receive Buffer Full Status" range="6" rwaccess="R"/> 
		<bitfield id="RXFFE" width="1" begin="5" end="5" resetval="0x0" description="Channel i FIFO Receive Buffer Empty Status" range="5" rwaccess="R"/> 
		<bitfield id="TXFFF" width="1" begin="4" end="4" resetval="0x0" description="Channel i FIFO Transmit Buffer Full Status" range="4" rwaccess="R"/> 
		<bitfield id="TXFFE" width="1" begin="3" end="3" resetval="0x0" description="Channel i FIFO Transmit Buffer Empty Status" range="3" rwaccess="R"/> 
		<bitfield id="EOT" width="1" begin="2" end="2" resetval="0x0" description="Channel i End of transfer Status The definitions of beginning and end of transfer vary with master versus slave and the transfer format [Transmit/Receive modes, Turbo mode] See dedicated chapters for details" range="2" rwaccess="R"/> 
		<bitfield id="TXS" width="1" begin="1" end="1" resetval="0x0" description="Channel i Transmitter Register Status" range="1" rwaccess="R"/> 
		<bitfield id="RXS" width="1" begin="0" end="0" resetval="0x0" description="Channel i Receiver Register Status" range="0" rwaccess="R"/>
	</register>
	<register id="CFG_CH3CTRL" acronym="CFG_CH3CTRL" offset="0x170" width="32" description="This register is dedicated to enable the channel 3">
		<bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Read returns 0" range="31 - 16" rwaccess="N/A"/> 
		<bitfield id="EXTCLK" width="8" begin="15" end="8" resetval="0x0" description="Clock ratio extension: This register is used to concatenate with MCSPI_CHCONF[CLKD] register for clock ratio only when granularity is one clock cycle [MCSPI_CHCONF[CLKG] set to 1] Then the max value reached is 4096 clock divider ratio" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Read returns 0" range="7 - 1" rwaccess="N/A"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="Channel Enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_TX3" acronym="CFG_TX3" offset="0x174" width="32" description="This register contains a single SPI word to transmit on the serial link,  what ever SPI word length is. ">
		<bitfield id="TDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 Data to transmit" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RX3" acronym="CFG_RX3" offset="0x178" width="32" description="This register contains a single SPI word received through the serial link, what ever SPI word length is. ">
		<bitfield id="RDATA" width="32" begin="31" end="0" resetval="0x0" description="Channel 3 Received Data" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_XFERLEVEL" acronym="CFG_XFERLEVEL" offset="0x17C" width="32" description="This register provides transfer levels needed while using FIFO buffer during transfer.">
		<bitfield id="WCNT" width="16" begin="31" end="16" resetval="0x0" description="Spi word counterThis register holds the programmable value of number of SPI word to be transferred on channel which is using the FIFO bufferWhen transfer had started, a read back in this register returns the current SPI word transfer index" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="AFL" width="8" begin="15" end="8" resetval="0x0" description="Buffer Almost Full This register holds the programmable almost full level value used to determine almost full buffer condition If the user wants an interrupt or a DMA read request to be issued during a receive operation when the data buffer holds at least n bytes, then the buffer MCSPI_MODULCTRL[AFL] must be set with n-1The size of this register is defined by the generic parameter FFNBYTE" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="AEL" width="8" begin="7" end="0" resetval="0x0" description="Buffer Almost EmptyThis register holds the programmable almost empty level value used to determine almost empty buffer condition If the user wants an interrupt or a DMA write request to be issued during a transmit operation when the data buffer is able to receive n bytes, then the buffer MCSPI_MODULCTRL[AEL] must be set with n-1" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DAFTX" acronym="CFG_DAFTX" offset="0x180" width="32" description="This register contains the  SPI words to transmit on the serial link when FIFO used and DMA address is aligned on 256 bit.This register is an image of one of MCSPI_TX(i) register corresponding to the channel which have its FIFO enabled.">
		<bitfield id="DAFTDATA" width="32" begin="31" end="0" resetval="0x0" description="FIFO Data to transmit with DMA 256 bit aligned address This Register is only is used when MCSPI_MODULCTRL[FDAA] is set to 1 and only one of the MCSPI_CH[i]CONF[FFEW] of enabled channels is set If these conditions are not respected any access to this register return a null value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DAFRX" acronym="CFG_DAFRX" offset="0x1A0" width="32" description="This register contains the  SPI words to received on the serial link when FIFO used and DMA address is aligned on 256 bit.This register is an image of one of MCSPI_RX(i) register corresponding to the channel which have its FIFO enabled.">
		<bitfield id="DAFRDATA" width="32" begin="31" end="0" resetval="0x0" description="FIFO Data to transmit with DMA 256 bit aligned address This Register is only is used when MCSPI_MODULCTRL[FDAA] is set to 1 and only one of the MCSPI_CH[i]CONF[FFEW] of enabled channels is set If these conditions are not respected any access to this register return a null value" range="31 - 0" rwaccess="R"/>
	</register>
</module>