create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_wiz_1_2_0_inst/inst/clk_out1_200M]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {DAC0_DAT[0]} {DAC0_DAT[1]} {DAC0_DAT[2]} {DAC0_DAT[3]} {DAC0_DAT[4]} {DAC0_DAT[5]} {DAC0_DAT[6]} {DAC0_DAT[7]} {DAC0_DAT[8]} {DAC0_DAT[9]} {DAC0_DAT[10]} {DAC0_DAT[11]} {DAC0_DAT[12]} {DAC0_DAT[13]} {DAC0_DAT[14]} {DAC0_DAT[15]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list clk_wiz_1_2_1_inst/inst/clk_out3_200M_180]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 16 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {DAC1_DAT[0]} {DAC1_DAT[1]} {DAC1_DAT[2]} {DAC1_DAT[3]} {DAC1_DAT[4]} {DAC1_DAT[5]} {DAC1_DAT[6]} {DAC1_DAT[7]} {DAC1_DAT[8]} {DAC1_DAT[9]} {DAC1_DAT[10]} {DAC1_DAT[11]} {DAC1_DAT[12]} {DAC1_DAT[13]} {DAC1_DAT[14]} {DAC1_DAT[15]}]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list clk_wiz_2_2_inst/inst/clk_out1_104M]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 32 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[0]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[1]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[2]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[3]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[4]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[5]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[6]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[7]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[8]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[9]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[10]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[11]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[12]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[13]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[14]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[15]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[16]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[17]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[18]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[19]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[20]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[21]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[22]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[23]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[24]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[25]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[26]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[27]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[28]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[29]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[30]} {slave_spi_mth_brd__M2_inst/i_port_po_sadrs_h2A8[31]}]]
create_debug_core u_ila_3 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property C_DATA_DEPTH 2048 [get_debug_cores u_ila_3]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property C_INPUT_PIPE_STAGES 2 [get_debug_cores u_ila_3]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
connect_debug_port u_ila_3/clk [get_nets [list clk_wiz_0_0_1_inst/inst/clk_out1_10M]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property port_width 32 [get_debug_ports u_ila_3/probe0]
connect_debug_port u_ila_3/probe0 [get_nets [list {sub_timestamp_inst/r_global_time_idx[0]} {sub_timestamp_inst/r_global_time_idx[1]} {sub_timestamp_inst/r_global_time_idx[2]} {sub_timestamp_inst/r_global_time_idx[3]} {sub_timestamp_inst/r_global_time_idx[4]} {sub_timestamp_inst/r_global_time_idx[5]} {sub_timestamp_inst/r_global_time_idx[6]} {sub_timestamp_inst/r_global_time_idx[7]} {sub_timestamp_inst/r_global_time_idx[8]} {sub_timestamp_inst/r_global_time_idx[9]} {sub_timestamp_inst/r_global_time_idx[10]} {sub_timestamp_inst/r_global_time_idx[11]} {sub_timestamp_inst/r_global_time_idx[12]} {sub_timestamp_inst/r_global_time_idx[13]} {sub_timestamp_inst/r_global_time_idx[14]} {sub_timestamp_inst/r_global_time_idx[15]} {sub_timestamp_inst/r_global_time_idx[16]} {sub_timestamp_inst/r_global_time_idx[17]} {sub_timestamp_inst/r_global_time_idx[18]} {sub_timestamp_inst/r_global_time_idx[19]} {sub_timestamp_inst/r_global_time_idx[20]} {sub_timestamp_inst/r_global_time_idx[21]} {sub_timestamp_inst/r_global_time_idx[22]} {sub_timestamp_inst/r_global_time_idx[23]} {sub_timestamp_inst/r_global_time_idx[24]} {sub_timestamp_inst/r_global_time_idx[25]} {sub_timestamp_inst/r_global_time_idx[26]} {sub_timestamp_inst/r_global_time_idx[27]} {sub_timestamp_inst/r_global_time_idx[28]} {sub_timestamp_inst/r_global_time_idx[29]} {sub_timestamp_inst/r_global_time_idx[30]} {sub_timestamp_inst/r_global_time_idx[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_fcid_pulse_active_dac0]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 1 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_fcid_pulse_active_dac1]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property port_width 16 [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[0]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[1]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[2]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[3]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[4]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[5]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[6]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[7]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[8]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[9]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[10]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[11]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[12]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[13]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[14]} {slave_spi_mth_brd__M2_inst/o_cnt_sspi_cs[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property port_width 32 [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[0]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[1]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[2]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[3]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[4]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[5]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[6]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[7]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[8]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[9]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[10]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[11]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[12]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[13]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[14]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[15]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[16]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[17]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[18]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[19]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[20]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[21]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[22]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[23]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[24]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[25]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[26]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[27]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[28]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[29]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[30]} {slave_spi_mth_brd__M2_inst/o_port_pi_sadrs_h228[31]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property port_width 10 [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {slave_spi_mth_brd__M2_inst/r_frame_adrs[0]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[1]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[2]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[3]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[4]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[5]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[6]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[7]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[8]} {slave_spi_mth_brd__M2_inst/r_frame_adrs[9]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
set_property port_width 6 [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {slave_spi_mth_brd__M2_inst/r_frame_ctrl[0]} {slave_spi_mth_brd__M2_inst/r_frame_ctrl[1]} {slave_spi_mth_brd__M2_inst/r_frame_ctrl[2]} {slave_spi_mth_brd__M2_inst/r_frame_ctrl[3]} {slave_spi_mth_brd__M2_inst/r_frame_ctrl[4]} {slave_spi_mth_brd__M2_inst/r_frame_ctrl[5]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
set_property port_width 16 [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list {slave_spi_mth_brd__M2_inst/r_frame_miso[0]} {slave_spi_mth_brd__M2_inst/r_frame_miso[1]} {slave_spi_mth_brd__M2_inst/r_frame_miso[2]} {slave_spi_mth_brd__M2_inst/r_frame_miso[3]} {slave_spi_mth_brd__M2_inst/r_frame_miso[4]} {slave_spi_mth_brd__M2_inst/r_frame_miso[5]} {slave_spi_mth_brd__M2_inst/r_frame_miso[6]} {slave_spi_mth_brd__M2_inst/r_frame_miso[7]} {slave_spi_mth_brd__M2_inst/r_frame_miso[8]} {slave_spi_mth_brd__M2_inst/r_frame_miso[9]} {slave_spi_mth_brd__M2_inst/r_frame_miso[10]} {slave_spi_mth_brd__M2_inst/r_frame_miso[11]} {slave_spi_mth_brd__M2_inst/r_frame_miso[12]} {slave_spi_mth_brd__M2_inst/r_frame_miso[13]} {slave_spi_mth_brd__M2_inst/r_frame_miso[14]} {slave_spi_mth_brd__M2_inst/r_frame_miso[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
set_property port_width 16 [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list {slave_spi_mth_brd__M2_inst/r_frame_mosi[0]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[1]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[2]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[3]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[4]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[5]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[6]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[7]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[8]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[9]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[10]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[11]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[12]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[13]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[14]} {slave_spi_mth_brd__M2_inst/r_frame_mosi[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
set_property port_width 10 [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list {master_spi_mth_brd__inst/i_frame_data_A[0]} {master_spi_mth_brd__inst/i_frame_data_A[1]} {master_spi_mth_brd__inst/i_frame_data_A[2]} {master_spi_mth_brd__inst/i_frame_data_A[3]} {master_spi_mth_brd__inst/i_frame_data_A[4]} {master_spi_mth_brd__inst/i_frame_data_A[5]} {master_spi_mth_brd__inst/i_frame_data_A[6]} {master_spi_mth_brd__inst/i_frame_data_A[7]} {master_spi_mth_brd__inst/i_frame_data_A[8]} {master_spi_mth_brd__inst/i_frame_data_A[9]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
set_property port_width 6 [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list {master_spi_mth_brd__inst/i_frame_data_C[0]} {master_spi_mth_brd__inst/i_frame_data_C[1]} {master_spi_mth_brd__inst/i_frame_data_C[2]} {master_spi_mth_brd__inst/i_frame_data_C[3]} {master_spi_mth_brd__inst/i_frame_data_C[4]} {master_spi_mth_brd__inst/i_frame_data_C[5]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
set_property port_width 16 [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list {master_spi_mth_brd__inst/i_frame_data_D[0]} {master_spi_mth_brd__inst/i_frame_data_D[1]} {master_spi_mth_brd__inst/i_frame_data_D[2]} {master_spi_mth_brd__inst/i_frame_data_D[3]} {master_spi_mth_brd__inst/i_frame_data_D[4]} {master_spi_mth_brd__inst/i_frame_data_D[5]} {master_spi_mth_brd__inst/i_frame_data_D[6]} {master_spi_mth_brd__inst/i_frame_data_D[7]} {master_spi_mth_brd__inst/i_frame_data_D[8]} {master_spi_mth_brd__inst/i_frame_data_D[9]} {master_spi_mth_brd__inst/i_frame_data_D[10]} {master_spi_mth_brd__inst/i_frame_data_D[11]} {master_spi_mth_brd__inst/i_frame_data_D[12]} {master_spi_mth_brd__inst/i_frame_data_D[13]} {master_spi_mth_brd__inst/i_frame_data_D[14]} {master_spi_mth_brd__inst/i_frame_data_D[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
set_property port_width 16 [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list {master_spi_mth_brd__inst/o_frame_data_B[0]} {master_spi_mth_brd__inst/o_frame_data_B[1]} {master_spi_mth_brd__inst/o_frame_data_B[2]} {master_spi_mth_brd__inst/o_frame_data_B[3]} {master_spi_mth_brd__inst/o_frame_data_B[4]} {master_spi_mth_brd__inst/o_frame_data_B[5]} {master_spi_mth_brd__inst/o_frame_data_B[6]} {master_spi_mth_brd__inst/o_frame_data_B[7]} {master_spi_mth_brd__inst/o_frame_data_B[8]} {master_spi_mth_brd__inst/o_frame_data_B[9]} {master_spi_mth_brd__inst/o_frame_data_B[10]} {master_spi_mth_brd__inst/o_frame_data_B[11]} {master_spi_mth_brd__inst/o_frame_data_B[12]} {master_spi_mth_brd__inst/o_frame_data_B[13]} {master_spi_mth_brd__inst/o_frame_data_B[14]} {master_spi_mth_brd__inst/o_frame_data_B[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
set_property port_width 16 [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list {master_spi_mth_brd__inst/o_frame_data_E[0]} {master_spi_mth_brd__inst/o_frame_data_E[1]} {master_spi_mth_brd__inst/o_frame_data_E[2]} {master_spi_mth_brd__inst/o_frame_data_E[3]} {master_spi_mth_brd__inst/o_frame_data_E[4]} {master_spi_mth_brd__inst/o_frame_data_E[5]} {master_spi_mth_brd__inst/o_frame_data_E[6]} {master_spi_mth_brd__inst/o_frame_data_E[7]} {master_spi_mth_brd__inst/o_frame_data_E[8]} {master_spi_mth_brd__inst/o_frame_data_E[9]} {master_spi_mth_brd__inst/o_frame_data_E[10]} {master_spi_mth_brd__inst/o_frame_data_E[11]} {master_spi_mth_brd__inst/o_frame_data_E[12]} {master_spi_mth_brd__inst/o_frame_data_E[13]} {master_spi_mth_brd__inst/o_frame_data_E[14]} {master_spi_mth_brd__inst/o_frame_data_E[15]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe12]
set_property port_width 1 [get_debug_ports u_ila_2/probe12]
connect_debug_port u_ila_2/probe12 [get_nets [list slave_spi_mth_brd__M2_inst/i_SPI_CLK]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe13]
set_property port_width 1 [get_debug_ports u_ila_2/probe13]
connect_debug_port u_ila_2/probe13 [get_nets [list slave_spi_mth_brd__M2_inst/i_SPI_CS_B]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe14]
set_property port_width 1 [get_debug_ports u_ila_2/probe14]
connect_debug_port u_ila_2/probe14 [get_nets [list slave_spi_mth_brd__M2_inst/i_SPI_MOSI]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe15]
set_property port_width 1 [get_debug_ports u_ila_2/probe15]
connect_debug_port u_ila_2/probe15 [get_nets [list master_spi_mth_brd__inst/i_trig_frame]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe16]
set_property port_width 1 [get_debug_ports u_ila_2/probe16]
connect_debug_port u_ila_2/probe16 [get_nets [list master_spi_mth_brd__inst/i_trig_init]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe17]
set_property port_width 1 [get_debug_ports u_ila_2/probe17]
connect_debug_port u_ila_2/probe17 [get_nets [list master_spi_mth_brd__inst/o_done_frame]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe18]
set_property port_width 1 [get_debug_ports u_ila_2/probe18]
connect_debug_port u_ila_2/probe18 [get_nets [list master_spi_mth_brd__inst/o_done_init]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe19]
set_property port_width 1 [get_debug_ports u_ila_2/probe19]
connect_debug_port u_ila_2/probe19 [get_nets [list slave_spi_mth_brd__M2_inst/o_SPI_MISO]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe20]
set_property port_width 1 [get_debug_ports u_ila_2/probe20]
connect_debug_port u_ila_2/probe20 [get_nets [list slave_spi_mth_brd__M2_inst/o_SPI_MISO_EN]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk_out3_10M]
