{
 "Files" : [
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/Divider.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/Dividerother.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/SEG_LUT.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/btn_deb.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/centerctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/counter10.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/counter24.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/counter6.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/dht11.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/gowin_prom/ascii_pROM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/lcd_init.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/lcd_show_char.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/lcd_write.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/show_string_number_ctrl.v",
   "Type" : "verilog"
  },
  {
   "Path" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/src/spi_st7735lcd.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "E:/LearningMeterials/HardwareCourseDesign/temp_humi_display/impl/temp/rtl_parser.result",
 "Top" : "spi_st7735lcd",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}