// Seed: 2482241699
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6
    , id_14,
    output id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11,
    output id_12,
    input id_13
);
  assign id_7[1] = id_10;
  type_20(
      id_10, id_0
  );
  always @(posedge 1'b0) begin
    if (1) id_7 = id_1;
    else id_14 <= id_13;
  end
  logic id_15;
  logic id_16;
endmodule
