<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='635' type='1780'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='635'>// llvm.amdgcn.readfirstlane</doc>
<use f='llvm/build/include/llvm/IR/IntrinsicImpl.inc' l='36532' u='r' c='_ZN4llvm9Intrinsic25getIntrinsicForGCCBuiltinEPKcNS_9StringRefE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp' l='603' u='r' c='_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS1_13AtomicRMWInst5BinOpEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp' l='605' u='r' c='_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS1_13AtomicRMWInst5BinOpEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAtomicOptimizer.cpp' l='613' u='r' c='_ZNK12_GLOBAL__N_121AMDGPUAtomicOptimizer14optimizeAtomicERN4llvm11InstructionENS1_13AtomicRMWInst5BinOpEjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='77' u='r' c='_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='800' c='_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='765' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='782' u='c' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUInstCombineIntrinsic.cpp' l='786' u='r' c='_ZNK4llvm10GCNTTIImpl20instCombineIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='29728' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc' l='29747' u='r' c='_ZNK4llvm25AMDGPUInstructionSelector13getMatchTableEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4119' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp' l='965' c='_ZNK4llvm10GCNTTIImpl15isAlwaysUniformEPKNS_5ValueE'/>
