{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703203359703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703203359703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 21 18:02:39 2023 " "Processing started: Thu Dec 21 18:02:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703203359703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203359703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203359703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703203360319 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703203360319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sll.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/sll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "alu/sll.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/sll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol/aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol/aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl " "Found entity 1: aluctrl" {  } { { "alucontrol/aluctrl.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alucontrol/aluctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays/display7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file displays/display7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "displays/display7segs.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/displays/display7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder/full_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file alu/fulladder/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "alu/fulladder/full_adder.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/fulladder/full_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382542 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder " "Found entity 2: FullAdder" {  } { { "alu/fulladder/full_adder.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/fulladder/full_adder.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluN " "Found entity 1: aluN" {  } { { "alu/aluN.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/aluN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 2 2 " "Found 2 design units, including 2 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382562 ""} { "Info" "ISGN_ENTITY_NAME" "2 alucorrimiento " "Found entity 2: alucorrimiento" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 icache " "Found entity 1: icache" {  } { { "icache/icache.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/icache/icache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "regfile/registerfile.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/regfile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend/signextend.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/signextend/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode/decode.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/decode/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcache " "Found entity 1: dcache" {  } { { "dcache/dcache.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/dcache/dcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol/alucontrol_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol/alucontrol_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluControl_FPGA " "Found entity 1: AluControl_FPGA" {  } { { "alucontrol/AluControl_FPGA.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alucontrol/AluControl_FPGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703203382612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "input_data alu.v(152) " "Verilog HDL Implicit Net warning at alu.v(152): created implicit net for \"input_data\"" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703203382612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result alu.v(154) " "Verilog HDL Implicit Net warning at alu.v(154): created implicit net for \"result\"" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 154 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703203382612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "less_unsigned_w alu.v(157) " "Verilog HDL Implicit Net warning at alu.v(157): created implicit net for \"less_unsigned_w\"" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 157 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703203382612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_data_o monociclo.v(141) " "Verilog HDL Implicit Net warning at monociclo.v(141): created implicit net for \"mem_data_o\"" {  } { { "monociclo.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/monociclo.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703203382612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "opcode AluControl_FPGA.v(13) " "Verilog HDL Implicit Net warning at AluControl_FPGA.v(13): created implicit net for \"opcode\"" {  } { { "alucontrol/AluControl_FPGA.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alucontrol/AluControl_FPGA.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(83) " "Verilog HDL Procedural Assignment error at alu.v(83): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 83 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sum alu.v(83) " "Verilog HDL error at alu.v(83): object \"sum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 83 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(87) " "Verilog HDL Procedural Assignment error at alu.v(87): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 87 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sum alu.v(87) " "Verilog HDL error at alu.v(87): object \"sum\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 87 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(91) " "Verilog HDL Procedural Assignment error at alu.v(91): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 91 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "suma alu.v(91) " "Verilog HDL error at alu.v(91): object \"suma\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 91 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(92) " "Verilog HDL Procedural Assignment error at alu.v(92): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 92 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(96) " "Verilog HDL Procedural Assignment error at alu.v(96): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 96 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(100) " "Verilog HDL Procedural Assignment error at alu.v(100): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 100 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(104) " "Verilog HDL Procedural Assignment error at alu.v(104): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 104 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "c_o alu.v(109) " "Verilog HDL Procedural Assignment error at alu.v(109): object \"c_o\" on left-hand side of assignment must have a variable data type" {  } { { "alu/alu.v" "" { Text "C:/Users/rodri/OneDrive/Documentos/ESCOM/ArquitecturadeComputadoras/monociclo2/monociclo/monociclo/alu/alu.v" 109 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1703203382622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703203382850 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 21 18:03:02 2023 " "Processing ended: Thu Dec 21 18:03:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703203382850 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703203382850 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703203382850 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203382850 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703203383802 ""}
