Roberto Airoldi , Fabio Garzia , Jari Nurmi, Improving Reconfigurable Hardware Energy Efficiency and Robustness via DVFS-Scaled Homogeneous MP-SoC, Proceedings of the 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum, p.286-289, May 16-20, 2011[doi>10.1109/IPDPS.2011.160]
Dawood Alnajjar , Hiroaki Konoura , Younghun Ko , Yukio Mitsuyama , Masanori Hashimoto , Takao Onoye, Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.21 n.12, p.2165-2178, December 2013[doi>10.1109/TVLSI.2012.2228015]
Jürgen Becker , Reiner Hartenstein, Configware and morphware going mainstream, Journal of Systems Architecture: the EUROMICRO Journal, v.49 n.4-6, p.127-142, September 2003[doi>10.1016/S1383-7621(03)00073-0]
Qiong Cai , José González , Grigorios Magklis , Pedro Chaparro , Antonio González, Thread shuffling: combining DVFS and thread migration toreduce energy consumptions for multi-core systems, Proceedings of the 17th IEEE/ACM international symposium on Low-power electronics and design, August 01-03, 2011, Fukuoka, Japan
J.-M. Chabloz. 2012. Globally-ratiochronous, locally-synchronous systems. Ph.D. dissertation, Royal Institute of Technology, Sweden.
Jean-Michel Chabloz , Ahmed Hemani, Distributed DVFS using rationally-related frequencies and discrete voltage levels, Proceedings of the 16th ACM/IEEE international symposium on Low power electronics and design, August 18-20, 2010, Austin, Texas, USA[doi>10.1145/1840845.1840897]
Ajanta Chakraborty , Mark R. Greenstreet, Efficient Self-Timed Interfaces for Crossing Clock Domains, Proceedings of the 9th International Symposium on Asynchronous Circuits and Systems, p.78, May 12-15, 2003
Ganesh Dasika , Shidhartha Das , Kevin Fan , Scott Mahlke , David Bull, DVFS in loop accelerators using BLADES, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391694]
Michalis D. Galanis , Gregory Dimitroulakos , Costas E. Goutis, Mapping DSP applications on processor systems with coarse-grain reconfigurable hardware, Proceedings of the 20th international conference on Parallel and distributed processing, p.198-198, April 25-29, 2006, Rhodes Island, Greece
L. Guang, E. Nigussie, and H. Tenhunen. 2010. Run-time communication bypassing for energy-efficient, low-latency per-core DVFS on network-on-chip. In Proceedings of the IEEE International SOC Conference (SOCC'10). 481--486.
S. M. A. H. Jafri, O. Bag, A. Hemani, N. Farahini, K. Paul, J. Plosila, and H. Tenhunen. 2013a. Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells. In Proceedings of the International Symposium for Quality and Design (ISQED'13). 104--111.
S. M. A. H. Jafri, M. A. Tajammul, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. 2013b. Energy aware task parallelism addressing dynamic parallelism, voltage, and frequency selection in CGRAs. In Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS'13).
S. M. A. H. Jafri, A. Hemani, K. Paul, J. Plosila, and H. Tenhunen. 2011. Compact generic intermediate representation (CGIR) to enable late binding in coarse grained reconfigurable architectures. In Proceedings of the International Conference on Field-Programmable Technology (FPT'11). 1--6.
Gul Nawaz Khan , Usman Ahmed, CAD tool for hardware software co-synthesis of heterogeneous multiple processor embedded architectures, Design Automation for Embedded Systems, v.12 n.4, p.313-343, December  2008[doi>10.1007/s10617-008-9031-1]
Jungsoo Kim , Sungjoo Yoo , Chong-Min Kyung, Program phase and runtime distribution-aware online DVFS for combined Vdd/Vbb scaling, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Yu-Kwong Kwok , Ishfaq Ahmad, Static scheduling algorithms for allocating directed task graphs to multiprocessors, ACM Computing Surveys (CSUR), v.31 n.4, p.406-471, Dec. 1999[doi>10.1145/344588.344618]
Igor Loi , Federico Angiolini , Luca Benini, Developing mesochronous synchronizers to enable 3D NoCs, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403717]
Roman Lysecky, Low-power warp processor for power efficient high-performance embedded systems, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Thannirmalai Somu Muthukaruppan , Mihai Pricopi , Vanchinathan Venkataramani , Tulika Mitra , Sanjay Vishin, Hierarchical power management for asymmetric multi-core in dark silicon era, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488949]
Pierre Palatin , Yves Lhuillier , Olivier Temam, CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.247-258, December 09-13, 2006[doi>10.1109/MICRO.2006.13]
A.-M. Rahmani, P. Liljeberg, J. Plosila, and H. Tenhunen. 2010. Developing reconfigurable FIFOs to optimize power/performance of voltage/frequency island-based networks-on-chip. In Proceedings of the IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS'10). 105--110.
G. K. Rauwerda and G. J. M. Smit. 2004. Implementation of a flexible RAKE receiver in heterogeneous reconfigurable hardware. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'04). 437--440.
M. A. Shami. 2012. Dynamically reconfigurable resource array. Ph.D. dissertation, Royal Institute of Technology (KTH). http://www.diva-portal.org/smash/record.jsf&quest;pid&equals;diva2&percnt;3A550715&dswid;&equals;&equals;&lowbar;new.
Syed. M.  A.  H. Jafri , Muhammad Adeel Tajammul , Juha Plosila , Hannu Tenhunen , Ahmed Hemani, Private configuration environments (PCE) for efficient reconfiguration, in CGRAs, Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP), p.227-236, June 05-07, 2013[doi>10.1109/ASAP.2013.6567579]
Paul Teehan , Mark Greenstreet , Guy Lemieux, A Survey and Taxonomy of GALS Design Styles, IEEE Design & Test, v.24 n.5, p.418-428, September 2007[doi>10.1109/MDT.2007.151]
J. Teich, J. Henkel, A. Herkersdorf, D. Schmitt Andsiedel, W. Schroder Reikschat, and G. Snelting. 2011. Invasive computing: An overview. In Multiprocessor System-on-Chip, Springer, 241--268.
F. Thoma, M. Kuhnle, P. Bonnot, E. M. Panainte, K. Bertels, S. Goller, A. Schneider, S. Guyetant, E. Schuler, K. D. Muller Laser, and J. Becker. 2007. MORPHEUS: Heterogeneous reconfigurable computing. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'07). 409--414.
Yang Qu , Juha-Pekka Soininen , Jari Nurmi, Interactive presentation: Using dynamic voltage scaling to reduce the configuration energy of run time reconfigurable devices, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Terry Tao Ye , Giovanni De Micheli , Luca Benini, Analysis of power consumption on switch fabrics in network routers, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514051]
C. Ykman-Couvreur, E. Brockmeyer, V. Nollet, T. Marescaux, F. Catthoor, and H. Corporaal. 2005. Design-time application exploration for MP-SoC customized run-time management. In Proceedings of the International Symposium on System-on-Chip (ISSOC'05). 66--69.
C. Ykman-Couvreur, V. Nollet, T. Marescaux, E. Brockmeyer, F. Catthoor, and H. Corporaal. 2006. Pareto-based application specification for MP-SoC customized run-time management. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS'06). 78--84.
