{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1487963795153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1487963795154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 24 11:16:34 2017 " "Processing started: Fri Feb 24 11:16:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1487963795154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1487963795154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1487963795154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1487963796203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4/synthesis/lab4.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_irq_mapper " "Found entity 1: lab4_irq_mapper" {  } { { "lab4/synthesis/submodules/lab4_irq_mapper.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0 " "Found entity 1: lab4_mm_interconnect_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4_mm_interconnect_0_rsp_mux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796552 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux " "Found entity 1: lab4_mm_interconnect_0_rsp_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab4_mm_interconnect_0_rsp_demux_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_demux " "Found entity 1: lab4_mm_interconnect_0_rsp_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab4_mm_interconnect_0_cmd_mux_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux " "Found entity 1: lab4_mm_interconnect_0_cmd_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4_mm_interconnect_0_cmd_demux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux " "Found entity 1: lab4_mm_interconnect_0_cmd_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796731 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_004_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796782 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_004 " "Found entity 2: lab4_mm_interconnect_0_router_004" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796795 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_002_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796797 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_002 " "Found entity 2: lab4_mm_interconnect_0_router_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_001_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796812 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_001 " "Found entity 2: lab4_mm_interconnect_0_router_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796812 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1487963796825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796826 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router " "Found entity 2: lab4_mm_interconnect_0_router" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_sysid " "Found entity 1: lab4_sysid" {  } { { "lab4/synthesis/submodules/lab4_sysid.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_sys_clk_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_sys_clk_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_sys_clk_timer " "Found entity 1: lab4_sys_clk_timer" {  } { { "lab4/synthesis/submodules/lab4_sys_clk_timer.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_sys_clk_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_onchip_mem " "Found entity 1: lab4_onchip_mem" {  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_led_pio " "Found entity 1: lab4_led_pio" {  } { { "lab4/synthesis/submodules/lab4_led_pio.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab4/synthesis/submodules/lab4_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_jtag_uart_sim_scfifo_w " "Found entity 1: lab4_jtag_uart_sim_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796969 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_jtag_uart_scfifo_w " "Found entity 2: lab4_jtag_uart_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796969 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_jtag_uart_sim_scfifo_r " "Found entity 3: lab4_jtag_uart_sim_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796969 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_jtag_uart_scfifo_r " "Found entity 4: lab4_jtag_uart_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796969 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_jtag_uart " "Found entity 5: lab4_jtag_uart" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963796969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963796969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file lab4/synthesis/submodules/lab4_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_ic_data_module " "Found entity 1: lab4_cpu_ic_data_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_cpu_ic_tag_module " "Found entity 2: lab4_cpu_ic_tag_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_cpu_register_bank_a_module " "Found entity 3: lab4_cpu_register_bank_a_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_cpu_register_bank_b_module " "Found entity 4: lab4_cpu_register_bank_b_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_cpu_nios2_oci_debug " "Found entity 5: lab4_cpu_nios2_oci_debug" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4_cpu_ociram_sp_ram_module " "Found entity 6: lab4_cpu_ociram_sp_ram_module" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4_cpu_nios2_ocimem " "Found entity 7: lab4_cpu_nios2_ocimem" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 496 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4_cpu_nios2_avalon_reg " "Found entity 8: lab4_cpu_nios2_avalon_reg" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4_cpu_nios2_oci_break " "Found entity 9: lab4_cpu_nios2_oci_break" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4_cpu_nios2_oci_xbrk " "Found entity 10: lab4_cpu_nios2_oci_xbrk" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1065 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4_cpu_nios2_oci_dbrk " "Found entity 11: lab4_cpu_nios2_oci_dbrk" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4_cpu_nios2_oci_itrace " "Found entity 12: lab4_cpu_nios2_oci_itrace" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4_cpu_nios2_oci_td_mode " "Found entity 13: lab4_cpu_nios2_oci_td_mode" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4_cpu_nios2_oci_dtrace " "Found entity 14: lab4_cpu_nios2_oci_dtrace" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: lab4_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1993 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: lab4_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: lab4_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4_cpu_nios2_oci_fifo " "Found entity 18: lab4_cpu_nios2_oci_fifo" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4_cpu_nios2_oci_pib " "Found entity 19: lab4_cpu_nios2_oci_pib" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4_cpu_nios2_oci_im " "Found entity 20: lab4_cpu_nios2_oci_im" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4_cpu_nios2_performance_monitors " "Found entity 21: lab4_cpu_nios2_performance_monitors" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2837 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "22 lab4_cpu_nios2_oci " "Found entity 22: lab4_cpu_nios2_oci" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2853 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""} { "Info" "ISGN_ENTITY_NAME" "23 lab4_cpu " "Found entity 23: lab4_cpu" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963797775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_debug_module_sysclk " "Found entity 1: lab4_cpu_jtag_debug_module_sysclk" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963797791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_debug_module_tck " "Found entity 1: lab4_cpu_jtag_debug_module_tck" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963797806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_jtag_debug_module_wrapper " "Found entity 1: lab4_cpu_jtag_debug_module_wrapper" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963797822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_oci_test_bench " "Found entity 1: lab4_cpu_oci_test_bench" {  } { { "lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963797837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_cpu_test_bench " "Found entity 1: lab4_cpu_test_bench" {  } { { "lab4/synthesis/submodules/lab4_cpu_test_bench.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963797855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4top.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4top.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4top " "Found entity 1: lab4top" {  } { { "lab4top.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963797861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963797861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(1800) " "Verilog HDL or VHDL warning at lab4_cpu.v(1800): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1800 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487963797891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(1802) " "Verilog HDL or VHDL warning at lab4_cpu.v(1802): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487963797891 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(1958) " "Verilog HDL or VHDL warning at lab4_cpu.v(1958): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1958 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487963797892 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lab4_cpu.v(2782) " "Verilog HDL or VHDL warning at lab4_cpu.v(2782): conditional expression evaluates to a constant" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2782 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1487963797899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4top " "Elaborating entity \"lab4top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1487963798027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4 lab4:nios " "Elaborating entity \"lab4\" for hierarchy \"lab4:nios\"" {  } { { "lab4top.v" "nios" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4top.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963798078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu lab4:nios\|lab4_cpu:cpu " "Elaborating entity \"lab4_cpu\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\"" {  } { { "lab4/synthesis/lab4.v" "cpu" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963798151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_test_bench lab4:nios\|lab4_cpu:cpu\|lab4_cpu_test_bench:the_lab4_cpu_test_bench " "Elaborating entity \"lab4_cpu_test_bench\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_test_bench:the_lab4_cpu_test_bench\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_test_bench" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 4852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963799609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_ic_data_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data " "Elaborating entity \"lab4_cpu_ic_data_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_ic_data" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 5710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963799670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ekj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ekj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ekj1 " "Found entity 1: altsyncram_ekj1" {  } { { "db/altsyncram_ekj1.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/altsyncram_ekj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963800277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963800277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ekj1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated " "Elaborating entity \"altsyncram_ekj1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_data_module:lab4_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_ekj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_ic_tag_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag " "Elaborating entity \"lab4_cpu_ic_tag_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_ic_tag" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 5776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2nm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2nm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2nm1 " "Found entity 1: altsyncram_2nm1" {  } { { "db/altsyncram_2nm1.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/altsyncram_2nm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963800583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963800583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2nm1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated " "Elaborating entity \"altsyncram_2nm1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_ic_tag_module:lab4_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_2nm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_register_bank_a_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a " "Elaborating entity \"lab4_cpu_register_bank_a_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_register_bank_a" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 6319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gm1 " "Found entity 1: altsyncram_7gm1" {  } { { "db/altsyncram_7gm1.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/altsyncram_7gm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963800962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963800962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7gm1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7gm1:auto_generated " "Elaborating entity \"altsyncram_7gm1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_a_module:lab4_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_7gm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963800963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_register_bank_b_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b " "Elaborating entity \"lab4_cpu_register_bank_b_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_register_bank_b" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 6341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963801383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963801467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8gm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8gm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8gm1 " "Found entity 1: altsyncram_8gm1" {  } { { "db/altsyncram_8gm1.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/altsyncram_8gm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963801599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963801599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8gm1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8gm1:auto_generated " "Elaborating entity \"altsyncram_8gm1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_register_bank_b_module:lab4_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_8gm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963801600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci " "Elaborating entity \"lab4_cpu_nios2_oci\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 6873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963801827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_debug lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug " "Elaborating entity \"lab4_cpu_nios2_oci_debug\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_debug" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963801893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_debug:the_lab4_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963801975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_ocimem lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem " "Elaborating entity \"lab4_cpu_nios2_ocimem\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_ocimem" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_ociram_sp_ram_module lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram " "Elaborating entity \"lab4_cpu_ociram_sp_ram_module\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_ociram_sp_ram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_altsyncram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_76e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_76e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_76e1 " "Found entity 1: altsyncram_76e1" {  } { { "db/altsyncram_76e1.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/altsyncram_76e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963802254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963802254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_76e1 lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_76e1:auto_generated " "Elaborating entity \"altsyncram_76e1\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_ocimem:the_lab4_cpu_nios2_ocimem\|lab4_cpu_ociram_sp_ram_module:lab4_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_76e1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_avalon_reg lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_avalon_reg:the_lab4_cpu_nios2_avalon_reg " "Elaborating entity \"lab4_cpu_nios2_avalon_reg\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_avalon_reg:the_lab4_cpu_nios2_avalon_reg\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_avalon_reg" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_break lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_break:the_lab4_cpu_nios2_oci_break " "Elaborating entity \"lab4_cpu_nios2_oci_break\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_break:the_lab4_cpu_nios2_oci_break\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_break" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_xbrk lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_xbrk:the_lab4_cpu_nios2_oci_xbrk " "Elaborating entity \"lab4_cpu_nios2_oci_xbrk\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_xbrk:the_lab4_cpu_nios2_oci_xbrk\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_xbrk" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_dbrk lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dbrk:the_lab4_cpu_nios2_oci_dbrk " "Elaborating entity \"lab4_cpu_nios2_oci_dbrk\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dbrk:the_lab4_cpu_nios2_oci_dbrk\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_dbrk" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_itrace lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_itrace:the_lab4_cpu_nios2_oci_itrace " "Elaborating entity \"lab4_cpu_nios2_oci_itrace\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_itrace:the_lab4_cpu_nios2_oci_itrace\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_itrace" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_dtrace lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace " "Elaborating entity \"lab4_cpu_nios2_oci_dtrace\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_dtrace" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_td_mode lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace\|lab4_cpu_nios2_oci_td_mode:lab4_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab4_cpu_nios2_oci_td_mode\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_dtrace:the_lab4_cpu_nios2_oci_dtrace\|lab4_cpu_nios2_oci_td_mode:lab4_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "lab4_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_fifo lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo " "Elaborating entity \"lab4_cpu_nios2_oci_fifo\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_fifo" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_compute_input_tm_cnt lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab4_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_fifo_wrptr_inc lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab4_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_fifo_cnt_inc lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_cnt_inc:the_lab4_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab4_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_nios2_oci_fifo_cnt_inc:the_lab4_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_oci_test_bench lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_oci_test_bench:the_lab4_cpu_oci_test_bench " "Elaborating entity \"lab4_cpu_oci_test_bench\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_fifo:the_lab4_cpu_nios2_oci_fifo\|lab4_cpu_oci_test_bench:the_lab4_cpu_oci_test_bench\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_oci_test_bench" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802956 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "lab4_cpu_oci_test_bench " "Entity \"lab4_cpu_oci_test_bench\" contains only dangling pins" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_oci_test_bench" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 2304 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1487963802958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_pib lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_pib:the_lab4_cpu_nios2_oci_pib " "Elaborating entity \"lab4_cpu_nios2_oci_pib\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_pib:the_lab4_cpu_nios2_oci_pib\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_pib" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963802979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_nios2_oci_im lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_im:the_lab4_cpu_nios2_oci_im " "Elaborating entity \"lab4_cpu_nios2_oci_im\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_nios2_oci_im:the_lab4_cpu_nios2_oci_im\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_im" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_debug_module_wrapper lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper " "Elaborating entity \"lab4_cpu_jtag_debug_module_wrapper\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\"" {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_debug_module_tck lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_tck:the_lab4_cpu_jtag_debug_module_tck " "Elaborating entity \"lab4_cpu_jtag_debug_module_tck\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_tck:the_lab4_cpu_jtag_debug_module_tck\"" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "the_lab4_cpu_jtag_debug_module_tck" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_cpu_jtag_debug_module_sysclk lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_sysclk:the_lab4_cpu_jtag_debug_module_sysclk " "Elaborating entity \"lab4_cpu_jtag_debug_module_sysclk\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|lab4_cpu_jtag_debug_module_sysclk:the_lab4_cpu_jtag_debug_module_sysclk\"" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "the_lab4_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\"" {  } { { "lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" "lab4_cpu_jtag_debug_module_phy" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab4:nios\|lab4_cpu:cpu\|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci\|lab4_cpu_jtag_debug_module_wrapper:the_lab4_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lab4_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart lab4:nios\|lab4_jtag_uart:jtag_uart " "Elaborating entity \"lab4_jtag_uart\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\"" {  } { { "lab4/synthesis/lab4.v" "jtag_uart" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_w lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w " "Elaborating entity \"lab4_jtag_uart_scfifo_w\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_w" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "wfifo" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963803505 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803507 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487963803507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4291 " "Found entity 1: scfifo_4291" {  } { { "db/scfifo_4291.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/scfifo_4291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963803591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963803591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4291 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated " "Elaborating entity \"scfifo_4291\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963803642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963803642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_4291.tdf" "dpfifo" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/scfifo_4291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963803676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963803676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963803812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963803812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963803983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963803983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963803985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963804112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963804112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963804247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963804247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_4291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_r lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r " "Elaborating entity \"lab4_jtag_uart_scfifo_r\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_r" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "lab4_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963804541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab4:nios\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804542 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487963804542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_led_pio lab4:nios\|lab4_led_pio:led_pio " "Elaborating entity \"lab4_led_pio\" for hierarchy \"lab4:nios\|lab4_led_pio:led_pio\"" {  } { { "lab4/synthesis/lab4.v" "led_pio" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_onchip_mem lab4:nios\|lab4_onchip_mem:onchip_mem " "Elaborating entity \"lab4_onchip_mem\" for hierarchy \"lab4:nios\|lab4_onchip_mem:onchip_mem\"" {  } { { "lab4/synthesis/lab4.v" "onchip_mem" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_onchip_mem.hex " "Parameter \"init_file\" = \"lab4_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804729 ""}  } { { "lab4/synthesis/submodules/lab4_onchip_mem.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1487963804729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tbi1 " "Found entity 1: altsyncram_tbi1" {  } { { "db/altsyncram_tbi1.tdf" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/db/altsyncram_tbi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1487963804848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1487963804848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tbi1 lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tbi1:auto_generated " "Elaborating entity \"altsyncram_tbi1\" for hierarchy \"lab4:nios\|lab4_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_tbi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963804848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_sys_clk_timer lab4:nios\|lab4_sys_clk_timer:sys_clk_timer " "Elaborating entity \"lab4_sys_clk_timer\" for hierarchy \"lab4:nios\|lab4_sys_clk_timer:sys_clk_timer\"" {  } { { "lab4/synthesis/lab4.v" "sys_clk_timer" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_sysid lab4:nios\|lab4_sysid:sysid " "Elaborating entity \"lab4_sysid\" for hierarchy \"lab4:nios\|lab4_sysid:sysid\"" {  } { { "lab4/synthesis/lab4.v" "sysid" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lab4_mm_interconnect_0\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lab4/synthesis/lab4.v" "mm_interconnect_0" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sys_clk_timer_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "sys_clk_timer_s1_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963805966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router " "Elaborating entity \"lab4_mm_interconnect_0_router\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\|lab4_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router:router\|lab4_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_001 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lab4_mm_interconnect_0_router_001\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_001" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_001_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_001:router_001\|lab4_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_002 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lab4_mm_interconnect_0_router_002\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_002" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_002_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_002:router_002\|lab4_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_004 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"lab4_mm_interconnect_0_router_004\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "router_004" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_router_004_default_decode lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"lab4_mm_interconnect_0_router_004_default_decode\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_router_004:router_004\|lab4_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_demux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lab4_mm_interconnect_0_cmd_demux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_demux_001 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lab4_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_mux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lab4_mm_interconnect_0_cmd_mux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_cmd_mux_002 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"lab4_mm_interconnect_0_cmd_mux_002\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_demux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lab4_mm_interconnect_0_rsp_demux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_demux_002 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"lab4_mm_interconnect_0_rsp_demux_002\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_mux lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lab4_mm_interconnect_0_rsp_mux\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_rsp_mux_001 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lab4_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_avalon_st_adapter lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lab4_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 2485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lab4:nios\|lab4_mm_interconnect_0:mm_interconnect_0\|lab4_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963806962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_irq_mapper lab4:nios\|lab4_irq_mapper:irq_mapper " "Elaborating entity \"lab4_irq_mapper\" for hierarchy \"lab4:nios\|lab4_irq_mapper:irq_mapper\"" {  } { { "lab4/synthesis/lab4.v" "irq_mapper" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963807030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lab4:nios\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lab4:nios\|altera_reset_controller:rst_controller\"" {  } { { "lab4/synthesis/lab4.v" "rst_controller" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/lab4.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963807048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963807067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lab4:nios\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1487963807087 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_lab4_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_lab4_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "lab4/synthesis/submodules/lab4_cpu.v" "the_lab4_cpu_nios2_oci_itrace" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4/synthesis/submodules/lab4_cpu.v" 3230 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1487963808828 "|lab4top|lab4:nios|lab4_cpu:cpu|lab4_cpu_nios2_oci:the_lab4_cpu_nios2_oci|lab4_cpu_nios2_oci_itrace:the_lab4_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1487963816304 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1487963816304 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1487963816394 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1487963816394 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1487963816394 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1487963816395 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1487963816395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1487963816417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963819318 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "54 " "54 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1487963821547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963821918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963822505 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/output_files/lab4.map.smsg " "Generated suppressed messages file C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1487963823010 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1487963824890 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963824890 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab4top.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963825547 "|lab4top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab4top.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963825547 "|lab4top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab4top.v" "" { Text "C:/Users/Andrique/Documents/EE 371/labs/lab371/lab4/nios_countBinary/lab4top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1487963825547 "|lab4top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1487963825547 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2553 " "Implemented 2553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1487963825562 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1487963825562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2345 " "Implemented 2345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1487963825562 ""} { "Info" "ICUT_CUT_TM_RAMS" "190 " "Implemented 190 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1487963825562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1487963825562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "749 " "Peak virtual memory: 749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1487963825760 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 24 11:17:05 2017 " "Processing ended: Fri Feb 24 11:17:05 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1487963825760 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1487963825760 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1487963825760 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1487963825760 ""}
