--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml EDA322_processor.twx EDA322_processor.ncd -o
EDA322_processor.twr EDA322_processor.pcf -ucf EDA322_processor.ucf

Design file:              EDA322_processor.ncd
Physical constraint file: EDA322_processor.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13209 paths analyzed, 847 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.466ns.
--------------------------------------------------------------------------------

Paths for end point acc_register/res_7_1 (OLOGIC_X18Y15.D1), 173 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_9 (FF)
  Destination:          acc_register/res_7_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.854ns (Levels of Logic = 8)
  Clock Path Skew:      0.423ns (0.698 - 0.275)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_9 to acc_register/res_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.DQ       Tcko                  0.408   fe_de_register/res<9>
                                                       fe_de_register/res_9
    SLICE_X28Y6.B1       net (fanout=17)       0.658   fe_de_register/res<9>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X37Y11.B6      net (fanout=2)        1.199   lut224_38
    SLICE_X37Y11.B       Tilo                  0.259   acc_register/res<7>
                                                       ][520_188
    OLOGIC_X18Y15.D1     net (fanout=1)        0.550   ][520_188
    OLOGIC_X18Y15.CLK0   Todck                 0.803   acc_register/res_7_1
                                                       acc_register/res_7_1
    -------------------------------------------------  ---------------------------
    Total                                      8.854ns (3.283ns logic, 5.571ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10 (FF)
  Destination:          acc_register/res_7_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.828ns (Levels of Logic = 8)
  Clock Path Skew:      0.423ns (0.698 - 0.275)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10 to acc_register/res_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y7.AQ       Tcko                  0.391   fe_de_register/res<11>
                                                       fe_de_register/res_10
    SLICE_X28Y6.B2       net (fanout=14)       0.649   fe_de_register/res<10>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X37Y11.B6      net (fanout=2)        1.199   lut224_38
    SLICE_X37Y11.B       Tilo                  0.259   acc_register/res<7>
                                                       ][520_188
    OLOGIC_X18Y15.D1     net (fanout=1)        0.550   ][520_188
    OLOGIC_X18Y15.CLK0   Todck                 0.803   acc_register/res_7_1
                                                       acc_register/res_7_1
    -------------------------------------------------  ---------------------------
    Total                                      8.828ns (3.266ns logic, 5.562ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_8 (FF)
  Destination:          acc_register/res_7_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.742ns (Levels of Logic = 8)
  Clock Path Skew:      0.428ns (0.698 - 0.270)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_8 to acc_register/res_7_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   fe_de_register/res<8>
                                                       fe_de_register/res_8
    SLICE_X28Y6.B4       net (fanout=15)       0.507   fe_de_register/res<8>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X37Y11.B6      net (fanout=2)        1.199   lut224_38
    SLICE_X37Y11.B       Tilo                  0.259   acc_register/res<7>
                                                       ][520_188
    OLOGIC_X18Y15.D1     net (fanout=1)        0.550   ][520_188
    OLOGIC_X18Y15.CLK0   Todck                 0.803   acc_register/res_7_1
                                                       acc_register/res_7_1
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (3.322ns logic, 5.420ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point freg/res_0_1 (OLOGIC_X14Y3.D1), 787 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_9 (FF)
  Destination:          freg/res_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.701ns (Levels of Logic = 9)
  Clock Path Skew:      0.415ns (0.690 - 0.275)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_9 to freg/res_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.DQ       Tcko                  0.408   fe_de_register/res<9>
                                                       fe_de_register/res_9
    SLICE_X28Y6.B1       net (fanout=17)       0.658   fe_de_register/res<9>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X29Y2.B5       net (fanout=2)        0.555   lut224_38
    SLICE_X29Y2.B        Tilo                  0.259   ][449_136
                                                       lut225_39
    SLICE_X29Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X29Y2.A        Tilo                  0.259   ][449_136
                                                       lut228_42
    OLOGIC_X14Y3.D1      net (fanout=2)        0.590   lut228_42
    OLOGIC_X14Y3.CLK0    Todck                 0.803   freg/res_0_1
                                                       freg/res_0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.701ns (3.542ns logic, 5.159ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.705ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10 (FF)
  Destination:          freg/res_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.675ns (Levels of Logic = 9)
  Clock Path Skew:      0.415ns (0.690 - 0.275)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10 to freg/res_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y7.AQ       Tcko                  0.391   fe_de_register/res<11>
                                                       fe_de_register/res_10
    SLICE_X28Y6.B2       net (fanout=14)       0.649   fe_de_register/res<10>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X29Y2.B5       net (fanout=2)        0.555   lut224_38
    SLICE_X29Y2.B        Tilo                  0.259   ][449_136
                                                       lut225_39
    SLICE_X29Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X29Y2.A        Tilo                  0.259   ][449_136
                                                       lut228_42
    OLOGIC_X14Y3.D1      net (fanout=2)        0.590   lut228_42
    OLOGIC_X14Y3.CLK0    Todck                 0.803   freg/res_0_1
                                                       freg/res_0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.675ns (3.525ns logic, 5.150ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_8 (FF)
  Destination:          freg/res_0_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.589ns (Levels of Logic = 9)
  Clock Path Skew:      0.420ns (0.690 - 0.270)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_8 to freg/res_0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   fe_de_register/res<8>
                                                       fe_de_register/res_8
    SLICE_X28Y6.B4       net (fanout=15)       0.507   fe_de_register/res<8>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X29Y2.B5       net (fanout=2)        0.555   lut224_38
    SLICE_X29Y2.B        Tilo                  0.259   ][449_136
                                                       lut225_39
    SLICE_X29Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X29Y2.A        Tilo                  0.259   ][449_136
                                                       lut228_42
    OLOGIC_X14Y3.D1      net (fanout=2)        0.590   lut228_42
    OLOGIC_X14Y3.CLK0    Todck                 0.803   freg/res_0_1
                                                       freg/res_0_1
    -------------------------------------------------  ---------------------------
    Total                                      8.589ns (3.581ns logic, 5.008ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point freg/res_0 (OLOGIC_X13Y3.D1), 787 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_9 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.565ns (Levels of Logic = 9)
  Clock Path Skew:      0.407ns (0.559 - 0.152)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_9 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y7.DQ       Tcko                  0.408   fe_de_register/res<9>
                                                       fe_de_register/res_9
    SLICE_X28Y6.B1       net (fanout=17)       0.658   fe_de_register/res<9>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X29Y2.B5       net (fanout=2)        0.555   lut224_38
    SLICE_X29Y2.B        Tilo                  0.259   ][449_136
                                                       lut225_39
    SLICE_X29Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X29Y2.A        Tilo                  0.259   ][449_136
                                                       lut228_42
    OLOGIC_X13Y3.D1      net (fanout=2)        0.454   lut228_42
    OLOGIC_X13Y3.CLK0    Todck                 0.803   freg/res<0>
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      8.565ns (3.542ns logic, 5.023ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_10 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 9)
  Clock Path Skew:      0.407ns (0.559 - 0.152)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_10 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y7.AQ       Tcko                  0.391   fe_de_register/res<11>
                                                       fe_de_register/res_10
    SLICE_X28Y6.B2       net (fanout=14)       0.649   fe_de_register/res<10>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X29Y2.B5       net (fanout=2)        0.555   lut224_38
    SLICE_X29Y2.B        Tilo                  0.259   ][449_136
                                                       lut225_39
    SLICE_X29Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X29Y2.A        Tilo                  0.259   ][449_136
                                                       lut228_42
    OLOGIC_X13Y3.D1      net (fanout=2)        0.454   lut228_42
    OLOGIC_X13Y3.CLK0    Todck                 0.803   freg/res<0>
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (3.525ns logic, 5.014ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fe_de_register/res_8 (FF)
  Destination:          freg/res_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.453ns (Levels of Logic = 9)
  Clock Path Skew:      0.407ns (0.677 - 0.270)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fe_de_register/res_8 to freg/res_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y6.BQ       Tcko                  0.447   fe_de_register/res<8>
                                                       fe_de_register/res_8
    SLICE_X28Y6.B4       net (fanout=15)       0.507   fe_de_register/res<8>
    SLICE_X28Y6.B        Tilo                  0.205   fe_de_register/res<3>
                                                       lut188_4
    SLICE_X31Y6.D4       net (fanout=4)        0.497   lut188_4
    SLICE_X31Y6.D        Tilo                  0.259   lut189_5
                                                       lut189_5
    SLICE_X31Y6.C2       net (fanout=1)        1.077   lut189_5
    SLICE_X31Y6.C        Tilo                  0.259   lut189_5
                                                       lut190_6
    SLICE_X29Y6.B2       net (fanout=7)        0.704   lut190_6
    SLICE_X29Y6.B        Tilo                  0.259   lut194_10
                                                       lut196_12
    SLICE_X29Y6.A5       net (fanout=4)        0.208   lut196_12
    SLICE_X29Y6.A        Tilo                  0.259   lut194_10
                                                       lut199_15
    SLICE_X29Y5.B5       net (fanout=3)        0.367   lut199_15
    SLICE_X29Y5.B        Tilo                  0.259   lut214_28
                                                       lut204_20
    SLICE_X29Y5.C4       net (fanout=4)        0.311   lut204_20
    SLICE_X29Y5.CMUX     Tilo                  0.313   lut214_28
                                                       lut224_38
    SLICE_X29Y2.B5       net (fanout=2)        0.555   lut224_38
    SLICE_X29Y2.B        Tilo                  0.259   ][449_136
                                                       lut225_39
    SLICE_X29Y2.A5       net (fanout=2)        0.192   ][449_136
    SLICE_X29Y2.A        Tilo                  0.259   ][449_136
                                                       lut228_42
    OLOGIC_X13Y3.D1      net (fanout=2)        0.454   lut228_42
    OLOGIC_X13Y3.CLK0    Todck                 0.803   freg/res<0>
                                                       freg/res_0
    -------------------------------------------------  ---------------------------
    Total                                      8.453ns (3.581ns logic, 4.872ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point acc_register/res_6 (SLICE_X37Y11.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               acc_register/res_6 (FF)
  Destination:          acc_register/res_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: acc_register/res_6 to acc_register/res_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y11.AQ      Tcko                  0.198   acc_register/res<7>
                                                       acc_register/res_6
    SLICE_X37Y11.A6      net (fanout=7)        0.034   acc_register/res<6>
    SLICE_X37Y11.CLK     Tah         (-Th)    -0.215   acc_register/res<7>
                                                       ][523_191
                                                       acc_register/res_6
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point fe_register/res_3 (SLICE_X15Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fe_register/res_3 (FF)
  Destination:          fe_register/res_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: fe_register/res_3 to fe_register/res_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y2.DQ       Tcko                  0.198   fe_register/res<3>
                                                       fe_register/res_3
    SLICE_X15Y2.D6       net (fanout=42)       0.038   fe_register/res<3>
    SLICE_X15Y2.CLK      Tah         (-Th)    -0.215   fe_register/res<3>
                                                       lut520_164
                                                       fe_register/res_3
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Paths for end point acc_register/res_5 (SLICE_X34Y12.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               acc_register/res_5 (FF)
  Destination:          acc_register/res_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: acc_register/res_5 to acc_register/res_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y12.DQ      Tcko                  0.234   acc_register/res<5>
                                                       acc_register/res_5
    SLICE_X34Y12.D6      net (fanout=6)        0.021   acc_register/res<5>
    SLICE_X34Y12.CLK     Tah         (-Th)    -0.197   acc_register/res<5>
                                                       ][526_194
                                                       acc_register/res_5
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.431ns logic, 0.021ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP "CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: de_ex_register/res_7_1/CLK0
  Logical resource: de_ex_register/res_7_1/CK0
  Location pin: OLOGIC_X18Y7.CLK0
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: fe_de_register/res_3_1/CLK0
  Logical resource: fe_de_register/res_3_1/CK0
  Location pin: OLOGIC_X8Y1.CLK0
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.466|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 13209 paths, 0 nets, and 1054 connections

Design statistics:
   Minimum period:   8.466ns{1}   (Maximum frequency: 118.120MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 28 16:01:45 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



