0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1713451665,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sim_1/new/tb_blk_mem_gen_0.v,,blk_mem_gen_0,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sim_1/new/tb_blk_mem_gen_0.v,1713451453,verilog,,C:/Users/catal/Documents/GitHub/FPGA-Image-Processing/VGA-Image-Testing/VGA-Image-Testing.srcs/sim_1/new/tb_vga_driver.v,,tb_blk_mem_gen_0,,,../../../../VGA-Image-Testing.ip_user_files/ipstatic,,,,,
,,,,,,,,,,,,,,
