\doxysection{npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t Struct Reference}
\hypertarget{structnpu__set__ifm__stride__c__t}{}\label{structnpu__set__ifm__stride__c__t}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}


{\ttfamily \#include $<$ethosu55\+\_\+interface.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__ifm__stride__c__t_a514e6aeee4442f6b450827f8018f3c80}{opcode}}\+: 10
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__ifm__stride__c__t_a2c521b3f7dec97fb8605c74b667741af}{reserved0}}\+: 4
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__ifm__stride__c__t_a622c578abdb702679c932f97a531f92b}{control}}\+: 2
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__ifm__stride__c__t_a96e942ccd056545aa7cc8c82ab462203}{reserved1}}\+: 16
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__ifm__stride__c__t_a431a11301877f4c3024f8806a9ee8644}{addr}}\+: 32
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__ifm__stride__c__t_afc21e1ad6054b782c1a40c5960e5cc6d}{addr\+\_\+hi}}\+: 8
\item 
uint32\+\_\+t \mbox{\hyperlink{structnpu__set__ifm__stride__c__t_a7767ae2b145ecef9852add3c80c59d67}{addr\+\_\+lo}}\+: 32
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{structnpu__set__ifm__stride__c__t_a431a11301877f4c3024f8806a9ee8644}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}!addr@{addr}}
\index{addr@{addr}!npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}
\doxysubsubsection{\texorpdfstring{addr}{addr}}
{\footnotesize\ttfamily \label{structnpu__set__ifm__stride__c__t_a431a11301877f4c3024f8806a9ee8644} 
uint32\+\_\+t npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t\+::addr}

\Hypertarget{structnpu__set__ifm__stride__c__t_afc21e1ad6054b782c1a40c5960e5cc6d}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}!addr\_hi@{addr\_hi}}
\index{addr\_hi@{addr\_hi}!npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}
\doxysubsubsection{\texorpdfstring{addr\_hi}{addr\_hi}}
{\footnotesize\ttfamily \label{structnpu__set__ifm__stride__c__t_afc21e1ad6054b782c1a40c5960e5cc6d} 
uint32\+\_\+t npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t\+::addr\+\_\+hi}

\Hypertarget{structnpu__set__ifm__stride__c__t_a7767ae2b145ecef9852add3c80c59d67}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}!addr\_lo@{addr\_lo}}
\index{addr\_lo@{addr\_lo}!npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}
\doxysubsubsection{\texorpdfstring{addr\_lo}{addr\_lo}}
{\footnotesize\ttfamily \label{structnpu__set__ifm__stride__c__t_a7767ae2b145ecef9852add3c80c59d67} 
uint32\+\_\+t npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t\+::addr\+\_\+lo}

\Hypertarget{structnpu__set__ifm__stride__c__t_a622c578abdb702679c932f97a531f92b}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}!control@{control}}
\index{control@{control}!npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}
\doxysubsubsection{\texorpdfstring{control}{control}}
{\footnotesize\ttfamily \label{structnpu__set__ifm__stride__c__t_a622c578abdb702679c932f97a531f92b} 
uint32\+\_\+t npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t\+::control}

\Hypertarget{structnpu__set__ifm__stride__c__t_a514e6aeee4442f6b450827f8018f3c80}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}!opcode@{opcode}}
\index{opcode@{opcode}!npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}
\doxysubsubsection{\texorpdfstring{opcode}{opcode}}
{\footnotesize\ttfamily \label{structnpu__set__ifm__stride__c__t_a514e6aeee4442f6b450827f8018f3c80} 
uint32\+\_\+t npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t\+::opcode}

\Hypertarget{structnpu__set__ifm__stride__c__t_a2c521b3f7dec97fb8605c74b667741af}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}!reserved0@{reserved0}}
\index{reserved0@{reserved0}!npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}
\doxysubsubsection{\texorpdfstring{reserved0}{reserved0}}
{\footnotesize\ttfamily \label{structnpu__set__ifm__stride__c__t_a2c521b3f7dec97fb8605c74b667741af} 
uint32\+\_\+t npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t\+::reserved0}

\Hypertarget{structnpu__set__ifm__stride__c__t_a96e942ccd056545aa7cc8c82ab462203}\index{npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}!reserved1@{reserved1}}
\index{reserved1@{reserved1}!npu\_set\_ifm\_stride\_c\_t@{npu\_set\_ifm\_stride\_c\_t}}
\doxysubsubsection{\texorpdfstring{reserved1}{reserved1}}
{\footnotesize\ttfamily \label{structnpu__set__ifm__stride__c__t_a96e942ccd056545aa7cc8c82ab462203} 
uint32\+\_\+t npu\+\_\+set\+\_\+ifm\+\_\+stride\+\_\+c\+\_\+t\+::reserved1}



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu55__interface_8h}{ethosu55\+\_\+interface.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/porting/ethos-\/core-\/driver/src/\mbox{\hyperlink{ethosu65__interface_8h}{ethosu65\+\_\+interface.\+h}}\end{DoxyCompactItemize}
