// Seed: 38574649
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    output supply0 id_2,
    input supply1 id_3
    , id_19 = 1, id_20 = !1,
    output supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri id_7,
    input wor id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    input wand id_12,
    input supply1 id_13,
    input tri1 id_14,
    input uwire id_15,
    input wand id_16,
    input tri1 id_17
);
  final id_20 = 1 == id_13;
  wire id_21;
  assign id_19 = id_10;
  wire id_22;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    output tri1 id_2,
    input tri id_3,
    input wor id_4,
    input uwire id_5,
    input tri1 id_6,
    input uwire id_7,
    output tri1 id_8
    , id_37,
    input tri1 id_9,
    input uwire id_10,
    output tri0 id_11,
    output tri id_12,
    input tri id_13,
    output supply0 id_14,
    input wor id_15,
    output tri0 id_16,
    input tri id_17,
    input tri id_18,
    input wor id_19,
    input tri0 id_20,
    input tri id_21,
    input tri1 id_22,
    input tri1 id_23
    , id_38 = 1,
    output wire id_24,
    output wor id_25,
    output wor id_26,
    input supply0 id_27,
    input wand id_28,
    input wor id_29,
    input tri1 id_30,
    output tri1 id_31,
    output wand id_32,
    input tri0 id_33,
    input tri0 id_34,
    input wand id_35
);
  always cover (1);
  module_0(
      id_6,
      id_9,
      id_16,
      id_18,
      id_12,
      id_21,
      id_23,
      id_26,
      id_15,
      id_9,
      id_30,
      id_19,
      id_29,
      id_1,
      id_29,
      id_5,
      id_34,
      id_7
  );
  wire id_39;
endmodule
