err_clk_unregister	,	V_31
parent	,	V_5
"%s: Couldn't register the clock\n"	,	L_3
of_clk_add_provider	,	F_10
mult	,	V_7
__iomem	,	T_2
shift	,	V_22
clk_unregister_composite	,	F_11
hw	,	V_26
of_node_full_name	,	F_5
sun4i_a10_pll3_setup	,	F_1
reg	,	V_12
of_clk_src_simple_get	,	V_30
lock	,	V_19
release_mem_region	,	F_15
ret	,	V_14
clk_register_composite	,	F_9
res	,	V_11
clk	,	V_13
resource	,	V_10
node	,	V_2
clk_name	,	V_3
of_clk_get_parent_name	,	F_3
name	,	V_4
pr_err	,	F_7
of_property_read_string	,	F_2
GFP_KERNEL	,	V_15
"clock-output-names"	,	L_1
SUN4I_A10_PLL3_DIV_WIDTH	,	V_25
SUN4I_A10_PLL3_DIV_SHIFT	,	V_23
iounmap	,	F_13
sun4i_a10_pll3_lock	,	V_20
kfree	,	F_12
of_address_to_resource	,	F_14
err_unmap	,	V_16
err_free_mult	,	V_29
device_node	,	V_1
"%s: Could not map the clock registers\n"	,	L_2
clk_multiplier_ops	,	V_27
kzalloc	,	F_8
bit_idx	,	V_17
of_io_request_and_map	,	F_4
start	,	V_32
err_free_gate	,	V_21
clk_multiplier	,	V_6
"%s: Couldn't register DT provider\n"	,	L_4
resource_size	,	F_16
clk_gate_ops	,	V_28
__init	,	T_1
SUN4I_A10_PLL3_GATE_BIT	,	V_18
width	,	V_24
gate	,	V_9
clk_gate	,	V_8
IS_ERR	,	F_6
