{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1349789051432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1349789051433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 09:24:11 2012 " "Processing started: Tue Oct 09 09:24:11 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1349789051433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1349789051433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist mux_4 -c mux_4 " "Command: quartus_map --generate_functional_sim_netlist mux_4 -c mux_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1349789051433 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1349789051822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.v" "" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349789051900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349789051900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux_4 " "Elaborating entity \"mux_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1349789051939 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "mux_4.v" "Mux0" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "mux_4.v" "Mux1" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "mux_4.v" "Mux2" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "mux_4.v" "Mux3" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "mux_4.v" "Mux4" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "mux_4.v" "Mux5" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "mux_4.v" "Mux6" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "mux_4.v" "Mux7" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1349789052000 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1349789052000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "mux_4.v" "" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1349789052407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1349789052436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1349789052436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1349789052436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1349789052436 ""}  } { { "mux_4.v" "" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/mux_4.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1349789052436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_umc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_umc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_umc " "Found entity 1: mux_umc" {  } { { "db/mux_umc.tdf" "" { Text "C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/MUX_4_input/db/mux_umc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1349789052575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1349789052575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1349789052665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 09 09:24:12 2012 " "Processing ended: Tue Oct 09 09:24:12 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1349789052665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1349789052665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1349789052665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1349789052665 ""}
