/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [16:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [9:0] _05_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 10'h000;
    else _05_ <= { celloutsig_1_5z, celloutsig_1_4z, _03_[6:5], _01_, _03_[3:1], _00_, celloutsig_1_2z };
  assign { _04_[9:8], _02_, _04_[6:0] } = _05_;
  assign celloutsig_0_0z = !(in_data[57] ? in_data[27] : in_data[42]);
  assign celloutsig_1_4z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_2z);
  assign celloutsig_1_19z = ~(celloutsig_1_11z[2] | celloutsig_1_5z);
  assign celloutsig_0_2z = ~((out_data[35] | out_data[32]) & (in_data[8] | celloutsig_0_0z));
  assign celloutsig_1_2z = ~((_00_ | in_data[109]) & (1'h0 | _01_));
  assign celloutsig_1_9z = ~((_02_ | 1'h0) & (celloutsig_1_2z | celloutsig_1_6z));
  reg [6:0] _12_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _12_ <= 7'h00;
    else _12_ <= in_data[119:113];
  assign { _03_[6:5], _01_, _03_[3:1], _00_ } = _12_;
  reg [6:0] _13_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_12z[0])
    if (celloutsig_1_12z[0]) _13_ <= 7'h00;
    else _13_ <= in_data[58:52];
  assign out_data[38:32] = _13_;
  assign celloutsig_1_3z = ! in_data[111:105];
  assign celloutsig_1_8z = { in_data[190:178], 5'h00, celloutsig_1_6z, celloutsig_1_2z } == { 2'h0, celloutsig_1_3z, 7'h00, _04_[9:8], _02_, _04_[6:0] };
  assign celloutsig_1_5z = { _03_[6:5], _01_, _03_[3:2], celloutsig_1_3z } || { in_data[174:171], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = _03_[2] & ~(_01_);
  assign celloutsig_1_12z = { _04_[6:1], celloutsig_1_8z, celloutsig_1_8z } ^ celloutsig_1_11z[8:1];
  assign celloutsig_1_11z[4] = ~ in_data[163];
  assign celloutsig_1_11z[5] = ~ in_data[164];
  assign celloutsig_1_11z[6] = ~ in_data[165];
  assign celloutsig_1_11z[7] = ~ in_data[166];
  assign celloutsig_1_11z[8] = ~ in_data[167];
  assign out_data[140:133] = { celloutsig_1_12z[6:0], celloutsig_1_5z } ^ { in_data[104:101], celloutsig_1_9z, celloutsig_1_12z[7:5] };
  assign { celloutsig_1_11z[1], celloutsig_1_11z[3:2], celloutsig_1_11z[0] } = { _02_, _04_[9:8], _04_[6] } ~^ { celloutsig_1_2z, in_data[162], celloutsig_1_9z, celloutsig_1_2z };
  assign { _03_[4], _03_[0] } = { _01_, _00_ };
  assign { _04_[16:10], _04_[7] } = { 7'h00, _02_ };
  assign { out_data[132:128], out_data[96], out_data[0] } = { celloutsig_1_12z[4:0], celloutsig_1_19z, celloutsig_0_2z };
endmodule
