#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Jun 24 07:26:39 2023
# Process ID: 22854
# Current directory: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1
# Command line: vivado -log design_1_runge_kutta_45_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_runge_kutta_45_0_1.tcl
# Log file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1/design_1_runge_kutta_45_0_1.vds
# Journal file: /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1/vivado.jou
# Running On: davide-N552VW, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 4, Host memory: 16659 MB
#-----------------------------------------------------------
source design_1_runge_kutta_45_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/Projects/runge_kutta_45'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/davide/Projects/runge_kutta_45' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_runge_kutta_45_0_1 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22924
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3149.832 ; gain = 8.000 ; free physical = 2284 ; free virtual = 4920
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_runge_kutta_45_0_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_1/synth/design_1_runge_kutta_45_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_k_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_k_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_k_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_k_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_c_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_c_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_c_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_c_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_e_V_RAM_AUTO_1R1W' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_e_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_e_V_RAM_AUTO_1R1W' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_e_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ode_fpga' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ode_fpga.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_division' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_division.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1_divseq' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1_divseq' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1.v:88]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_division' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_division.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der_Pipeline_add_constant_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der_Pipeline_add_constant_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mux_32_85_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mux_32_85_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mux_32_85_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mux_32_85_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_flow_control_loop_pipe_sequential_init' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_flow_control_loop_pipe_sequential_init' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der_Pipeline_add_constant_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der_Pipeline_add_constant_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der_Pipeline_sq_sum_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mux_32_86_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mux_32_86_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mux_32_86_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mux_32_86_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_86s_86s_172_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_86s_86s_172_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_86s_86s_172_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_86s_86s_172_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der_Pipeline_sq_sum_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_vel_der_Pipeline_sqrt_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der_Pipeline_sqrt_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_140s_140s_140_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_140s_140s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_140s_140s_140_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_140s_140s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_vel_der' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_vel_der.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ode_fpga_Pipeline_2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ode_fpga' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ode_fpga.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_macply' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_macply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_177s_177s_280_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_177s_177s_280_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_177s_177s_280_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_177s_177s_280_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_macply' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_macply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_multiply' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_multiply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_177s_177s_287_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_177s_177s_287_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_177s_177s_287_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_177s_177s_287_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_multiply' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_multiply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ap_fixed_base' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ap_fixed_base.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ap_fixed_base' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ap_fixed_base.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_151_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_151_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_151_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_151_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.dat' is read successfully [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sqrt_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_control_s_axi' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_control_s_axi.v:296]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_control_s_axi' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_store' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_store' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_load' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_load' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_write' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_throttle' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized5' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized5' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized6' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized6' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_throttle' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_write' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_read' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized7' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized5' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized5' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized7' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_read' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_store' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_store' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_load' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_load' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_write' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_throttle' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized5' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized3' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized3' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized5' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized6' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized4' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized4' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized6' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_throttle' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_write' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_read' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized7' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized5' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized5' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized7' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_read' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_56ns_85s_140_1_1' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_56ns_85s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_56ns_85s_140_1_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_56ns_85s_140_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_runge_kutta_45_0_1' (0#1) [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_1/synth/design_1_runge_kutta_45_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_sdiv_196ns_175ns_196_200_seq_1.v:172]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln151_reg_213_pp0_iter1_reg_reg was removed.  [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_151_1.v:286]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_control_s_axi.v:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_tk_prev_phi_fu_876_p6_reg' and it is trimmed from '32' to '14' bits. [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45.v:3309]
WARNING: [Synth 8-7129] Port raddr[-1] in module runge_kutta_45_X_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[0] in module runge_kutta_45_X_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port re in module runge_kutta_45_X_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_X_BUS_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_X_BUS_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[-1] in module runge_kutta_45_T_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[0] in module runge_kutta_45_T_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port re in module runge_kutta_45_T_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_T_BUS_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_T_BUS_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_ARREADY in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RVALID in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[127] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[126] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[125] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[124] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[123] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[122] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[121] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[120] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[119] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[118] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[117] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[116] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[115] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[114] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[113] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[112] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[111] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[110] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[109] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[108] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[107] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[106] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[105] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[104] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[103] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[102] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[101] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[100] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[99] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[98] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[97] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[96] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[95] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[94] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[93] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[92] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[91] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[90] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[89] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[88] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[87] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[86] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[85] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[84] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[83] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[82] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[81] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[80] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[79] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[78] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[77] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[76] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[75] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[74] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[73] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[72] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[71] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[70] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[69] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[68] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[67] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[66] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[65] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[64] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[63] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[62] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[61] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[60] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[59] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[58] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[57] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[56] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.832 ; gain = 8.000 ; free physical = 4277 ; free virtual = 6918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.832 ; gain = 8.000 ; free physical = 4232 ; free virtual = 6873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3149.832 ; gain = 8.000 ; free physical = 4232 ; free virtual = 6873
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3149.832 ; gain = 0.000 ; free physical = 4174 ; free virtual = 6816
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_1/constraints/runge_kutta_45_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_1/constraints/runge_kutta_45_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3279.645 ; gain = 0.000 ; free physical = 4165 ; free virtual = 6813
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3295.520 ; gain = 15.875 ; free physical = 4160 ; free virtual = 6812
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3295.520 ; gain = 153.688 ; free physical = 4323 ; free virtual = 6975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3295.520 ; gain = 153.688 ; free physical = 4321 ; free virtual = 6973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3295.520 ; gain = 153.688 ; free physical = 4317 ; free virtual = 6969
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'runge_kutta_45_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'runge_kutta_45_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "runge_kutta_45_c_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "runge_kutta_45_e_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'runge_kutta_45_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'runge_kutta_45_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 3295.520 ; gain = 153.688 ; free physical = 4392 ; free virtual = 7057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  287 Bit       Adders := 1     
	   3 Input  197 Bit       Adders := 1     
	   2 Input  196 Bit       Adders := 2     
	   3 Input  178 Bit       Adders := 1     
	   2 Input  175 Bit       Adders := 1     
	   3 Input   88 Bit       Adders := 1     
	   3 Input   87 Bit       Adders := 1     
	   2 Input   86 Bit       Adders := 2     
	   2 Input   85 Bit       Adders := 8     
	   2 Input   64 Bit       Adders := 15    
	   3 Input   64 Bit       Adders := 1     
	   2 Input   54 Bit       Adders := 6     
	   2 Input   52 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 25    
	   3 Input   32 Bit       Adders := 3     
	   3 Input   15 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 23    
	   3 Input   11 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 6     
	   3 Input    6 Bit       Adders := 2     
	   4 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 45    
	   2 Input    3 Bit       Adders := 39    
	   2 Input    2 Bit       Adders := 13    
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	              200 Bit    Registers := 1     
	              197 Bit    Registers := 1     
	              196 Bit    Registers := 6     
	              178 Bit    Registers := 1     
	              177 Bit    Registers := 4     
	              176 Bit    Registers := 1     
	              175 Bit    Registers := 2     
	              173 Bit    Registers := 1     
	              145 Bit    Registers := 2     
	              144 Bit    Registers := 2     
	              140 Bit    Registers := 1     
	              130 Bit    Registers := 2     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 12    
	               89 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               87 Bit    Registers := 1     
	               86 Bit    Registers := 6     
	               85 Bit    Registers := 39    
	               82 Bit    Registers := 1     
	               72 Bit    Registers := 6     
	               64 Bit    Registers := 36    
	               63 Bit    Registers := 1     
	               61 Bit    Registers := 1     
	               60 Bit    Registers := 7     
	               55 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               48 Bit    Registers := 1     
	               44 Bit    Registers := 2     
	               32 Bit    Registers := 34    
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 37    
	                2 Bit    Registers := 38    
	                1 Bit    Registers := 268   
+---Multipliers : 
	            177x177  Multipliers := 2     
	              86x86  Multipliers := 1     
	            140x140  Multipliers := 1     
	              57x85  Multipliers := 1     
+---RAMs : 
	            2040K Bit	(24576 X 85 bit)          RAMs := 1     
	             340K Bit	(4096 X 85 bit)          RAMs := 1     
	               3K Bit	(42 X 85 bit)          RAMs := 1     
	               2K Bit	(15 X 144 bit)          RAMs := 2     
	               1K Bit	(15 X 130 bit)          RAMs := 2     
	               1K Bit	(6 X 177 bit)          RAMs := 1     
	              510 Bit	(6 X 85 bit)          RAMs := 1     
+---Muxes : 
	 201 Input  200 Bit        Muxes := 1     
	   2 Input  196 Bit        Muxes := 6     
	   2 Input  195 Bit        Muxes := 1     
	   2 Input  178 Bit        Muxes := 1     
	  16 Input  177 Bit        Muxes := 1     
	   2 Input  177 Bit        Muxes := 2     
	   2 Input  176 Bit        Muxes := 1     
	   2 Input  175 Bit        Muxes := 1     
	   2 Input  174 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 7     
	   2 Input   96 Bit        Muxes := 4     
	   4 Input   89 Bit        Muxes := 1     
	   2 Input   88 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 6     
	   2 Input   85 Bit        Muxes := 44    
	   2 Input   72 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 31    
	  64 Input   63 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 1     
	  31 Input   60 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	   4 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 16    
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   50 Bit        Muxes := 1     
	   3 Input   48 Bit        Muxes := 1     
	   4 Input   44 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   3 Input   38 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 9     
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 7     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 1     
	  65 Input    7 Bit        Muxes := 4     
	  66 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 15    
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 58    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 29    
	   5 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 113   
	   3 Input    2 Bit        Muxes := 34    
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 309   
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 25 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_86s_86s_172_1_1.v:19]
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 65 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_140s_140s_140_1_1.v:19]
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
INFO: [Synth 8-4471] merging register 'grp_ode_fpga_Pipeline_2_fu_253/ap_CS_fsm_reg[0:0]' into 'grp_ode_fpga_Pipeline_1_fu_243/ap_CS_fsm_reg[0:0]' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_ode_fpga_Pipeline_2.v:112]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[0]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[173]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[1]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[55]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[2]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[56]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[3]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[57]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[4]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[58]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[5]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[59]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[6]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[60]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[7]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[61]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[8]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[9]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[10]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[64]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[11]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[65]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[12]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[66]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[13]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[67]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[14]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[68]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[15]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[69]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[16]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[70]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[17]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[71]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[18]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[72]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[19]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[73]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[20]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[74]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[21]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[75]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[22]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[76]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[23]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[77]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[24]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[78]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[25]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[79]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[26]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[80]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[27]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[81]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[28]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[82]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[29]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[83]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[30]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[84]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[31]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[85]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[32]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[86]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[33]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[87]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[34]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[88]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[35]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[89]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[36]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[90]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[37]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[91]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[38]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[92]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[39]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[93]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[40]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[94]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[41]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[95]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[42]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[96]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[43]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[97]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[44]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[98]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[45]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[99]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[46]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[100]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[47]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[101]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[48]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[102]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[49]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[103]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[50]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[104]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[51]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[105]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[52]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[106]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[53]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[107]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[54]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[108]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[55]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[109]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[56]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[110]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[57]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[111]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[58]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[112]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[59]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[113]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[60]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[114]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[61]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[115]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[62]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[116]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[63]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[117]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[64]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[118]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[65]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[119]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[66]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[120]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[67]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[121]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[68]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[122]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[69]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[123]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[70]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[124]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[71]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[125]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[72]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[126]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[73]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[127]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[74]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[128]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[75]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[129]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[76]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[130]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[77]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[131]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[78]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[132]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[79]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[133]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[80]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[134]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[81]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[135]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[82]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[136]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[83]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[137]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[84]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[138]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[85]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[139]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[86]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[140]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/r_V_2_reg_361_reg[87]' (FDE) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/sext_ln67_reg_356_reg[141]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[173]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[172]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[172]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[171]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[171]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[170]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[170]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[169]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[169]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[168]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[168]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[167]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[167]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[166]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[166]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[165]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[165]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[164]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[164]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[163]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[163]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[162]'
INFO: [Synth 8-3886] merging instance 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[162]' (FD) to 'grp_ode_fpga_fu_961/grp_vel_der_fu_216/zext_ln77_reg_376_reg[161]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/\zext_ln77_reg_376_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_ode_fpga_fu_961/grp_vel_der_fu_216/grp_division_fu_126/\sdiv_196ns_175ns_196_200_seq_1_U33/dividend0_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'grp_runge_kutta_45_Pipeline_update_1_fu_1254/ap_CS_fsm_reg[0:0]' into 'grp_runge_kutta_45_Pipeline_update_2_fu_1263/ap_CS_fsm_reg[0:0]' [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_1.v:115]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 101 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_177s_177s_280_1_1.v:19]
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 81 [/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/480b/hdl/verilog/runge_kutta_45_mul_177s_177s_287_1_1.v:19]
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
INFO: [Synth 8-3971] The signal "runge_kutta_45__GB3/e_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 5 RAM instances of RAM e_V_U/ram_reg to conserve power
INFO: [Synth 8-3971] The signal "runge_kutta_45__GB3/c_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM c_V_U/ram_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module runge_kutta_45_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module runge_kutta_45_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:47 ; elapsed = 00:02:26 . Memory (MB): peak = 3295.520 ; gain = 153.688 ; free physical = 1936 ; free virtual = 3894
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 285, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_86s_86s_172_1_1_U24/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: operator mul_86s_86s_172_1_1_U24/dout is absorbed into DSP mul_86s_86s_172_1_1_U24/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A*B2.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): PCIN+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_140s_140s_140_1_1_U38/dout, operation Mode is (post resource management): (PCIN>>17)+A2*B.
DSP Report: register mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: operator mul_140s_140s_140_1_1_U38/dout is absorbed into DSP mul_140s_140s_140_1_1_U38/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Report: Generating DSP mul_177s_177s_280_1_1_U68/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_177s_177s_280_1_1_U68/dout is absorbed into DSP mul_177s_177s_280_1_1_U68/dout.
DSP Debug: swapped A/B pins for adder 0x3e264460
DSP Debug: swapped A/B pins for adder 0x3e264c40
DSP Debug: swapped A/B pins for adder 0x3e26a3c0
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): C+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): PCIN+A*(B:0x0).
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: operator grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout is absorbed into DSP grp_multiply_fu_1164/mul_177s_177s_287_1_1_U79/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: Generating DSP mul_56ns_85s_140_1_1_U105/dout, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
DSP Report: operator mul_56ns_85s_140_1_1_U105/dout is absorbed into DSP mul_56ns_85s_140_1_1_U105/dout.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|runge_kutta_45__GB1 | yy_loc_V_U/ram_reg                       | 24 K x 85(READ_FIRST)  | W | R | 24 K x 85(WRITE_FIRST) |   | R | Port A and B     | 0      | 85     | 
|X_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|X_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|runge_kutta_45__GB3 | e_V_U/ram_reg                            | 6 x 177(NO_CHANGE)     | W |   | 6 x 177(READ_FIRST)    | W | R | Port A and B     | 0      | 5      | 
|runge_kutta_45__GB3 | c_V_U/ram_reg                            | 6 x 85(NO_CHANGE)      | W |   | 6 x 85(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB3 | k_V_U/ram_reg                            | 42 x 85(READ_FIRST)    | W | R | 42 x 85(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB4 | tt_loc_V_U/ram_reg                       | 4 K x 85(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 9      | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|runge_kutta_45                              | A*B             | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B        | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | (PCIN>>17)+A*B  | 23     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B             | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | (PCIN>>17)+A*B  | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B        | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B        | 23     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 21     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A*B2 | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 21     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A*B2 | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 21     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A*B2 | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 21     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A*B2 | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 21     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A*B2 | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 21     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A*B2 | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 21     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A*B2            | 21     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A2*B            | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A2*B       | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | (PCIN>>17)+A2*B | 18     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 21     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 24     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 21     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | PCIN+A*B        | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB3                         | (PCIN>>17)+A*B  | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:03 ; elapsed = 00:02:42 . Memory (MB): peak = 3295.520 ; gain = 153.688 ; free physical = 1719 ; free virtual = 3728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:12 ; elapsed = 00:03:52 . Memory (MB): peak = 3654.566 ; gain = 512.734 ; free physical = 1390 ; free virtual = 3401
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|runge_kutta_45__GB1 | yy_loc_V_U/ram_reg                       | 24 K x 85(READ_FIRST)  | W | R | 24 K x 85(WRITE_FIRST) |   | R | Port A and B     | 0      | 85     | 
|X_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|X_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|runge_kutta_45__GB3 | e_V_U/ram_reg                            | 6 x 177(NO_CHANGE)     | W |   | 6 x 177(READ_FIRST)    | W | R | Port A and B     | 0      | 5      | 
|runge_kutta_45__GB3 | c_V_U/ram_reg                            | 6 x 85(NO_CHANGE)      | W |   | 6 x 85(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB3 | k_V_U/ram_reg                            | 42 x 85(READ_FIRST)    | W | R | 42 x 85(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB4 | tt_loc_V_U/ram_reg                       | 4 K x 85(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 9      | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_815_1/yy_loc_V_U/ram_reg_0_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:57 ; elapsed = 00:04:49 . Memory (MB): peak = 3666.492 ; gain = 524.660 ; free physical = 555 ; free virtual = 2576
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:17 ; elapsed = 00:05:09 . Memory (MB): peak = 3687.703 ; gain = 545.871 ; free physical = 550 ; free virtual = 2632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:17 ; elapsed = 00:05:10 . Memory (MB): peak = 3687.703 ; gain = 545.871 ; free physical = 550 ; free virtual = 2632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:28 ; elapsed = 00:05:20 . Memory (MB): peak = 3687.703 ; gain = 545.871 ; free physical = 540 ; free virtual = 2622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:28 ; elapsed = 00:05:20 . Memory (MB): peak = 3687.703 ; gain = 545.871 ; free physical = 540 ; free virtual = 2622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:30 ; elapsed = 00:05:23 . Memory (MB): peak = 3687.703 ; gain = 545.871 ; free physical = 539 ; free virtual = 2622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:30 ; elapsed = 00:05:23 . Memory (MB): peak = 3687.703 ; gain = 545.871 ; free physical = 539 ; free virtual = 2622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_1281/ap_loop_exit_ready_pp0_iter6_reg_reg | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[6]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[6]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14] | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|runge_kutta_45_macply                       | A*B            | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B            | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B            | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B            | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B            | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B            | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B            | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply                       | A*B            | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 30     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A''*B | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 30     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A*B'' | 15     | 18     | -      | -      | 15     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 30     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A''*B | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 30     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A''*B | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B            | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A''*B | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B       | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B       | 30     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A''*B | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A''*B          | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A''*B          | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A''*B          | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A''*B          | 30     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B            | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A*B'' | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B''          | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B            | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B       | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B       | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A*B'' | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | C+A*B''        | 17     | 17     | 48     | -      | 48     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B''     | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A*B            | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A*B       | 17     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A*B'' | 17     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B            | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN>>17+A*B   | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN>>17+A*B   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN>>17+A*B   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN+A*B       | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der_Pipeline_sq_sum_loop | PCIN>>17+A*B   | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 30     | 17     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A*B'           | 30     | 17     | -      | -      | 0      | 0    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 21     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN>>17+A'*B  | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 38     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN>>17+A'*B  | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN>>17+A'*B  | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN>>17+A'*B  | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | A'*B           | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN>>17+A'*B  | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN+A'*B      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_vel_der                      | PCIN>>17+A'*B  | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A'*B'          | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A'*B'     | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A'*B' | 22     | 18     | -      | -      | 38     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A'*B'          | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A'*B' | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A'*B'     | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A'*B'     | 22     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45                              | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  5554|
|2     |DSP48E1  |   143|
|10    |LUT1     |  1300|
|11    |LUT2     |  7104|
|12    |LUT3     |  9831|
|13    |LUT4     | 10076|
|14    |LUT5     |  4922|
|15    |LUT6     | 12468|
|16    |MUXF7    |   128|
|17    |MUXF8    |     1|
|18    |RAMB18E1 |     3|
|21    |RAMB36E1 |   111|
|28    |SRL16E   |   768|
|29    |FDRE     | 13420|
|30    |FDSE     |    19|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:31 ; elapsed = 00:05:23 . Memory (MB): peak = 3687.703 ; gain = 545.871 ; free physical = 539 ; free virtual = 2622
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 397 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:28 ; elapsed = 00:05:16 . Memory (MB): peak = 3691.613 ; gain = 404.094 ; free physical = 7911 ; free virtual = 9993
Synthesis Optimization Complete : Time (s): cpu = 00:04:38 ; elapsed = 00:05:24 . Memory (MB): peak = 3691.613 ; gain = 549.781 ; free physical = 7926 ; free virtual = 10000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3691.613 ; gain = 0.000 ; free physical = 7869 ; free virtual = 9943
INFO: [Netlist 29-17] Analyzing 5940 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3735.727 ; gain = 0.000 ; free physical = 7782 ; free virtual = 9856
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b41fab01
INFO: [Common 17-83] Releasing license: Synthesis
563 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:57 ; elapsed = 00:05:42 . Memory (MB): peak = 3735.727 ; gain = 593.895 ; free physical = 8118 ; free virtual = 10191
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1/design_1_runge_kutta_45_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_runge_kutta_45_0_1, cache-ID = 64fd7a15c31ba26e
INFO: [Coretcl 2-1174] Renamed 117 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/davide/Projects/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_1_synth_1/design_1_runge_kutta_45_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_runge_kutta_45_0_1_utilization_synth.rpt -pb design_1_runge_kutta_45_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 24 07:32:56 2023...
