v 20110115 2
C 47100 45700 1 0 1 nmosEnhancementA.sym
{
T 46500 46200 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 48100 45700 1 0 0 nmosEnhancementA.sym
{
T 48700 46200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
N 46600 45700 46600 45200 4
N 48600 45200 48600 45700 4
N 46600 48300 46600 48200 4
N 46600 47300 46600 46500 4
N 47100 46100 48100 46100 4
N 48600 46700 48600 46500 4
C 46400 48200 1 270 0 kCurrentSource.sym
{
T 47400 47600 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
C 46400 48300 1 0 0 voltageSource.sym
B 39500 44000 9800 5000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 46800 45200 1 180 0 voltageSource.sym
C 48800 45200 1 180 0 voltageSource.sym
C 48100 46700 1 0 0 nmosEnhancementA.sym
{
T 48700 47200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
N 48600 46600 47800 46600 4
N 47800 46600 47800 46100 4
N 48100 47100 46600 47100 4
L 48600 47500 48600 48500 3 0 0 2 100 100
C 42500 45700 1 0 1 nmosEnhancementA.sym
{
T 41900 46200 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
C 43500 45700 1 0 0 nmosEnhancementA.sym
{
T 44100 46200 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
N 42000 45700 42000 45200 4
N 44000 45200 44000 45700 4
N 42000 48300 42000 48200 4
N 42500 46100 43500 46100 4
C 41800 48200 1 270 0 kCurrentSource.sym
{
T 42800 47600 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
C 41800 48300 1 0 0 voltageSource.sym
C 42200 45200 1 180 0 voltageSource.sym
C 44200 45200 1 180 0 voltageSource.sym
C 43500 46500 1 0 0 nmosEnhancementA.sym
{
T 44100 47000 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
N 44000 46500 43200 46500 4
N 43200 46500 43200 46100 4
L 44000 47300 44000 48500 3 0 0 2 100 100
C 42500 46500 1 0 1 nmosEnhancementA.sym
{
T 41900 47000 5 10 0 0 0 6 1
device=NMOS_TRANSISTOR
}
N 43500 46900 42500 46900 4
N 42000 47300 42800 47300 4
N 42800 47300 42800 46900 4
