module test_majority_logic();
    reg a, b, c;
    wire out;

    majority_logic uut(out, a, b, c);

    initial begin
        a = 0; b = 0; c = 0;
        #100 
        a = 1;
        #100 
        b = 1;
        #100 
        c = 1;
        #100 
        a = 0;
        #100 
        b = 0;
        #100 $finish;
    end

    initial begin
        $monitor("At time %t: a = %b, b = %b, c = %b -> out = %b", $time, a, b, c, out);
    end
endmodule
