INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lbell/Network-Microprocessor-FPGA-Project/Network-Microprocessor-FPGA-Project/SingleCycle/SingleCycle.srcs/sim_1/new/tb_data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_path
