{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1738476117211 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1738476117211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 02 09:31:56 2025 " "Processing started: Sun Feb 02 09:31:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1738476117211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1738476117211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uut -c uut " "Command: quartus_map --read_settings_files=on --write_settings_files=off uut -c uut" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1738476117215 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1738476117964 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "top_level.v(261) " "Verilog HDL warning at top_level.v(261): extended using \"x\" or \"z\"" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 261 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1738476118124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/parsa/desktop/programming/python/dld/ca6/top_level.v 10 10 " "Found 10 design units, including 10 entities, in source file /users/parsa/desktop/programming/python/dld/ca6/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 SequentialDivider_Datapath " "Found entity 1: SequentialDivider_Datapath" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "2 Controller_SequentialDivider " "Found entity 2: Controller_SequentialDivider" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "3 inputWrapper_Datapath " "Found entity 3: inputWrapper_Datapath" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "4 Controller_inputWrapper " "Found entity 4: Controller_inputWrapper" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "5 outputWrapper_Datapath " "Found entity 5: outputWrapper_Datapath" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "6 Controller_outputWrapper " "Found entity 6: Controller_outputWrapper" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "7 sequentialDivider " "Found entity 7: sequentialDivider" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "8 inputWrapper " "Found entity 8: inputWrapper" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "9 outputWrapper " "Found entity 9: outputWrapper" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""} { "Info" "ISGN_ENTITY_NAME" "10 System " "Found entity 10: System" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1738476118131 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1738476118234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputWrapper inputWrapper:input_wrapper " "Elaborating entity \"inputWrapper\" for hierarchy \"inputWrapper:input_wrapper\"" {  } { { "../top_level.v" "input_wrapper" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputWrapper_Datapath inputWrapper:input_wrapper\|inputWrapper_Datapath:datapath " "Elaborating entity \"inputWrapper_Datapath\" for hierarchy \"inputWrapper:input_wrapper\|inputWrapper_Datapath:datapath\"" {  } { { "../top_level.v" "datapath" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top_level.v(165) " "Verilog HDL assignment warning at top_level.v(165): truncated value with size 32 to match size of target (2)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118330 "|System|inputWrapper:input_wrapper|inputWrapper_Datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_inputWrapper inputWrapper:input_wrapper\|Controller_inputWrapper:controller " "Elaborating entity \"Controller_inputWrapper\" for hierarchy \"inputWrapper:input_wrapper\|Controller_inputWrapper:controller\"" {  } { { "../top_level.v" "controller" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level.v(204) " "Verilog HDL assignment warning at top_level.v(204): truncated value with size 32 to match size of target (1)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118346 "|System|inputWrapper:input_wrapper|Controller_inputWrapper:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level.v(205) " "Verilog HDL assignment warning at top_level.v(205): truncated value with size 32 to match size of target (1)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118346 "|System|inputWrapper:input_wrapper|Controller_inputWrapper:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequentialDivider sequentialDivider:seq_divider " "Elaborating entity \"sequentialDivider\" for hierarchy \"sequentialDivider:seq_divider\"" {  } { { "../top_level.v" "seq_divider" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_SequentialDivider sequentialDivider:seq_divider\|Controller_SequentialDivider:controller " "Elaborating entity \"Controller_SequentialDivider\" for hierarchy \"sequentialDivider:seq_divider\|Controller_SequentialDivider:controller\"" {  } { { "../top_level.v" "controller" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118396 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level.v(111) " "Verilog HDL assignment warning at top_level.v(111): truncated value with size 32 to match size of target (1)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118425 "|System|sequentialDivider:seq_divider|Controller_SequentialDivider:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level.v(112) " "Verilog HDL assignment warning at top_level.v(112): truncated value with size 32 to match size of target (1)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118425 "|System|sequentialDivider:seq_divider|Controller_SequentialDivider:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level.v(115) " "Verilog HDL assignment warning at top_level.v(115): truncated value with size 32 to match size of target (1)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118425 "|System|sequentialDivider:seq_divider|Controller_SequentialDivider:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialDivider_Datapath sequentialDivider:seq_divider\|SequentialDivider_Datapath:sequential_divider " "Elaborating entity \"SequentialDivider_Datapath\" for hierarchy \"sequentialDivider:seq_divider\|SequentialDivider_Datapath:sequential_divider\"" {  } { { "../top_level.v" "sequential_divider" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118432 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_level.v(67) " "Verilog HDL assignment warning at top_level.v(67): truncated value with size 32 to match size of target (4)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118475 "|System|sequentialDivider:seq_divider|SequentialDivider_Datapath:sequential_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputWrapper outputWrapper:output_wrapper " "Elaborating entity \"outputWrapper\" for hierarchy \"outputWrapper:output_wrapper\"" {  } { { "../top_level.v" "output_wrapper" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputWrapper_Datapath outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath " "Elaborating entity \"outputWrapper_Datapath\" for hierarchy \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\"" {  } { { "../top_level.v" "datapath" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 top_level.v(255) " "Verilog HDL assignment warning at top_level.v(255): truncated value with size 32 to match size of target (2)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118555 "|System|outputWrapper:output_wrapper|outputWrapper_Datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_outputWrapper outputWrapper:output_wrapper\|Controller_outputWrapper:controller " "Elaborating entity \"Controller_outputWrapper\" for hierarchy \"outputWrapper:output_wrapper\|Controller_outputWrapper:controller\"" {  } { { "../top_level.v" "controller" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1738476118557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top_level.v(300) " "Verilog HDL assignment warning at top_level.v(300): truncated value with size 32 to match size of target (1)" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1738476118587 "|System|outputWrapper:output_wrapper|Controller_outputWrapper:controller"}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[0\] Data_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[0\]\" to the node \"Data_out\[0\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[1\] Data_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[1\]\" to the node \"Data_out\[1\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[2\] Data_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[2\]\" to the node \"Data_out\[2\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[3\] Data_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[3\]\" to the node \"Data_out\[3\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[4\] Data_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[4\]\" to the node \"Data_out\[4\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[5\] Data_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[5\]\" to the node \"Data_out\[5\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[6\] Data_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[6\]\" to the node \"Data_out\[6\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[7\] Data_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"outputWrapper:output_wrapper\|outputWrapper_Datapath:datapath\|Data_out\[7\]\" to the node \"Data_out\[7\]\" into a wire" {  } { { "../top_level.v" "" { Text "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/top_level.v" 230 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1738476119328 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1738476119328 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1738476119460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/parsa/Desktop/Programming/python/DLD/CA6/post/output_files/uut.map.smsg " "Generated suppressed messages file C:/Users/parsa/Desktop/Programming/python/DLD/CA6/post/output_files/uut.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1738476119622 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1738476119987 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1738476119987 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1738476120434 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1738476120434 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1738476120434 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1738476120434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1738476120484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 02 09:32:00 2025 " "Processing ended: Sun Feb 02 09:32:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1738476120484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1738476120484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1738476120484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1738476120484 ""}
