

================================================================
== Vitis HLS Report for 'krnl_LZW'
================================================================
* Date:           Fri Dec  1 23:01:25 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        LZW_HW
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+---------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |   max   |   Type   |
    +---------+---------+----------+----------+-------+---------+----------+
    |    33058|  1269894|  0.220 ms|  8.466 ms|  32915|  1269751|  dataflow|
    +---------+---------+----------+----------+-------+---------+----------+

    + Detail: 
        * Instance: 
        +-----------------------+--------------------+---------+---------+----------+----------+-------+---------+---------+
        |                       |                    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |        Instance       |       Module       |   min   |   max   |    min   |    max   |  min  |   max   |   Type  |
        +-----------------------+--------------------+---------+---------+----------+----------+-------+---------+---------+
        |compute_LZW_U0         |compute_LZW         |    32914|  1269750|  0.219 ms|  8.465 ms|  32914|  1269750|     none|
        |Block_split1_proc5_U0  |Block_split1_proc5  |       71|       71|  0.473 us|  0.473 us|     71|       71|     none|
        |read_input_U0          |read_input          |        1|    65608|  6.667 ns|  0.437 ms|      1|    65608|     none|
        +-----------------------+--------------------+---------+---------+----------+----------+-------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|     594|    402|    -|
|Instance         |       76|    -|   79447|  25514|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       76|    0|   80046|  25946|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|    0|      56|     36|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-------+-------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------+--------------------+---------+----+-------+-------+-----+
    |Block_split1_proc5_U0  |Block_split1_proc5  |        0|   0|     87|    453|    0|
    |aximm1_m_axi_U         |aximm1_m_axi        |        2|   0|    548|    700|    0|
    |aximm2_m_axi_U         |aximm2_m_axi        |        2|   0|    537|    677|    0|
    |aximm3_m_axi_U         |aximm3_m_axi        |        2|   0|    512|    580|    0|
    |aximm4_m_axi_U         |aximm4_m_axi        |        2|   0|    537|    677|    0|
    |compute_LZW_U0         |compute_LZW         |       68|   0|  76733|  21340|    0|
    |control_s_axi_U        |control_s_axi       |        0|   0|    316|    552|    0|
    |read_input_U0          |read_input          |        0|   0|    177|    535|    0|
    +-----------------------+--------------------+---------+----+-------+-------+-----+
    |Total                  |                    |       76|   0|  79447|  25514|    0|
    +-----------------------+--------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------+---------+----+----+-----+------+-----+---------+
    |        Name       | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |inStream_in_U      |        0|  99|   0|    -|     2|    8|       16|
    |in_c_U             |        0|  99|   0|    -|     2|   64|      128|
    |in_len_V_loc_c7_U  |        0|  99|   0|    -|     2|   13|       26|
    |in_len_V_loc_c_U   |        0|  99|   0|    -|     2|   13|       26|
    |output_length_c_U  |        0|  99|   0|    -|     3|   64|      192|
    |send_data_c_U      |        0|  99|   0|    -|     3|   64|      192|
    +-------------------+---------+----+----+-----+------+-----+---------+
    |Total              |        0| 594|   0|    0|    14|  226|      580|
    +-------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Block_split1_proc5_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_idle                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                           |       and|   0|  0|   2|           1|           1|
    |read_input_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_Block_split1_proc5_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_read_input_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    +----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                   |          |   0|  0|  12|           6|           6|
    +----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Block_split1_proc5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_read_input_U0_ap_ready          |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  18|          4|    2|          4|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+---+----+-----+-----------+
    |                    Name                    | FF| LUT| Bits| Const Bits|
    +--------------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                                |  1|   0|    1|          0|
    |ap_rst_reg_1                                |  1|   0|    1|          0|
    |ap_rst_reg_2                                |  1|   0|    1|          0|
    |ap_sync_reg_Block_split1_proc5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_read_input_U0_ap_ready          |  1|   0|    1|          0|
    +--------------------------------------------+---+----+-----+-----------+
    |Total                                       |  5|   0|    5|          0|
    +--------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|          s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|      krnl_LZW|  return value|
|m_axi_aximm1_AWVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_AWUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WVALID    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WREADY    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WDATA     |  out|   32|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WSTRB     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WLAST     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WID       |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_WUSER     |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARVALID   |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREADY   |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARADDR    |  out|   64|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARID      |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLEN     |  out|    8|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARSIZE    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARBURST   |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARLOCK    |  out|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARCACHE   |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARPROT    |  out|    3|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARQOS     |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARREGION  |  out|    4|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_ARUSER    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RDATA     |   in|   32|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RLAST     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RUSER     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_RRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BVALID    |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BREADY    |  out|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BRESP     |   in|    2|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BID       |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm1_BUSER     |   in|    1|          m_axi|        aximm1|       pointer|
|m_axi_aximm2_AWVALID   |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWREADY   |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWADDR    |  out|   64|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWID      |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWLEN     |  out|    8|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWSIZE    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWBURST   |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWLOCK    |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWCACHE   |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWPROT    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWQOS     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWREGION  |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_AWUSER    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WVALID    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WREADY    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WDATA     |  out|   32|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WSTRB     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WLAST     |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WID       |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_WUSER     |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARVALID   |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARREADY   |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARADDR    |  out|   64|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARID      |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARLEN     |  out|    8|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARSIZE    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARBURST   |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARLOCK    |  out|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARCACHE   |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARPROT    |  out|    3|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARQOS     |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARREGION  |  out|    4|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_ARUSER    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RVALID    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RREADY    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RDATA     |   in|   32|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RLAST     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RID       |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RUSER     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_RRESP     |   in|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BVALID    |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BREADY    |  out|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BRESP     |   in|    2|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BID       |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm2_BUSER     |   in|    1|          m_axi|        aximm2|       pointer|
|m_axi_aximm3_AWVALID   |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWREADY   |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWADDR    |  out|   64|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWID      |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWLEN     |  out|    8|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWSIZE    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWBURST   |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWLOCK    |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWCACHE   |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWPROT    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWQOS     |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWREGION  |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_AWUSER    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WVALID    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WREADY    |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WDATA     |  out|   32|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WSTRB     |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WLAST     |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WID       |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_WUSER     |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARVALID   |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARREADY   |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARADDR    |  out|   64|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARID      |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARLEN     |  out|    8|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARSIZE    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARBURST   |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARLOCK    |  out|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARCACHE   |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARPROT    |  out|    3|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARQOS     |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARREGION  |  out|    4|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_ARUSER    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RVALID    |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RREADY    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RDATA     |   in|   32|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RLAST     |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RID       |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RUSER     |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_RRESP     |   in|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BVALID    |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BREADY    |  out|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BRESP     |   in|    2|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BID       |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm3_BUSER     |   in|    1|          m_axi|        aximm3|       pointer|
|m_axi_aximm4_AWVALID   |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWREADY   |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWADDR    |  out|   64|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWID      |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWLEN     |  out|    8|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWSIZE    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWBURST   |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWLOCK    |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWCACHE   |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWPROT    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWQOS     |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWREGION  |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_AWUSER    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WVALID    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WREADY    |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WDATA     |  out|   32|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WSTRB     |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WLAST     |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WID       |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_WUSER     |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARVALID   |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARREADY   |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARADDR    |  out|   64|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARID      |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARLEN     |  out|    8|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARSIZE    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARBURST   |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARLOCK    |  out|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARCACHE   |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARPROT    |  out|    3|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARQOS     |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARREGION  |  out|    4|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_ARUSER    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RVALID    |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RREADY    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RDATA     |   in|   32|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RLAST     |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RID       |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RUSER     |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_RRESP     |   in|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BVALID    |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BREADY    |  out|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BRESP     |   in|    2|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BID       |   in|    1|          m_axi|        aximm4|       pointer|
|m_axi_aximm4_BUSER     |   in|    1|          m_axi|        aximm4|       pointer|
+-----------------------+-----+-----+---------------+--------------+--------------+

