OpenROAD 1 v2.0-880-gd1c7001ad
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0223]     Created 11 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd.tlef
[INFO ODB-0222] Reading LEF file: ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0225]     Created 437 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/bp_fe/fakeram130_512x64.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/bp_fe/fakeram130_512x64.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/bp_fe/fakeram130_64x15.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/bp_fe/fakeram130_64x15.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/bp_fe/fakeram130_64x7.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/bp_fe/fakeram130_64x7.lef
[INFO ODB-0222] Reading LEF file: ./designs/sky130hd/bp_fe/fakeram130_64x96.lef
[INFO ODB-0225]     Created 1 library cells
[INFO ODB-0226] Finished LEF file:  ./designs/sky130hd/bp_fe/fakeram130_64x96.lef
[WARNING STA-0337] port 'icache_id_i[0]' not found.
[WARNING STA-0337] port 'icache_id_i[0]' not found.
number instances in verilog is 24241
[INFO IFP-0001] Added 2943 rows of 23625 sites.
[INFO RSZ-0026] Removed 2939 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: bp_fe_cmd_v_i (input port clocked by CLK)
Endpoint: bp_fe_pc_gen_1.genblk1_branch_prediction_1.btb_1.btb_mem.macro_mem.mem
          (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00 ^ input external delay
                  0.00    0.00    0.00 ^ bp_fe_cmd_v_i (in)
   118    0.47                           bp_fe_cmd_v_i (net)
                  0.00    0.00    0.00 ^ bp_fe_pc_gen_1.genblk1_branch_prediction_1.btb_1.btb_mem.macro_mem.mem/w_mask_in[0] (fakeram130_512x64)
                                  0.00   data arrival time

                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bp_fe_pc_gen_1.genblk1_branch_prediction_1.btb_1.btb_mem.macro_mem.mem/clk (fakeram130_512x64)
                          0.05    0.05   library hold time
                                  0.05   data required time
-----------------------------------------------------------------------------
                                  0.05   data required time
                                 -0.00   data arrival time
-----------------------------------------------------------------------------
                                 -0.05   slack (VIOLATED)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _41966_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _41452_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _41966_/CLK (sky130_fd_sc_hd__dfxtp_1)
                 21.14   15.08   15.08 ^ _41966_/Q (sky130_fd_sc_hd__dfxtp_1)
  1026    2.30                           icache_1.lce.lce_cmd.N12 (net)
                 21.14    0.00   15.08 ^ _31302_/A1 (sky130_fd_sc_hd__a211o_1)
                 11.43    9.14   24.23 ^ _31302_/X (sky130_fd_sc_hd__a211o_1)
   513    1.36                           _16017_ (net)
                 11.43    0.00   24.23 ^ _31306_/B (sky130_fd_sc_hd__nor2_1)
                 16.28   38.72   62.95 v _31306_/Y (sky130_fd_sc_hd__nor2_1)
   512    1.21                           _16021_ (net)
                 16.28    0.00   62.95 v _31309_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.36    3.60   66.55 v _31309_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _03487_ (net)
                  0.36    0.00   66.55 v _41452_/D (sky130_fd_sc_hd__dfxtp_1)
                                 66.55   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                                  5.40 ^ _41452_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.26    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                -66.55   data arrival time
-----------------------------------------------------------------------------
                                -61.41   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _41966_ (rising edge-triggered flip-flop clocked by CLK)
Endpoint: _41452_ (rising edge-triggered flip-flop clocked by CLK)
Path Group: CLK
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock CLK (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _41966_/CLK (sky130_fd_sc_hd__dfxtp_1)
                 21.14   15.08   15.08 ^ _41966_/Q (sky130_fd_sc_hd__dfxtp_1)
  1026    2.30                           icache_1.lce.lce_cmd.N12 (net)
                 21.14    0.00   15.08 ^ _31302_/A1 (sky130_fd_sc_hd__a211o_1)
                 11.43    9.14   24.23 ^ _31302_/X (sky130_fd_sc_hd__a211o_1)
   513    1.36                           _16017_ (net)
                 11.43    0.00   24.23 ^ _31306_/B (sky130_fd_sc_hd__nor2_1)
                 16.28   38.72   62.95 v _31306_/Y (sky130_fd_sc_hd__nor2_1)
   512    1.21                           _16021_ (net)
                 16.28    0.00   62.95 v _31309_/B1 (sky130_fd_sc_hd__a22o_1)
                  0.36    3.60   66.55 v _31309_/X (sky130_fd_sc_hd__a22o_1)
     1    0.00                           _03487_ (net)
                  0.36    0.00   66.55 v _41452_/D (sky130_fd_sc_hd__dfxtp_1)
                                 66.55   data arrival time

                  0.00    5.40    5.40   clock CLK (rise edge)
                          0.00    5.40   clock network delay (ideal)
                          0.00    5.40   clock reconvergence pessimism
                                  5.40 ^ _41452_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.26    5.14   library setup time
                                  5.14   data required time
-----------------------------------------------------------------------------
                                  5.14   data required time
                                -66.55   data arrival time
-----------------------------------------------------------------------------
                                -61.41   slack (VIOLATED)



==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -117423.13

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -61.41

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -61.41

==========================================================================
floorplan final report_clock_skew
--------------------------------------------------------------------------
Clock CLK
Latency      CRPR       Skew
bp_fe_pc_gen_1.genblk1_branch_prediction_1.btb_1.btb_mem.macro_mem.mem/clk ^
   0.02
_41335_/CLK ^
   0.00      0.00       0.01


==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             3.52e-02   1.46e-03   3.64e-08   3.66e-02  16.8%
Combinational          1.72e-01   5.15e-03   3.92e-03   1.81e-01  83.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.07e-01   6.61e-03   3.92e-03   2.18e-01 100.0%
                          95.2%       3.0%       1.8%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 3064526 u^2 4% utilization.

Elapsed time: 0:11.05[h:]min:sec. Average CPU: 77%. Peak memory: 172988KB.
