8:18:11 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:18:51 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@E: CG906 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":163:34:163:36|Reference to unknown variable nTS.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:18:51 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:18:51 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:19:32 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@E: CG906 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":163:34:163:40|Reference to unknown variable TS_CPUn.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:19:33 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:19:33 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:19:51 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:68:42:77|Input AUTOVECTOR is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:80:42:87|Input KNOWN_AD is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:19:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:19:52 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:19:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:19:53 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:19:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     16   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:19:54 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:19:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.15ns		 110 /        55



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        13         U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE_OUT           
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:19:55 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -5.700

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       0.2 MHz       139.665       4949.872      -5.700      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      2.3 MHz       12.500        443.014       -1.494      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:r) are overconstrained because the required time of 0.17 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  0.166       -5.700   |  No paths    -      |  No paths    -       |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      4.864    |  12.500      6.613  |  6.100       -1.494  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                            Starting                                           Arrival            
Instance                    Reference     Type       Pin     Net               Time        Slack  
                            Clock                                                                 
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     Q       COUNTER50[0]      0.540       159.030
U409_TICK.COUNTER60[0]      CLK6          SB_DFF     Q       COUNTER60[0]      0.540       159.030
U409_TICK.COUNTER50[1]      CLK6          SB_DFF     Q       COUNTER50[1]      0.540       159.079
U409_TICK.COUNTER60[1]      CLK6          SB_DFF     Q       COUNTER60[1]      0.540       159.079
U409_TICK.COUNTER50[4]      CLK6          SB_DFF     Q       COUNTER50[4]      0.540       159.080
U409_TICK.COUNTER60[10]     CLK6          SB_DFF     Q       COUNTER60[10]     0.540       159.080
U409_TICK.COUNTER60[2]      CLK6          SB_DFF     Q       COUNTER60[2]      0.540       159.094
U409_TICK.COUNTER50[7]      CLK6          SB_DFF     Q       COUNTER50[7]      0.540       159.101
U409_TICK.COUNTER60[13]     CLK6          SB_DFF     Q       COUNTER60[13]     0.540       159.101
U409_TICK.COUNTER50[2]      CLK6          SB_DFF     Q       COUNTER50[2]      0.540       159.143
==================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNIG9CP[4]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNIG9CP[4]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNI02282[16]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNI02282[16]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT       CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -5.700 
U409_CIA.CIA_CLK_HIGH         CLK7          SB_DFF     Q       CLKCIA_c             0.540       -4.035 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                   Required            
Instance                           Reference     Type          Pin     Net                    Time         Slack  
                                   Clock                                                                          
------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK_esr     CLK7          SB_DFFESR     E       m21_N_6_0              0.166        -5.700 
U409_TRANSFER_ACK.CIA_STATE[0]     CLK7          SB_DFF        D       CIA_STATE_nss[0]       0.060        -4.035 
U409_TRANSFER_ACK.CIA_STATE[1]     CLK7          SB_DFF        D       CIA_STATE_nss[1]       0.060        -4.035 
U409_TRANSFER_ACK.LASTCLK[0]       CLK7          SB_DFF        D       LASTCLK                0.060        -4.035 
U409_CIA.CIA_CLK_HIGH              CLK7          SB_DFF        D       CIA_CLK_HIGH           139.560      133.715
U409_CIA.CIA_ENABLE_OUT            CLK7          SB_DFF        D       CIA_ENABLE_OUT_0       139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]          CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]          CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]          CLK7          SB_DFF        D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]          CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]     139.560      135.465
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.166
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.166

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.700

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_ENABLE_OUT / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK_esr / E
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                            Net           -        -       1.599     -           6         
U409_ADDRESS_DECODE.g0                 SB_LUT4       I0       In      -         2.139       -         
U409_ADDRESS_DECODE.g0                 SB_LUT4       O        Out     0.449     2.588       -         
m21_N_6                                Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.CIA_TACK_esr_RNO     SB_LUT4       I1       In      -         3.959       -         
U409_TRANSFER_ACK.CIA_TACK_esr_RNO     SB_LUT4       O        Out     0.400     4.359       -         
m21_N_6_0                              Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK_esr         SB_DFFESR     E        In      -         5.865       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.865 is 1.389(23.7%) logic and 4.477(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.035

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_CLK_HIGH / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_HIGH                SB_DFF      Q        Out     0.540     0.540       -         
CLKCIA_c                             Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.LASTCLK_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
LASTCLK                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.LASTCLK[0]         SB_DFF      D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.035

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE_OUT / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_STATE[1] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT                SB_DFF      Q        Out     0.540     0.540       -         
CIA_ENABLEm                            Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.CIA_STATE_RNO[1]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_STATE_RNO[1]     SB_LUT4     O        Out     0.449     2.588       -         
CIA_STATE_nss[1]                       Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_STATE[1]         SB_DFF      D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      4.032
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.971

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE_OUT / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_STATE[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT                SB_DFF      Q        Out     0.540     0.540       -         
CIA_ENABLEm                            Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.CIA_STATE_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_STATE_RNO[0]     SB_LUT4     O        Out     0.386     2.525       -         
CIA_STATE_nss[0]                       Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_STATE[0]         SB_DFF      D        In      -         4.032       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.137 is 1.031(24.9%) logic and 3.106(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_CLK_HIGH / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]       SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_HIGH_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_HIGH_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0           Net         -        -       1.371     -           1         
U409_CIA.CIA_CLK_HIGH_RNO       SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_CLK_HIGH_RNO       SB_LUT4     O        Out     0.379     4.338       -         
CIA_CLK_HIGH                    Net         -        -       1.507     -           1         
U409_CIA.CIA_CLK_HIGH           SB_DFF      D        In      -         5.845       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival           
Instance                               Reference                        Type          Pin     Net                  Time        Slack 
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK_esr         U409_TOP|CLK80_derived_clock     SB_DFFESR     Q       CIA_TACK             0.540       -1.494
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF        Q       ROM_TACK             0.540       -1.466
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFF        Q       CIA_STATE[0]         0.540       4.864 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF        Q       LASTCLK[1]           0.540       4.913 
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[0]     0.540       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[1]     0.540       6.578 
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFF        Q       LASTCLK[0]           0.540       6.599 
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.613 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[2]     0.540       6.620 
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFF        Q       CIA_STATE[1]         0.540       6.705 
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required           
Instance                               Reference                        Type           Pin     Net                           Time         Slack 
                                       Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.100        -1.494
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        5.995        0.129 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             5.995        0.150 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  5.995        0.263 
U409_TRANSFER_ACK.CIA_TACK_esr         U409_TOP|CLK80_derived_clock     SB_DFFESR      E       m21_N_6_0                     12.500       4.864 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_1               12.395       6.529 
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFF         D       CIA_STATE_nss[0]              12.395       6.550 
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFF         D       CIA_STATE_nss[1]              12.395       6.550 
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER                 12.395       6.550 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_0               12.395       6.662 
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK_esr / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK_esr             SB_DFFESR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.466

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFF         Q        Out     0.540     0.540       -         
ROM_TACK                                   Net            -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4        I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4        O        Out     0.379     2.518       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.400     4.288       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.659       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     6.059       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.566       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.129

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK_esr / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK_esr             SB_DFFESR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO       SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO       SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_i                     Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     D        In      -         5.865       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.150

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK_esr / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                       Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK_esr             SB_DFFESR     Q        Out     0.540     0.540       -         
CIA_TACK                                   Net           -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN7                                   Net           -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]        SB_LUT4       I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]        SB_LUT4       O        Out     0.379     4.338       -         
TACK_STATE_nss[0]                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]            SB_DFFN       D        In      -         5.845       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.199

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                       Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK                                   Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_esr_RNIC1NL     SB_LUT4     O        Out     0.379     2.518       -         
TACK_EN7                                   Net         -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]        SB_LUT4     I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]        SB_LUT4     O        Out     0.400     4.288       -         
TACK_STATE_nss[0]                          Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]            SB_DFFN     D        In      -         5.795       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          50 uses
SB_DFFESR       1 use
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         112 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   55 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 13

@S |Mapping Summary:
Total  LUTs: 112 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 112 = 112 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:19:55 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:30:22 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:30:22 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:30:23 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:30:23 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:30:24 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:30:24 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:30:24 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:30:24 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.50ns		 106 /        53



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE_OUT           
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:30:25 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.035

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       0.3 MHz       139.665       3544.363      -4.035      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      3.2 MHz       12.500        317.221       -1.494      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:r) are overconstrained because the required time of 0.17 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  0.166       -4.035   |  No paths    -      |  No paths    -       |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      6.529    |  12.500      6.613  |  6.100       -1.494  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT       CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -4.035 
U409_CIA.CIA_CLK_HIGH         CLK7          SB_DFF     Q       CLKCIA_c             0.540       -3.048 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                  Required            
Instance                         Reference     Type         Pin     Net                    Time         Slack  
                                 Clock                                                                         
---------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFSR     D       CIA_TACK8              0.060        -4.035 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFSR     D       CLKCIA_c               0.060        -3.048 
U409_CIA.CIA_CLK_HIGH            CLK7          SB_DFF       D       CIA_CLK_HIGH           139.560      133.715
U409_CIA.CIA_ENABLE_OUT          CLK7          SB_DFF       D       CIA_ENABLE_OUT_0       139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF       D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF       D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[3]     139.560      135.465
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.035

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE_OUT / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE_OUT            SB_DFF       Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net          -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      O        Out     0.449     2.588       -         
CIA_TACK8                          Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFSR     D        In      -         4.095       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.048

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_CLK_HIGH / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_HIGH            SB_DFF       Q        Out     0.540     0.540       -         
CLKCIA_c                         Net          -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFSR     D        In      -         3.108       -         
===============================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_CLK_HIGH / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]       SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_HIGH_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_HIGH_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0           Net         -        -       1.371     -           1         
U409_CIA.CIA_CLK_HIGH_RNO       SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_CLK_HIGH_RNO       SB_LUT4     O        Out     0.379     4.338       -         
CIA_CLK_HIGH                    Net         -        -       1.507     -           1         
U409_CIA.CIA_CLK_HIGH           SB_DFF      D        In      -         5.845       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CIA_CLK_HIGH / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]       SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]                Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_HIGH_RNO_0     SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CIA_CLK_HIGH_RNO_0     SB_LUT4     O        Out     0.400     2.539       -         
un1_CIA_CLK_COUNT_5_0           Net         -        -       1.371     -           1         
U409_CIA.CIA_CLK_HIGH_RNO       SB_LUT4     I2       In      -         3.910       -         
U409_CIA.CIA_CLK_HIGH_RNO       SB_LUT4     O        Out     0.379     4.288       -         
CIA_CLK_HIGH                    Net         -        -       1.507     -           1         
U409_CIA.CIA_CLK_HIGH           SB_DFF      D        In      -         5.795       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.778

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE_OUT / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]         SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                  Net         -        -       1.599     -           6         
U409_CIA.CIA_ENABLE_OUT_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_ENABLE_OUT_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
CIA_ENABLE_OUT_r_1                Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_OUT_RNO       SB_LUT4     I3       In      -         3.959       -         
U409_CIA.CIA_ENABLE_OUT_RNO       SB_LUT4     O        Out     0.316     4.274       -         
CIA_ENABLE_OUT_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE_OUT           SB_DFF      D        In      -         5.781       -         
===============================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival           
Instance                               Reference                        Type          Pin     Net                  Time        Slack 
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       CIA_TACK             0.540       -1.494
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF        Q       ROM_TACK             0.540       -1.466
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[0]     0.540       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[1]     0.540       6.578 
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.613 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[2]     0.540       6.620 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300 
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       LASTCLK[0]           0.540       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF        Q       LASTCLK[1]           0.540       8.370 
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required           
Instance                               Reference                        Type           Pin     Net                           Time         Slack 
                                       Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.100        -1.494
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        5.995        0.129 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             5.995        0.150 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  5.995        0.263 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_1               12.395       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER                 12.395       6.550 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_0               12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF         D       ROM_TACK_1                    12.395       6.662 
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR       D       CIA_TACK8                     12.395       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF         D       LASTCLK                       12.395       8.349 
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.466

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFF         Q        Out     0.540     0.540       -         
ROM_TACK                                   Net            -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.379     2.518       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.400     4.288       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.659       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     6.059       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.566       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.129

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK               SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                 Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                 Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_i                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness         SB_DFFNESS     D        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.150

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK              SB_DFFSR     Q        Out     0.540     0.540       -         
CIA_TACK                                Net          -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      O        Out     0.449     2.588       -         
TACK_EN7                                Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      O        Out     0.379     4.338       -         
TACK_STATE_nss[0]                       Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]         SB_DFFN      D        In      -         5.845       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.199

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK              SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK                                Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4     O        Out     0.379     2.518       -         
TACK_EN7                                Net         -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4     I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4     O        Out     0.400     4.288       -         
TACK_STATE_nss[0]                       Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]         SB_DFFN     D        In      -         5.795       -         
=====================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          47 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        2 uses
VCC             4 uses
SB_LUT4         106 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 106 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:30:25 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:32:51 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:32:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:32:51 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:32:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:32:52 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:32:52 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:32:52 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:32:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.50ns		 106 /        53



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE               
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:32:53 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.035

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       0.3 MHz       139.665       3544.363      -4.035      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      3.2 MHz       12.500        317.221       -1.494      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:r) are overconstrained because the required time of 0.17 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  0.166       -4.035   |  No paths    -      |  No paths    -       |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      6.529    |  12.500      6.613  |  6.100       -1.494  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -4.035 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -3.048 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                  Required            
Instance                         Reference     Type         Pin     Net                    Time         Slack  
                                 Clock                                                                         
---------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFSR     D       CIA_TACK8              0.060        -4.035 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFSR     D       CLKCIA_c               0.060        -3.048 
U409_CIA.CLKCIA                  CLK7          SB_DFF       D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF       D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF       D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF       D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[3]     139.560      135.465
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.035

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF       Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net          -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      O        Out     0.449     2.588       -         
CIA_TACK8                          Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFSR     D        In      -         4.095       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.048

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF       Q        Out     0.540     0.540       -         
CLKCIA_c                         Net          -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFSR     D        In      -         3.108       -         
===============================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     2.539       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.910       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.288       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.795       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.778

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
CIA_ENABLE_r_1                Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     I3       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     O        Out     0.316     4.274       -         
CIA_ENABLE_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE           SB_DFF      D        In      -         5.781       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival           
Instance                               Reference                        Type          Pin     Net                  Time        Slack 
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       CIA_TACK             0.540       -1.494
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF        Q       ROM_TACK             0.540       -1.466
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[0]     0.540       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[1]     0.540       6.578 
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.613 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[2]     0.540       6.620 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300 
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       LASTCLK[0]           0.540       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF        Q       LASTCLK[1]           0.540       8.370 
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required           
Instance                               Reference                        Type           Pin     Net                           Time         Slack 
                                       Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.100        -1.494
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        5.995        0.129 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             5.995        0.150 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  5.995        0.263 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_1               12.395       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER                 12.395       6.550 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_0               12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF         D       ROM_TACK_1                    12.395       6.662 
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR       D       CIA_TACK8                     12.395       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF         D       LASTCLK                       12.395       8.349 
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.466

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFF         Q        Out     0.540     0.540       -         
ROM_TACK                                   Net            -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.379     2.518       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.400     4.288       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.659       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     6.059       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.566       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.129

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK               SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                 Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                 Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_i                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness         SB_DFFNESS     D        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.150

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK              SB_DFFSR     Q        Out     0.540     0.540       -         
CIA_TACK                                Net          -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      O        Out     0.449     2.588       -         
TACK_EN7                                Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      O        Out     0.379     4.338       -         
TACK_STATE_nss[0]                       Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]         SB_DFFN      D        In      -         5.845       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.199

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK              SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK                                Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4     O        Out     0.379     2.518       -         
TACK_EN7                                Net         -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4     I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4     O        Out     0.400     4.288       -         
TACK_STATE_nss[0]                       Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]         SB_DFFN     D        In      -         5.795       -         
=====================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          47 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        2 uses
VCC             4 uses
SB_LUT4         106 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 106 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:32:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:40:09 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:09 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:10 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:11 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:40:11 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:40:11 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:40:11 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.50ns		 106 /        53



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE               
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:40:12 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.035

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       0.3 MHz       139.665       3544.363      -4.035      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      3.2 MHz       12.500        317.221       -1.494      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:r) are overconstrained because the required time of 0.17 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  0.166       -4.035   |  No paths    -      |  No paths    -       |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      6.529    |  12.500      6.613  |  6.100       -1.494  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -4.035 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -3.048 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                  Required            
Instance                         Reference     Type         Pin     Net                    Time         Slack  
                                 Clock                                                                         
---------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFSR     D       CIA_TACK8              0.060        -4.035 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFSR     D       CLKCIA_c               0.060        -3.048 
U409_CIA.CLKCIA                  CLK7          SB_DFF       D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF       D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF       D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF       D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[3]     139.560      135.465
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.035

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF       Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net          -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      O        Out     0.449     2.588       -         
CIA_TACK8                          Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFSR     D        In      -         4.095       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.048

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF       Q        Out     0.540     0.540       -         
CLKCIA_c                         Net          -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFSR     D        In      -         3.108       -         
===============================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     2.539       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.910       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.288       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.795       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.778

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
CIA_ENABLE_r_1                Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     I3       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     O        Out     0.316     4.274       -         
CIA_ENABLE_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE           SB_DFF      D        In      -         5.781       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival           
Instance                               Reference                        Type          Pin     Net                  Time        Slack 
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       CIA_TACK             0.540       -1.494
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF        Q       ROM_TACK             0.540       -1.466
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[0]     0.540       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[1]     0.540       6.578 
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.613 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[2]     0.540       6.620 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300 
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       LASTCLK[0]           0.540       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF        Q       LASTCLK[1]           0.540       8.370 
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required           
Instance                               Reference                        Type           Pin     Net                           Time         Slack 
                                       Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.100        -1.494
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        5.995        0.129 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             5.995        0.150 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  5.995        0.263 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_1               12.395       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER                 12.395       6.550 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_0               12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF         D       ROM_TACK_1                    12.395       6.662 
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR       D       CIA_TACK8                     12.395       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF         D       LASTCLK                       12.395       8.349 
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.466

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFF         Q        Out     0.540     0.540       -         
ROM_TACK                                   Net            -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.379     2.518       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.400     4.288       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.659       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     6.059       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.566       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.129

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK               SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                 Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                 Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_i                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness         SB_DFFNESS     D        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.150

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK              SB_DFFSR     Q        Out     0.540     0.540       -         
CIA_TACK                                Net          -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      O        Out     0.449     2.588       -         
TACK_EN7                                Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      O        Out     0.379     4.338       -         
TACK_STATE_nss[0]                       Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]         SB_DFFN      D        In      -         5.845       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.199

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK              SB_DFF      Q        Out     0.540     0.540       -         
ROM_TACK                                Net         -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4     I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4     O        Out     0.379     2.518       -         
TACK_EN7                                Net         -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4     I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4     O        Out     0.400     4.288       -         
TACK_STATE_nss[0]                       Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]         SB_DFFN     D        In      -         5.795       -         
=====================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          47 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        2 uses
VCC             4 uses
SB_LUT4         106 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 106 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:40:12 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:40:51 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Pruning unused register LASTCLK[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Pruning unused register CIA_TACK. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:51 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:51 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:40:52 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:40:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:40:53 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:40:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.78ns		 103 /        50
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE               
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:40:54 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.284

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      83.9 MHz      12.500        11.919        0.284       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      6.529    |  12.500      6.705  |  6.100       0.284  |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                Required            
Instance                      Reference     Type       Pin     Net                    Time         Slack  
                              Clock                                                                       
----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     D       CIA_CLK_COUNT_3[3]     139.560      135.465
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF        Q       ROM_TACK             0.540       0.284
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[2]     0.540       6.620
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.370
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.100        0.284
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  5.995        1.900
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        5.995        1.949
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             5.995        1.949
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER                 12.395       6.550
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_0               12.395       6.662
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF         D       ROM_TACK_1                    12.395       6.662
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.284

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFF         Q        Out     0.540     0.540       -         
ROM_TACK                                   Net            -        -       1.599     -           5         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.400     2.539       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.910       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.309       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.816       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.339(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          46 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:40:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:41:36 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:41:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:41:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:41:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:41:37 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:41:38 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:41:38 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:41:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.78ns		 103 /        50
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE               
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:41:39 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.284

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      83.9 MHz      12.500        11.919        0.284       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      6.529    |  12.500      6.705  |  6.100       0.284  |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                Required            
Instance                      Reference     Type       Pin     Net                    Time         Slack  
                              Clock                                                                       
----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     D       CIA_CLK_COUNT_3[3]     139.560      135.465
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF        Q       ROM_TACK             0.540       0.284
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF        Q       DELAY_COUNTER[2]     0.540       6.620
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.370
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.100        0.284
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  5.995        1.900
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        5.995        1.949
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             5.995        1.949
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER                 12.395       6.550
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFF         D       DELAY_COUNTER_0               12.395       6.662
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFF         D       ROM_TACK_1                    12.395       6.662
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.284

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFF         Q        Out     0.540     0.540       -         
ROM_TACK                                   Net            -        -       1.599     -           5         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.400     2.539       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         3.910       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     4.309       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         5.816       -         
===========================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.339(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          46 uses
SB_DFFN         2 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:41:39 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:42:48 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:42:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:42:49 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:42:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:42:50 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:42:50 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:42:50 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:42:51 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 102 /        50
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE               
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:42:51 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                Required            
Instance                      Reference     Type       Pin     Net                    Time         Slack  
                              Clock                                                                       
----------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     D       CIA_CLK_COUNT_3[3]     139.560      135.465
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.620
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.550
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.662
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.662
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:42:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:43:47 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:43:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:43:48 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:43:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:43:49 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:43:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:43:49 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:43:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.50ns		 106 /        53



@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE               
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:43:50 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.035

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       0.3 MHz       139.665       3544.363      -4.035      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      3.2 MHz       12.500        317.221       -1.494      derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:r) are overconstrained because the required time of 0.17 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  0.166       -4.035   |  No paths    -      |  No paths    -       |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  12.500      8.349    |  12.500      4.934  |  6.100       -1.494  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -4.035 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -3.048 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                  Required            
Instance                         Reference     Type         Pin     Net                    Time         Slack  
                                 Clock                                                                         
---------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFSR     D       CIA_TACK8              0.060        -4.035 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFSR     D       CLKCIA_c               0.060        -3.048 
U409_CIA.CLKCIA                  CLK7          SB_DFF       D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF       D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF       D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF       D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]        CLK7          SB_DFF       D       CIA_CLK_COUNT_3[3]     139.560      135.465
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.035

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF       Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net          -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4      O        Out     0.449     2.588       -         
CIA_TACK8                          Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFSR     D        In      -         4.095       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.166
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.060

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.048

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF       Q        Out     0.540     0.540       -         
CLKCIA_c                         Net          -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFSR     D        In      -         3.108       -         
===============================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     2.539       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.910       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.288       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.795       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.778

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
CIA_ENABLE_r_1                Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     I3       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     O        Out     0.316     4.274       -         
CIA_ENABLE_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE           SB_DFF      D        In      -         5.781       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival           
Instance                               Reference                        Type          Pin     Net                  Time        Slack 
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       CIA_TACK             0.540       -1.494
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       4.934 
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578 
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.613 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.620 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300 
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFSR      Q       LASTCLK[0]           0.540       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF        Q       LASTCLK[1]           0.540       8.370 
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required           
Instance                               Reference                        Type           Pin     Net                           Time         Slack 
                                       Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     6.100        -1.494
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        5.995        0.129 
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             5.995        0.150 
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_en                  5.995        0.283 
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529 
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.550 
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.662 
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.662 
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFSR       D       CIA_TACK8                     12.395       8.349 
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFF         D       LASTCLK                       12.395       8.349 
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.100
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.100

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.494

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.129

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                     Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK               SB_DFFSR       Q        Out     0.540     0.540       -         
CIA_TACK                                 Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H       SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                 Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO     SB_LUT4        O        Out     0.400     4.359       -         
TACK_OUTn_0_sqmuxa_0_i                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness         SB_DFFNESS     D        In      -         5.865       -         
=========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.150

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK              SB_DFFSR     Q        Out     0.540     0.540       -         
CIA_TACK                                Net          -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H      SB_LUT4      O        Out     0.449     2.588       -         
TACK_EN7                                Net          -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]     SB_LUT4      O        Out     0.379     4.338       -         
TACK_STATE_nss[0]                       Net          -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]         SB_DFFN      D        In      -         5.845       -         
======================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.100
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.995

    - Propagation time:                      5.711
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.284

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_OUTn / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                  Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK            SB_DFFSR      Q        Out     0.540     0.540       -         
CIA_TACK                              Net           -        -       1.599     -           2         
U409_TRANSFER_ACK.TACK_OUTn_RNO_0     SB_LUT4       I2       In      -         2.139       -         
U409_TRANSFER_ACK.TACK_OUTn_RNO_0     SB_LUT4       O        Out     0.351     2.490       -         
N_74_0_i                              Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_OUTn_RNO       SB_LUT4       I3       In      -         3.861       -         
U409_TRANSFER_ACK.TACK_OUTn_RNO       SB_LUT4       O        Out     0.344     4.204       -         
TACK_OUTn_en                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_OUTn           SB_DFFNSS     D        In      -         5.711       -         
=====================================================================================================
Total path delay (propagation time + setup) of 5.816 is 1.340(23.0%) logic and 4.477(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.934

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.ROM_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.ROM_TACK                 SB_DFFN        Q        Out     0.540     0.540       -         
ROM_TACK                                   Net            -        -       1.599     -           3         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        I1       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNI3M3H         SB_LUT4        O        Out     0.379     2.518       -         
TACK_EN7                                   Net            -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.889       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.400     4.288       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.659       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.400     6.059       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.566       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          43 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
SB_DFFSR        2 uses
VCC             4 uses
SB_LUT4         106 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 106 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 106 = 106 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:43:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:44:30 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:44:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:44:30 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:44:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:44:31 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:44:31 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:44:32 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:44:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 101 /        53
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE        
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:44:33 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      39.7 MHz      12.500        25.186        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -2.115  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                   Required            
Instance                         Reference     Type          Pin     Net                    Time         Slack  
                                 Clock                                                                          
----------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFNSR     D       CIA_TACK8              1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFNSR     D       CLKCIA_c               1.979        -1.129 
U409_CIA.CLKCIA                  CLK7          SB_DFF        D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF        D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF        D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]        CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]     139.560      135.465
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net           -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       O        Out     0.449     2.588       -         
CIA_TACK8                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFNSR     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     2.539       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.910       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.288       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.795       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.778

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
CIA_ENABLE_r_1                Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     I3       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     O        Out     0.316     4.274       -         
CIA_ENABLE_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE           SB_DFF      D        In      -         5.781       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       8.370
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.349
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       6 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:44:33 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:46:13 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:46:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:46:13 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:46:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:46:14 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:46:15 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:46:15 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:46:15 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 101 /        53
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CIA_ENABLE        
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:46:16 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      39.7 MHz      12.500        25.186        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -2.115  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                   Required            
Instance                         Reference     Type          Pin     Net                    Time         Slack  
                                 Clock                                                                          
----------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFNSR     D       CIA_TACK8              1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFNSR     D       CLKCIA_c               1.979        -1.129 
U409_CIA.CLKCIA                  CLK7          SB_DFF        D       CLKCIA                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF        D       CIA_ENABLE_0           139.560      133.778
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF        D       CIA_CLK_COUNT_1[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]        CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]     139.560      135.465
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net           -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       O        Out     0.449     2.588       -         
CIA_TACK8                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFNSR     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.400     2.539       -         
un1_CIA_CLK_COUNT_5_0         Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.910       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.288       -         
CLKCIA                        Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.795       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.778

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_ENABLE_RNO_0     SB_LUT4     O        Out     0.449     2.588       -         
CIA_ENABLE_r_1                Net         -        -       1.371     -           1         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     I3       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO       SB_LUT4     O        Out     0.316     4.274       -         
CIA_ENABLE_0                  Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE           SB_DFF      D        In      -         5.781       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       8.370
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.349
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       6 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:46:16 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:55:10 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@E: CG285 :"D:\AmigaPCI\U409\U409_CIA.v":61:26:61:26|Expecting statement
@E: CS187 :"D:\AmigaPCI\U409\U409_CIA.v":77:0:77:8|Expecting endmodule
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:55:10 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:55:10 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:55:37 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@E: CS187 :"D:\AmigaPCI\U409\U409_CIA.v":66:32:66:32|Expecting ;
@E: CS187 :"D:\AmigaPCI\U409\U409_CIA.v":77:0:77:8|Expecting endmodule
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:55:37 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:55:37 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:56:06 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@W: CG133 :"D:\AmigaPCI\U409\U409_CIA.v":39:15:39:24|Object CIA_ENABLE is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@A: CL153 :"D:\AmigaPCI\U409\U409_CIA.v":39:15:39:24|*Unassigned bits of CIA_ENABLE are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:21:37:29|Input CIA_SPACE is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:56:07 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:56:07 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:56:07 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:56:08 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:56:08 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     4    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     12   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[1] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[0] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:56:08 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:56:08 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7

@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[1:0] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		  95 /        48
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 48 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               4          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:56:09 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       238.1 MHz     139.665       4.200         135.465     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     135.465  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       135.514
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       135.535
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 135.465

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_CLK_COUNT[1] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]         SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                  Net         -        -       1.599     -           4         
U409_CIA.CIA_CLK_COUNT_RNO[1]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNO[1]     SB_LUT4     O        Out     0.449     2.588       -         
CIA_CLK_COUNT_RNO[1]              Net         -        -       1.507     -           1         
U409_CIA.CIA_CLK_COUNT[1]         SB_DFF      D        In      -         4.095       -         
===============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.620
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.550
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.662
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.662
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          40 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         94 uses

I/O ports: 52
I/O primitives: 33
SB_GB_IO       2 uses
SB_IO          30 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   48 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 94 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 94 = 94 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:56:09 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 20:58:45 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"D:\AmigaPCI\U409\U409_CIA.v":37:16:37:18|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:58:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:58:45 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:58:45 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 20:58:46 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 20:58:46 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:58:46 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 20:58:47 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 100 /        52
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 20:58:47 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      39.7 MHz      12.500        25.186        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -2.115  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                     Required            
Instance                         Reference     Type          Pin     Net                      Time         Slack  
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFNSR     D       CIA_TACK8                1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                  CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net           -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       O        Out     0.449     2.588       -         
CIA_TACK8                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFNSR     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       8.370
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.349
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       6 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 20:58:48 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:04:34 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@E: CG849 :"D:\AmigaPCI\U409\U409_CIA.v":40:0:40:0|Unexpected ) after , missing port in ANSI list
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:04:34 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:04:34 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:04:55 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS168 :"D:\AmigaPCI\U409\U409_TOP.v":151:15:151:15|Port CIA_SPACE does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:04:55 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:04:55 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:05:35 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS168 :"D:\AmigaPCI\U409\U409_TOP.v":153:16:153:16|Port CIA_ENABLE does not exist
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:05:35 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:05:35 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:06:31 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@E: CG501 :"D:\AmigaPCI\U409\U409_CIA.v":39:4:39:9|Expecting delimiter: , or ; or )
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:06:31 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:06:31 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:07:04 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:07:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:07:04 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:07:04 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:07:05 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:07:05 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:07:06 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:07:06 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:07:07 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.620
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.550
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.662
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.662
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:07:07 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:09:16 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:09:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:09:16 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:09:16 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:09:18 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:09:18 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:09:18 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:09:18 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     9.43ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:09:19 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.620
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.550
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.662
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.662
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:09:19 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	105/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.2 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	105/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.41 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 337.09 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 522
used logic cells: 105
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 522
used logic cells: 105
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 164 
I1212: Iteration  1 :    34 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:11:41 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:11:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:11:41 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:11:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:11:42 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:11:42 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:11:43 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:11:43 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:11:44 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.684
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:11:44 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	105/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.2 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	105/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.15 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 336.54 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 521
used logic cells: 105
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 521
used logic cells: 105
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 164 
I1212: Iteration  1 :    44 unrouted : 0 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:13:47 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Pruning unused register LASTCLK[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Pruning unused register CIA_TACK. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:13:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:13:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:13:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:13:49 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:13:49 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:13:49 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:13:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:13:50 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.684
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:13:50 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:14:28 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Pruning unused register LASTCLK[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Pruning unused register CIA_TACK. Make sure that there are no unused intermediate registers.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:14:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:14:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:14:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:14:30 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:14:30 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:14:30 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:14:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:14:31 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.684
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:14:31 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:16:06 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:16:07 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:16:07 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:16:07 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:16:08 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:16:08 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     12   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[1] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[0] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:16:08 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:16:08 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7

@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[1:0] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:16:09 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.684
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:16:09 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:17:06 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":83:18:83:34|Input CIA_ENABLE on instance U409_TRANSFER_ACK is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:17:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:17:06 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:17:06 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:17:08 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:17:08 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     12   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[1] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[0] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:17:08 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:17:08 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7

@N: BN362 :"d:\amigapci\u409\u409_transfer_ack.v":153:0:153:5|Removing sequential instance LASTCLK[1:0] (in view: work.U409_TRANSFER_ACK(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:17:09 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.684
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:17:09 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	105/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	105/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.15 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 336.54 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 521
used logic cells: 105
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 521
used logic cells: 105
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 164 
I1212: Iteration  1 :    44 unrouted : 1 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:19:01 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:01 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:01 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:01 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:03 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:19:03 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:19:03 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:19:03 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 100 /        52
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:19:04 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      39.7 MHz      12.500        25.186        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -2.115  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                     Required            
Instance                         Reference     Type          Pin     Net                      Time         Slack  
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFNSR     D       CIA_TACK8                1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                  CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net           -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       O        Out     0.449     2.588       -         
CIA_TACK8                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFNSR     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       8.370
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.349
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       6 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:19:04 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:19:21 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:19:23 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:19:23 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     13   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:19:23 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:19:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 100 /        52
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        11         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:19:24 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      39.7 MHz      12.500        25.186        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -2.115  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                     Required            
Instance                         Reference     Type          Pin     Net                      Time         Slack  
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFNSR     D       CIA_TACK8                1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                  CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net           -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       O        Out     0.449     2.588       -         
CIA_TACK8                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFNSR     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       8.370
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.349
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       6 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 11

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:19:24 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	105
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	37
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	107/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.3 (sec)

Final Design Statistics
    Number of LUTs      	:	105
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	107/3520
    PLBs                        :	29/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.15 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 295.75 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 520
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 520
used logic cells: 107
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 166 
I1212: Iteration  1 :    50 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:23:48 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@W: CG289 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:23:162:28|Specified digits overflow the number's size
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:23:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:23:48 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:23:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:23:50 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:23:50 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     14   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:23:50 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:23:50 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 100 /        53
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        12         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:23:51 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      39.7 MHz      12.500        25.186        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -2.115  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                     Required            
Instance                         Reference     Type          Pin     Net                      Time         Slack  
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFNSR     D       CIA_TACK8                1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                  CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net           -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       O        Out     0.449     2.588       -         
CIA_TACK8                          Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFNSR     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       8.370
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.349
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       7 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 12

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:23:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:28:59 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@W: CG289 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:23:162:28|Specified digits overflow the number's size
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Register bit LASTCLK[1] is always 0.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Register bit CIA_TACK is always 0.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:28:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:28:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:28:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:29:00 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:29:00 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:29:01 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:29:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:29:02 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.684
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:29:02 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:30:52 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@W: CG289 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:23:162:28|Specified digits overflow the number's size
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Register bit LASTCLK[1] is always 0.
@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":153:0:153:5|Register bit CIA_TACK is always 0.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:37:42:46|Input CIA_ENABLE is unused.
@N: CL159 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":42:49:42:54|Input CLKCIA is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:30:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:30:53 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:30:53 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:30:54 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:30:54 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     10   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:30:54 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:30:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     8.03ns		 101 /        49
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                   
----------------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]            
@K:CKID0002       pll                 SB_PLL40_2F_PAD        8          U409_TRANSFER_ACK.DELAY_COUNTER[0]
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA                   
==========================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:30:55 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 6.529

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       168.1 MHz     139.665       5.950         133.715     declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      167.5 MHz     12.500        5.971         6.529       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -      |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -      |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      6.529  |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       135.465
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       135.465
=======================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                  Required            
Instance                      Reference     Type       Pin     Net                      Time         Slack  
                              Clock                                                                         
------------------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA               CLK7          SB_DFF     D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                    Arrival          
Instance                               Reference                        Type          Pin     Net                  Time        Slack
                                       Clock                                                                                        
------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[0]     0.540       6.529
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[1]     0.540       6.578
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN       Q       DELAY_COUNTER[2]     0.540       6.613
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN       Q       ROM_TACK             0.540       6.684
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN       Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS     Q       TACK_OUTn            0.540       8.300
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_1               12.395       6.529
U409_TRANSFER_ACK.ROM_TACK             U409_TOP|CLK80_derived_clock     SB_DFFN        D       ROM_TACK_1                    12.395       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER                 12.395       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFN        D       DELAY_COUNTER_0               12.395       6.684
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       6.684
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       8.300
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     6.529

    Number of logic level(s):                2
    Starting point:                          U409_TRANSFER_ACK.DELAY_COUNTER[0] / Q
    Ending point:                            U409_TRANSFER_ACK.DELAY_COUNTER[2] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.DELAY_COUNTER[0]           SB_DFFN     Q        Out     0.540     0.540       -         
DELAY_COUNTER[0]                             Net         -        -       1.599     -           6         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     I0       In      -         2.139       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO_0[2]     SB_LUT4     O        Out     0.449     2.588       -         
CO1                                          Net         -        -       1.371     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     I1       In      -         3.959       -         
U409_TRANSFER_ACK.DELAY_COUNTER_RNO[2]       SB_LUT4     O        Out     0.400     4.359       -         
DELAY_COUNTER_1                              Net         -        -       1.507     -           1         
U409_TRANSFER_ACK.DELAY_COUNTER[2]           SB_DFFN     D        In      -         5.865       -         
==========================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         6 uses
SB_DFFNESS      1 use
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 8

@S |Mapping Summary:
Total  LUTs: 102 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:30:55 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	105/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.2 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	105/3520
    PLBs                        :	30/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.15 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 336.54 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 521
used logic cells: 105
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 521
used logic cells: 105
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 164 
I1212: Iteration  1 :    44 unrouted : 1 seconds
I1212: Iteration  2 :     5 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:34:02 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@W: CG289 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:23:162:28|Specified digits overflow the number's size
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:34:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:34:02 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:34:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:34:03 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:34:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     14   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:34:04 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:34:04 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     0.41ns		 100 /        53
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        12         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:34:05 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.115

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       3.6 MHz       139.665       281.407       -2.115      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      39.7 MHz      12.500        25.186        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -2.115  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -2.115 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                     Required            
Instance                         Reference     Type          Pin     Net                      Time         Slack  
                                 Clock                                                                            
------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK       CLK7          SB_DFFNSR     D       CIA_TACK_4               1.979        -2.115 
U409_TRANSFER_ACK.LASTCLK[0]     CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                  CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE              CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]        CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]        CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.115

    Number of logic level(s):                1
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_TACK / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                               Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                        Net           -        -       1.599     -           4         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNO     SB_LUT4       O        Out     0.449     2.588       -         
CIA_TACK_4                         Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.CIA_TACK         SB_DFFNSR     D        In      -         4.095       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       8.370
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_4                    12.395       8.349
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       7 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   53 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 12

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:34:05 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:36:52 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:36:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:36:52 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:36:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:36:53 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:36:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     15   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:36:53 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:36:54 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 100 /        54
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 54 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        13         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:36:54 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.CIA_ENABLED[1]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]       0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       8.349
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_4                    12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   54 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 13

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:36:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:41:07 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":165:44:165:44|Expecting )
@E: CS187 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":173:0:173:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:41:07 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:41:07 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:41:54 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:41:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:41:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:41:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:41:56 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:41:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     15   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:41:56 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:41:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 100 /        54
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 54 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        13         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:41:57 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.CIA_ENABLED[1]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]       0.540       8.349
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   54 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 13

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:41:57 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:42:39 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":61:0:61:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:42:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:42:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:42:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:42:41 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:42:41 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     15   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:42:41 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:42:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":61:0:61:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 100 /        54
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 54 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        13         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:42:42 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.768
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       8.300
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      Q       TACK_OUTn            0.540       8.300
U409_TRANSFER_ACK.CIA_ENABLED[1]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]       0.540       8.349
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[1]             12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                       Type           Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                 SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                   Net            -        -       1.599     -           1         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9         SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                   Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1     SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                    Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0     SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                  Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness           SB_DFFNESS     E        In      -         7.594       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         2 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         101 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   54 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 13

@S |Mapping Summary:
Total  LUTs: 101 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 101 = 101 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:42:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	101
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	107
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	39
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	109/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.3 (sec)

Final Design Statistics
    Number of LUTs      	:	107
    Number of DFFs      	:	54
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	109/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.36 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 280.82 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 544
used logic cells: 109
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 544
used logic cells: 109
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 168 
I1212: Iteration  1 :    57 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:45:48 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@N: CL189 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Register bit CIA_CLK_COUNT[3] is always 0.
@W: CL260 :"D:\AmigaPCI\U409\U409_CIA.v":56:0:56:5|Pruning register bit 3 of CIA_CLK_COUNT[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:45:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:45:48 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:45:48 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:45:49 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:45:50 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     5    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     16   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:45:50 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:45:50 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 104 /        57
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        16         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               5          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:45:51 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[1]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           6         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNI9V821[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.543
U409_TRANSFER_ACK.TACK_STATE[2]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]        0.540       6.550
U409_TRANSFER_ACK.TACK_STATE[3]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]        0.540       6.613
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       8.300
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_73_0                        12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[2]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_16_i                        12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                      Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                  Net           -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9        SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9        SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]     SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]     SB_LUT4       O        Out     0.449     4.408       -         
N_36                                      Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]       SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]       SB_LUT4       O        Out     0.449     6.227       -         
N_11                                      Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]           SB_DFFN       D        In      -         7.734       -         
=========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          41 uses
SB_DFFN         5 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         103 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   57 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 16

@S |Mapping Summary:
Total  LUTs: 103 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:45:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	110
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	112/3520
    PLBs                        :	15/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.0 (sec)

Final Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	112/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 187.96 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.15 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 320.01 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 540
used logic cells: 112
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 540
used logic cells: 112
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 172 
I1212: Iteration  1 :    53 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:50:30 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:50:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:50:30 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:50:30 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:50:31 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:50:32 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     16   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:50:32 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:50:32 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 106 /        58
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        16         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:50:33 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.710       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.710  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.757

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.386     2.525       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.896       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.295       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.802       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.908 is 1.431(24.2%) logic and 4.477(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.379     2.518       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.889       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.288       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.795       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.710
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.759
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.543
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.578
U409_TRANSFER_ACK.TACK_STATE[2]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]        0.540       6.599
U409_TRANSFER_ACK.TACK_STATE[3]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]        0.540       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       8.300
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss_0_i[0]         12.395       4.710
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_73_0                        12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[2]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_71_0                        12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.710

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                      Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                  Net           -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9        SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9        SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]     SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]     SB_LUT4       O        Out     0.449     4.408       -         
N_77                                      Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]       SB_LUT4       I1       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]       SB_LUT4       O        Out     0.400     6.178       -         
TACK_STATE_nss_0_i[0]                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]           SB_DFFN       D        In      -         7.685       -         
=========================================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         5 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         105 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   58 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 16

@S |Mapping Summary:
Total  LUTs: 105 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 105 = 105 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:50:33 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	105
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	112
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	114/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.2 (sec)

Final Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	114/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.07 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 326.90 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 320.01 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 542
used logic cells: 114
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 542
used logic cells: 114
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 174 
I1212: Iteration  1 :    57 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:52:10 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:52:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:52:10 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:52:10 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:52:11 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:52:11 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     16   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:52:12 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:52:12 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 106 /        58
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 58 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        16         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:52:13 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.710       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.710  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.757

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.386     2.525       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.896       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.295       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.802       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.908 is 1.431(24.2%) logic and 4.477(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.379     2.518       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.889       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.288       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.795       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.710
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.759
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]        0.540       6.543
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]        0.540       6.578
U409_TRANSFER_ACK.TACK_STATE[2]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]        0.540       6.599
U409_TRANSFER_ACK.TACK_STATE[3]        U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]        0.540       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[2]     0.540       6.768
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       8.300
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss_0_i[0]         12.395       4.710
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK8                     12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_73_0                        12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6_f1_0_i[0]     12.395       8.349
U409_TRANSFER_ACK.TACK_STATE[2]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_71_0                        12.395       8.349
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.710

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                      Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                  Net           -        -       1.599     -           2         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9        SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.CIA_TACK_RNIQJH9        SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]     SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]     SB_LUT4       O        Out     0.449     4.408       -         
N_77                                      Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]       SB_LUT4       I1       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]       SB_LUT4       O        Out     0.400     6.178       -         
TACK_STATE_nss_0_i[0]                     Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]           SB_DFFN       D        In      -         7.685       -         
=========================================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         5 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
VCC             4 uses
SB_LUT4         105 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   58 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 16

@S |Mapping Summary:
Total  LUTs: 105 (2%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 105 = 105 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:52:13 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	105
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	112
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	41
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	114/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	114/3520
    PLBs                        :	33/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.07 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 326.90 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 320.01 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 542
used logic cells: 114
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 542
used logic cells: 114
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 174 
I1212: Iteration  1 :    57 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 21:57:44 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:57:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:57:44 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:57:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 21:57:46 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 21:57:46 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:57:46 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 21:57:46 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 111 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 21:57:47 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.757

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.386     2.525       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.896       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.295       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.802       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.908 is 1.431(24.2%) logic and 4.477(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.379     2.518       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.889       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.288       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.795       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       6.543
U409_TRANSFER_ACK.CIA_STATE[0]       U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]       0.540       6.550
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.550
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       6.550
U409_TRANSFER_ACK.CIA_STATE[1]       U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[1]       0.540       6.599
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_109_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                  Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       O        Out     0.449     4.408       -         
N_36                                        Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       O        Out     0.449     6.227       -         
N_11                                        Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]             SB_DFFN       D        In      -         7.734       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         110 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 110 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 21:57:47 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	119/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.4 (sec)

Final Design Statistics
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	119/3520
    PLBs                        :	36/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.11 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 326.90 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 282.77 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 563
used logic cells: 119
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 563
used logic cells: 119
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 179 
I1212: Iteration  1 :    45 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:01:25 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:01:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:01:26 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:01:26 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:01:27 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:01:27 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:01:27 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:01:28 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 111 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:01:28 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.785
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
un1_CLKCIA7_0                 Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[2]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[2]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       6.543
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       6.550
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.578
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
U409_TRANSFER_ACK.CIA_STATE[0]       U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]       0.540       6.613
U409_TRANSFER_ACK.TACK_STATE[3]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]      0.540       6.613
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.620
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.613
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_112_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                  Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       O        Out     0.449     4.408       -         
N_36                                        Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       O        Out     0.449     6.227       -         
N_11                                        Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]             SB_DFFN       D        In      -         7.734       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         110 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 110 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:01:28 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	119/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.5 (sec)

Final Design Statistics
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	119/3520
    PLBs                        :	34/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.02 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 326.90 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 282.85 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 565
used logic cells: 119
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 565
used logic cells: 119
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 177 
I1212: Iteration  1 :    45 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:07:00 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:07:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:07:00 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:07:00 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:07:02 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:07:02 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:07:02 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:07:02 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 111 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:07:03 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.757

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.386     2.525       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.896       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.295       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.802       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.908 is 1.431(24.2%) logic and 4.477(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.764

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[1] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[1]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[1]                       Net         -        -       1.599     -           6         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I1       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.379     2.518       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.889       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.400     4.288       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.795       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       6.543
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       6.550
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.578
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
U409_TRANSFER_ACK.CIA_STATE[0]       U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]       0.540       6.613
U409_TRANSFER_ACK.TACK_STATE[3]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]      0.540       6.613
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.620
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.613
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_112_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                  Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       O        Out     0.449     4.408       -         
N_36                                        Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       O        Out     0.449     6.227       -         
N_11                                        Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]             SB_DFFN       D        In      -         7.734       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         110 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 110 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:07:03 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	119/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.2 (sec)

Final Design Statistics
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	119/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.18 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.36 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 320.01 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 557
used logic cells: 119
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 557
used logic cells: 119
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 180 
I1212: Iteration  1 :    42 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:09:32 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_CIA.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:09:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:09:32 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:09:32 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:09:33 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:09:33 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:09:34 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:09:34 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 111 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:09:35 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       6.543
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       6.550
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.578
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
U409_TRANSFER_ACK.CIA_STATE[0]       U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]       0.540       6.613
U409_TRANSFER_ACK.TACK_STATE[3]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]      0.540       6.613
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.620
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.613
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_112_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                  Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       O        Out     0.449     4.408       -         
N_36                                        Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       O        Out     0.449     6.227       -         
N_11                                        Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]             SB_DFFN       D        In      -         7.734       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         110 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 110 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:09:35 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	119/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.4 (sec)

Final Design Statistics
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	119/3520
    PLBs                        :	37/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.18 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.36 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 320.01 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 557
used logic cells: 119
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 557
used logic cells: 119
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 180 
I1212: Iteration  1 :    42 unrouted : 1 seconds
I1212: Iteration  2 :    10 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:15:17 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TOP.v changed - recompiling
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:18 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:19 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:15:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:15:19 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:15:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 111 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:15:20 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       6.543
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.550
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
U409_TRANSFER_ACK.TACK_STATE[3]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]      0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]     0.540       6.662
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_115_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                  Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       O        Out     0.449     4.408       -         
N_36                                        Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       O        Out     0.449     6.227       -         
N_11                                        Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]             SB_DFFN       D        In      -         7.734       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         110 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 110 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:15:20 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:15:39 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:15:40 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:15:40 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:15:41 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:15:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 111 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:15:42 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       6.543
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.550
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
U409_TRANSFER_ACK.TACK_STATE[3]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]      0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]     0.540       6.662
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_115_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                  Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       O        Out     0.449     4.408       -         
N_36                                        Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       O        Out     0.449     6.227       -         
N_11                                        Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]             SB_DFFN       D        In      -         7.734       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         110 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 110 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:15:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	119/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.7 (sec)

Final Design Statistics
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	119/3520
    PLBs                        :	32/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 326.90 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 260.18 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 546
used logic cells: 119
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 546
used logic cells: 119
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 180 
I1212: Iteration  1 :    45 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:17:27 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:17:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:17:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:17:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:17:29 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:17:29 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:17:29 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:17:29 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 111 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:17:30 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.660       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.660  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       4.660
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       4.710
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       6.529
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       6.543
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.550
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
U409_TRANSFER_ACK.TACK_STATE[3]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]      0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]     0.540       6.662
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_11                          12.395       4.660
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       6.543
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_115_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      7.734
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.660

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_STATE[0] / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.449     2.588       -         
TACK_EN6_0                                  Net           -        -       1.371     -           2         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       I0       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_STATE_RNO_0[0]       SB_LUT4       O        Out     0.449     4.408       -         
N_36                                        Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       I0       In      -         5.779       -         
U409_TRANSFER_ACK.TACK_STATE_RNO[0]         SB_LUT4       O        Out     0.449     6.227       -         
N_11                                        Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_STATE[0]             SB_DFFN       D        In      -         7.734       -         
===========================================================================================================
Total path delay (propagation time + setup) of 7.840 is 1.992(25.4%) logic and 5.848(74.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         110 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 110 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 110 = 110 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:17:30 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	110
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	119/3520
    PLBs                        :	16/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.7 (sec)

Final Design Statistics
    Number of LUTs      	:	117
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	119/3520
    PLBs                        :	32/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 326.90 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 260.18 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 546
used logic cells: 119
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 546
used logic cells: 119
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 180 
I1212: Iteration  1 :    45 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:21:34 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":158:0:158:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:21:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:21:34 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:21:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:21:35 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:21:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     19   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:21:36 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:21:36 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[4:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 112 /        60
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1017 :|SB_GB inserted on the net CLK80.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 60 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        18         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:21:37 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        3.023       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      3.023  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                                   Arrival          
Instance                             Reference                        Type           Pin     Net                Time        Slack
                                     Clock                                                                                       
---------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK           0.540       3.023
U409_TRANSFER_ACK.ROM_TACK_nesr      U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK           0.540       3.030
U409_TRANSFER_ACK.TACK_STATE[0]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[0]      0.540       4.731
U409_TRANSFER_ACK.TACK_STATE[1]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[1]      0.540       4.829
U409_TRANSFER_ACK.TACK_STATE[2]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[2]      0.540       4.850
U409_TRANSFER_ACK.TACK_STATE[3]      U409_TOP|CLK80_derived_clock     SB_DFFN        Q       TACK_STATE[3]      0.540       4.913
U409_TRANSFER_ACK.LASTCLK[0]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]         0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]         U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]         0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]     0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]     0.540       6.662
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_EN_i_en_0                12.395       3.023
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss_0_i[0]         12.395       4.710
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
U409_TRANSFER_ACK.TACK_STATE[1]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       N_121_0                       12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 3.023

    Number of logic level(s):                4
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i / D
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                        Type          Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR     Q        Out     0.540     0.540       -         
CIA_TACK                                    Net           -        -       1.599     -           3         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4       O        Out     0.386     2.525       -         
TACK_EN6_0                                  Net           -        -       1.371     -           3         
U409_TRANSFER_ACK.TACK_EN_i_RNO_1           SB_LUT4       I0       In      -         3.896       -         
U409_TRANSFER_ACK.TACK_EN_i_RNO_1           SB_LUT4       O        Out     0.449     4.345       -         
N_127                                       Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_RNO_0           SB_LUT4       I1       In      -         5.715       -         
U409_TRANSFER_ACK.TACK_EN_i_RNO_0           SB_LUT4       O        Out     0.400     6.115       -         
N_121_0_en                                  Net           -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_RNO             SB_LUT4       I2       In      -         7.486       -         
U409_TRANSFER_ACK.TACK_EN_i_RNO             SB_LUT4       O        Out     0.379     7.865       -         
TACK_EN_i_en_0                              Net           -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i                 SB_DFFNSS     D        In      -         9.372       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         7 uses
SB_DFFNESR      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       2 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         112 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   60 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 1

@S |Mapping Summary:
Total  LUTs: 112 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 112 = 112 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:21:37 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	119
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	45
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	121/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.6 (sec)

Final Design Statistics
    Number of LUTs      	:	119
    Number of DFFs      	:	60
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	121/3520
    PLBs                        :	32/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.09 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.36 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 214.10 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 565
used logic cells: 121
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 565
used logic cells: 121
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 8
I1209: Started routing
I1223: Total Nets : 182 
I1212: Iteration  1 :    53 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "U409_icecube_syn.prj" -log "U409_icecube_Implmnt/U409_icecube.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of U409_icecube_Implmnt/U409_icecube.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Mon Oct 21 22:24:27 2024

#Implementation: U409_icecube_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v" (library work)
@I::"D:\AmigaPCI\U409\U409_CIA.v" (library work)
@I::"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TICK.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TOP.v" (library work)
@I::"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U409\U409_TRANSFER_ACK.v changed - recompiling
Selecting top level module U409_TOP
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":931:7:931:21|Synthesizing module SB_PLL40_2F_PAD in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":40:7:40:23|Synthesizing module U409_TRANSFER_ACK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_DATA_BUFFERS.v":35:7:35:23|Synthesizing module U409_DATA_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":39:7:39:25|Synthesizing module U409_ADDRESS_DECODE in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TICK.v":35:7:35:15|Synthesizing module U409_TICK in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_CIA.v":35:7:35:14|Synthesizing module U409_CIA in library work.

@N: CG364 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Synthesizing module U409_TOP in library work.

@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input EXTFEEDBACK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input DYNAMICDELAY on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input BYPASS on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SDI on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input SCLK on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\AmigaPCI\U409\U409_TOP.v":64:2:64:4|Input LATCHINPUTVALUE on instance pll is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"D:\AmigaPCI\U409\U409_TOP.v":67:21:67:28|An input port (port CLK40_IN) is the target of an assignment - please check if this is intentional
@N: CL159 :"D:\AmigaPCI\U409\U409_TOP.v":38:50:38:52|Input RnW is unused.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 15 to 14 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\AmigaPCI\U409\U409_ADDRESS_DECODE.v":43:17:43:17|Input port bits 11 to 1 of A[31:1] are unused. Assign logic for all port bits or change the input port size.
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":162:0:162:5|Trying to extract state machine for register CIA_STATE.
Extracted state machine for register CIA_STATE
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"D:\AmigaPCI\U409\U409_TRANSFER_ACK.v":62:0:62:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:24:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:24:27 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:24:27 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U409\U409_TOP.v":36:7:36:14|Selected library: work cell: U409_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Oct 21 22:24:28 2024

###########################################################]
Pre-mapping Report

# Mon Oct 21 22:24:29 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U409\U409_TOP.sdc
@L: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U409_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                            Requested     Requested     Clock                       Clock                Clock
Clock                            Frequency     Period        Type                        Group                Load 
-------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       166.667       declared                    default_clkgroup     36   
CLK7                             7.2 MHz       139.665       declared                    default_clkgroup     6    
CLK40_IN                         40.0 MHz      25.000        declared                    default_clkgroup     0    
U409_TOP|CLK40_derived_clock     40.0 MHz      25.000        derived (from CLK40_IN)     default_clkgroup     4    
U409_TOP|CLK80_derived_clock     80.0 MHz      12.500        derived (from CLK40_IN)     default_clkgroup     18   
===================================================================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:24:29 2024

###########################################################]
Map & Optimize Report

# Mon Oct 21 22:24:29 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40_IN
            CLK6
            CLK7


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine CIA_STATE[2:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
Encoding state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"d:\amigapci\u409\u409_transfer_ack.v":62:0:62:5|There are no possible illegal states for state machine TACK_STATE[3:0] (in view: work.U409_TRANSFER_ACK(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.16ns		 107 /        57
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:20:38:23|SB_GB_IO inserted on the port CLK6.
@N: FX1016 :"d:\amigapci\u409\u409_top.v":38:26:38:29|SB_GB_IO inserted on the port CLK7.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: MT611 :|Automatically generated clock U409_TOP|CLK40_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

3 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0001       CLK6_ibuf_gb_io     SB_GB_IO               36         U409_TICK.COUNTER50[5]     
@K:CKID0002       pll                 SB_PLL40_2F_PAD        15         U409_TRANSFER_ACK.TACK_OUTn
@K:CKID0003       CLK7_ibuf_gb_io     SB_GB_IO               6          U409_CIA.CLKCIA            
===================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\synwork\U409_icecube_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\U409_icecube.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MT615 |Found clock CLK40_IN with period 25.00ns 
@N: MT615 |Found clock CLK6 with period 166.67ns 
@N: MT615 |Found clock CLK7 with period 139.66ns 
@N: MT615 |Found clock U409_TOP|CLK80_derived_clock with period 12.50ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Oct 21 22:24:30 2024
#


Top view:               U409_TOP
Requested Frequency:    6.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U409\U409_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.129

                                 Requested     Estimated     Requested     Estimated                 Clock                       Clock           
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                        Group           
-------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                             6.0 MHz       131.0 MHz     166.667       7.636         159.030     declared                    default_clkgroup
CLK7                             7.2 MHz       4.6 MHz       139.665       215.290       -1.129      declared                    default_clkgroup
CLK40_IN                         40.0 MHz      NA            25.000        NA            DCM/PLL     declared                    default_clkgroup
U409_TOP|CLK80_derived_clock     80.0 MHz      51.9 MHz      12.500        19.268        4.906       derived (from CLK40_IN)     default_clkgroup
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT117 |Paths from clock (CLK7:r) to clock (U409_TOP|CLK80_derived_clock:f) are overconstrained because the required time of 2.08 ns is too small.  



Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack   |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
CLK6                          CLK6                          |  166.667     159.030  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          CLK7                          |  139.665     133.715  |  No paths    -      |  No paths    -       |  No paths    -    
CLK7                          U409_TOP|CLK80_derived_clock  |  No paths    -        |  No paths    -      |  2.085       -1.129  |  No paths    -    
U409_TOP|CLK80_derived_clock  U409_TOP|CLK80_derived_clock  |  No paths    -        |  12.500      4.906  |  No paths    -       |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK6
====================================



Starting Points with Worst Slack
********************************

                           Starting                                          Arrival            
Instance                   Reference     Type       Pin     Net              Time        Slack  
                           Clock                                                                
------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]     CLK6          SB_DFF     Q       COUNTER50[0]     0.540       159.030
U409_TICK.COUNTER60[0]     CLK6          SB_DFF     Q       COUNTER60[0]     0.540       159.030
U409_TICK.COUNTER50[1]     CLK6          SB_DFF     Q       COUNTER50[1]     0.540       159.079
U409_TICK.COUNTER60[1]     CLK6          SB_DFF     Q       COUNTER60[1]     0.540       159.079
U409_TICK.COUNTER50[3]     CLK6          SB_DFF     Q       COUNTER50[3]     0.540       159.080
U409_TICK.COUNTER60[4]     CLK6          SB_DFF     Q       COUNTER60[4]     0.540       159.080
U409_TICK.COUNTER50[5]     CLK6          SB_DFF     Q       COUNTER50[5]     0.540       159.101
U409_TICK.COUNTER60[5]     CLK6          SB_DFF     Q       COUNTER60[5]     0.540       159.101
U409_TICK.COUNTER50[2]     CLK6          SB_DFF     Q       COUNTER50[2]     0.540       159.143
U409_TICK.COUNTER60[2]     CLK6          SB_DFF     Q       COUNTER60[2]     0.540       159.143
================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                             Required            
Instance                    Reference     Type       Pin     Net                 Time         Slack  
                            Clock                                                                    
-----------------------------------------------------------------------------------------------------
U409_TICK.TICK50            CLK6          SB_DFF     D       TICK50              166.562      159.030
U409_TICK.TICK60            CLK6          SB_DFF     D       TICK60              166.562      159.030
U409_TICK.COUNTER50[0]      CLK6          SB_DFF     D       COUNTER50_3[0]      166.562      159.059
U409_TICK.COUNTER50[5]      CLK6          SB_DFF     D       COUNTER50_3[5]      166.562      159.059
U409_TICK.COUNTER50[6]      CLK6          SB_DFF     D       COUNTER50_3[6]      166.562      159.059
U409_TICK.COUNTER50[9]      CLK6          SB_DFF     D       COUNTER50_3[9]      166.562      159.059
U409_TICK.COUNTER50[11]     CLK6          SB_DFF     D       COUNTER50_3[11]     166.562      159.059
U409_TICK.COUNTER50[13]     CLK6          SB_DFF     D       COUNTER50_3[13]     166.562      159.059
U409_TICK.COUNTER50[14]     CLK6          SB_DFF     D       COUNTER50_3[14]     166.562      159.059
U409_TICK.COUNTER50[15]     CLK6          SB_DFF     D       COUNTER50_3[15]     166.562      159.059
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      166.667
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         166.562

    - Propagation time:                      7.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 159.030

    Number of logic level(s):                3
    Starting point:                          U409_TICK.COUNTER50[0] / Q
    Ending point:                            U409_TICK.TICK50 / D
    The start point is clocked by            CLK6 [rising] on pin C
    The end   point is clocked by            CLK6 [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                 Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U409_TICK.COUNTER50[0]               SB_DFF      Q        Out     0.540     0.540       -         
COUNTER50[0]                         Net         -        -       1.599     -           4         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     I0       In      -         2.139       -         
U409_TICK.COUNTER50_RNID6CP[3]       SB_LUT4     O        Out     0.449     2.588       -         
TICK503_8                            Net         -        -       1.371     -           1         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     I2       In      -         3.959       -         
U409_TICK.COUNTER50_RNITU182[10]     SB_LUT4     O        Out     0.379     4.338       -         
TICK503_14                           Net         -        -       1.371     -           9         
U409_TICK.TICK50_RNO                 SB_LUT4     I3       In      -         5.708       -         
U409_TICK.TICK50_RNO                 SB_LUT4     O        Out     0.316     6.024       -         
TICK50                               Net         -        -       1.507     -           1         
U409_TICK.TICK50                     SB_DFF      D        In      -         7.531       -         
==================================================================================================
Total path delay (propagation time + setup) of 7.636 is 1.788(23.4%) logic and 5.848(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: CLK7
====================================



Starting Points with Worst Slack
********************************

                              Starting                                              Arrival            
Instance                      Reference     Type       Pin     Net                  Time        Slack  
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE           CLK7          SB_DFF     Q       CIA_ENABLEm          0.540       -1.129 
U409_CIA.CLKCIA               CLK7          SB_DFF     Q       CLKCIA_c             0.540       -1.129 
U409_CIA.CIA_CLK_COUNT[0]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[0]     0.540       133.715
U409_CIA.CIA_CLK_COUNT[1]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[1]     0.540       133.764
U409_CIA.CIA_CLK_COUNT[2]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[2]     0.540       133.785
U409_CIA.CIA_CLK_COUNT[3]     CLK7          SB_DFF     Q       CIA_CLK_COUNT[3]     0.540       133.848
=======================================================================================================


Ending Points with Worst Slack
******************************

                                     Starting                                                     Required            
Instance                             Reference     Type          Pin     Net                      Time         Slack  
                                     Clock                                                                            
----------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_ENABLED[0]     CLK7          SB_DFFNSR     D       CIA_ENABLEm              1.979        -1.129 
U409_TRANSFER_ACK.LASTCLK[0]         CLK7          SB_DFFNSR     D       CLKCIA_c                 1.979        -1.129 
U409_CIA.CLKCIA                      CLK7          SB_DFF        D       CLKCIA_0                 139.560      133.715
U409_CIA.CIA_ENABLE                  CLK7          SB_DFF        D       CIA_ENABLE_0             139.560      133.743
U409_CIA.CIA_CLK_COUNT[0]            CLK7          SB_DFF        D       CIA_CLK_COUNT_i[0]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[1]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[1]       139.560      135.465
U409_CIA.CIA_CLK_COUNT[2]            CLK7          SB_DFF        D       CIA_CLK_COUNT_RNO[2]     139.560      135.465
U409_CIA.CIA_CLK_COUNT[3]            CLK7          SB_DFF        D       CIA_CLK_COUNT_3[3]       139.560      135.465
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CIA_ENABLE / Q
    Ending point:                            U409_TRANSFER_ACK.CIA_ENABLED[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_ENABLE                  SB_DFF        Q        Out     0.540     0.540       -         
CIA_ENABLEm                          Net           -        -       2.568     -           4         
U409_TRANSFER_ACK.CIA_ENABLED[0]     SB_DFFNSR     D        In      -         3.108       -         
====================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.084
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         1.979

    - Propagation time:                      3.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.129

    Number of logic level(s):                0
    Starting point:                          U409_CIA.CLKCIA / Q
    Ending point:                            U409_TRANSFER_ACK.LASTCLK[0] / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
U409_CIA.CLKCIA                  SB_DFF        Q        Out     0.540     0.540       -         
CLKCIA_c                         Net           -        -       2.568     -           3         
U409_TRANSFER_ACK.LASTCLK[0]     SB_DFFNSR     D        In      -         3.108       -         
================================================================================================
Total path delay (propagation time + setup) of 3.213 is 0.645(20.1%) logic and 2.568(79.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CLKCIA_RNO                    SB_LUT4     I1       In      -         3.959       -         
U409_CIA.CLKCIA_RNO                    SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                               Net         -        -       1.507     -           1         
U409_CIA.CLKCIA                        SB_DFF      D        In      -         5.845       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.715

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CLKCIA / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]     SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]              Net         -        -       1.599     -           7         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CLKCIA_RNO_0         SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA8                       Net         -        -       1.371     -           1         
U409_CIA.CLKCIA_RNO           SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CLKCIA_RNO           SB_LUT4     O        Out     0.379     4.338       -         
CLKCIA_0                      Net         -        -       1.507     -           1         
U409_CIA.CLKCIA               SB_DFF      D        In      -         5.845       -         
===========================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      139.665
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         139.560

    - Propagation time:                      5.816
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 133.743

    Number of logic level(s):                2
    Starting point:                          U409_CIA.CIA_CLK_COUNT[0] / Q
    Ending point:                            U409_CIA.CIA_ENABLE / D
    The start point is clocked by            CLK7 [rising] on pin C
    The end   point is clocked by            CLK7 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U409_CIA.CIA_CLK_COUNT[0]              SB_DFF      Q        Out     0.540     0.540       -         
CIA_CLK_COUNT[0]                       Net         -        -       1.599     -           7         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     I0       In      -         2.139       -         
U409_CIA.CIA_CLK_COUNT_RNIEMMD1[3]     SB_LUT4     O        Out     0.449     2.588       -         
CLKCIA6                                Net         -        -       1.371     -           2         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     I2       In      -         3.959       -         
U409_CIA.CIA_ENABLE_RNO                SB_LUT4     O        Out     0.351     4.309       -         
CIA_ENABLE_0                           Net         -        -       1.507     -           1         
U409_CIA.CIA_ENABLE                    SB_DFF      D        In      -         5.816       -         
====================================================================================================
Total path delay (propagation time + setup) of 5.922 is 1.445(24.4%) logic and 4.477(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: U409_TOP|CLK80_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                     Arrival          
Instance                               Reference                        Type           Pin     Net                  Time        Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_TACK             0.540       4.906
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     Q       ROM_TACK             0.540       4.934
U409_TRANSFER_ACK.LASTCLK[0]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[0]           0.540       6.550
U409_TRANSFER_ACK.LASTCLK[1]           U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       LASTCLK[1]           0.540       6.599
U409_TRANSFER_ACK.CIA_ENABLED[0]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[0]       0.540       6.613
U409_TRANSFER_ACK.CIA_ENABLED[1]       U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       CIA_ENABLED[1]       0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[0]         0.540       6.662
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        Q       CIA_STATE[1]         0.540       6.662
U409_TRANSFER_ACK.DELAY_COUNTER[0]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[0]     0.540       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      Q       DELAY_COUNTER[1]     0.540       6.705
=====================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                              Required          
Instance                               Reference                        Type           Pin     Net                           Time         Slack
                                       Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     E       TACK_OUTn_0_sqmuxa_0_en_0     12.500       4.906
U409_TRANSFER_ACK.TACK_EN_i_ness       U409_TOP|CLK80_derived_clock     SB_DFFNESS     D       TACK_OUTn_0_sqmuxa_0_i        12.395       6.529
U409_TRANSFER_ACK.TACK_OUTn            U409_TOP|CLK80_derived_clock     SB_DFFNSS      D       TACK_OUTn_0                   12.395       6.529
U409_TRANSFER_ACK.CIA_STATE[1]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[1]              12.395       6.550
U409_TRANSFER_ACK.TACK_STATE[0]        U409_TOP|CLK80_derived_clock     SB_DFFN        D       TACK_STATE_nss[0]             12.395       6.550
U409_TRANSFER_ACK.CIA_STATE[0]         U409_TOP|CLK80_derived_clock     SB_DFFN        D       CIA_STATE_nss[0]              12.395       6.578
U409_TRANSFER_ACK.CIA_TACK             U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       CIA_TACK_0                    12.395       6.662
U409_TRANSFER_ACK.ROM_TACK_nesr        U409_TOP|CLK80_derived_clock     SB_DFFNESR     E       un1_DELAY_COUNTER22_1_0_0     12.500       6.684
U409_TRANSFER_ACK.DELAY_COUNTER[1]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[1]            12.395       8.300
U409_TRANSFER_ACK.DELAY_COUNTER[2]     U409_TOP|CLK80_derived_clock     SB_DFFNSR      D       DELAY_COUNTER_6[2]            12.395       8.300
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.500

    - Propagation time:                      7.594
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.906

    Number of logic level(s):                3
    Starting point:                          U409_TRANSFER_ACK.CIA_TACK / Q
    Ending point:                            U409_TRANSFER_ACK.TACK_EN_i_ness / E
    The start point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C
    The end   point is clocked by            U409_TOP|CLK80_derived_clock [falling] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                        Type           Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U409_TRANSFER_ACK.CIA_TACK                  SB_DFFNSR      Q        Out     0.540     0.540       -         
CIA_TACK                                    Net            -        -       1.599     -           2         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        I0       In      -         2.139       -         
U409_TRANSFER_ACK.ROM_TACK_nesr_RNIQJH9     SB_LUT4        O        Out     0.449     2.588       -         
TACK_EN7                                    Net            -        -       1.371     -           4         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        I1       In      -         3.959       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_1      SB_LUT4        O        Out     0.379     4.338       -         
TACK_OUTn_0_sqmuxa_0_en                     Net            -        -       1.371     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        I1       In      -         5.708       -         
U409_TRANSFER_ACK.TACK_EN_i_ness_RNO_0      SB_LUT4        O        Out     0.379     6.087       -         
TACK_OUTn_0_sqmuxa_0_en_0                   Net            -        -       1.507     -           1         
U409_TRANSFER_ACK.TACK_EN_i_ness            SB_DFFNESS     E        In      -         7.594       -         
============================================================================================================
Total path delay (propagation time + setup) of 7.594 is 1.746(23.0%) logic and 5.848(77.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for U409_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             4 uses
SB_CARRY        30 uses
SB_DFF          42 uses
SB_DFFN         4 uses
SB_DFFNESR      1 use
SB_DFFNESS      1 use
SB_DFFNSR       8 uses
SB_DFFNSS       1 use
VCC             4 uses
SB_LUT4         108 uses

I/O ports: 52
I/O primitives: 35
SB_GB_IO       2 uses
SB_IO          32 uses
SB_PLL40_2F_PAD 1 use

I/O Register bits:                  0
Register bits not including I/Os:   57 (1%)
Total load per clock:
   CLK40_IN: 1
   CLK6: 1
   CLK7: 1
   U409_TOP|CLK80_derived_clock: 15

@S |Mapping Summary:
Total  LUTs: 108 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 108 = 108 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Oct 21 22:24:30 2024

###########################################################]


Synthesis exit by 0.
Current Implementation U409_icecube_Implmnt its sbt path: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf " "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U409/U409.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.edf...
Parsing constraint file: D:/AmigaPCI/U409/U409.pcf ...
start to read sdc/scf file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
sdc_reader OK D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/U409_icecube.scf
Stored edif netlist at D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP...

write Timing Constraint to D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U409_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --outdir D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP
SDC file             - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	108
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[8], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[1], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[11], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[3], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[5], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[15], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[6], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[14], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[7], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for TT1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[9], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[2], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[10], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for A[4], as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RnW, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for nLBEN, as it is not connected to any PAD
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB

Design Statistics after Packing
    Number of LUTs      	:	114
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	42
        LUT, DFF and CARRY	:	15
    Combinational LogicCells
        Only LUT         	:	44
        CARRY Only       	:	2
        LUT with CARRY   	:	13
    LogicCells                  :	116/3520
    PLBs                        :	17/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.0 (sec)

Final Design Statistics
    Number of LUTs      	:	114
    Number of DFFs      	:	57
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	32
    Number of GBIOs     	:	2
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	116/3520
    PLBs                        :	35/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	34/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 7
Clock: CLK40_IN | Frequency: N/A | Target: 40.00 MHz
Clock: CLK6 | Frequency: 188.02 MHz | Target: 6.00 MHz
Clock: CLK7 | Frequency: 327.36 MHz | Target: 7.16 MHz
Clock: pll/PLLOUTCOREA | Frequency: 295.71 MHz | Target: 80.00 MHz
Clock: pll/PLLOUTCOREB | Frequency: N/A | Target: 40.00 MHz
Clock: pll/PLLOUTGLOBALA | Frequency: N/A | Target: 80.00 MHz
Clock: pll/PLLOUTGLOBALB | Frequency: N/A | Target: 40.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 606
used logic cells: 116
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 606
used logic cells: 116
Translating sdc file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\placer\U409_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --outdir "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc --outdir D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U409_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll/PLLOUTGLOBALA
Read device time: 7
I1209: Started routing
I1223: Total Nets : 177 
I1212: Iteration  1 :    61 unrouted : 0 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design U409_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v" --vhdl "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd" --lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\packer\U409_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.v
Writing D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt/sbt/outputs/simulation_netlist\U409_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\netlister\U409_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\simulation_netlist\U409_TOP_sbt.sdf --report-file D:\AmigaPCI\U409\U409_icecube\U409_icecube_Implmnt\sbt\outputs\timer\U409_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll_pll/PLLOUTGLOBALA
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\netlist\oadb-U409_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U409/U409_icecube/U409_icecube_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
10:27:00 PM
