

================================================================
== Vitis HLS Report for 'node3_Pipeline_loop15_loop16_loop17'
================================================================
* Date:           Thu Jun 13 11:27:23 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    53832|    53832|  0.179 ms|  0.179 ms|  53832|  53832|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop15_loop16_loop17  |    53830|    53830|         8|          1|          1|  53824|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      244|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       33|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      236|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      236|      399|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_5ns_7ns_11_1_1_U36  |mul_5ns_7ns_11_1_1  |        0|   0|  0|  33|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0|  33|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------------+---------------------------------------+---------------------+
    |                  Instance                 |                 Module                |      Expression     |
    +-------------------------------------------+---------------------------------------+---------------------+
    |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1_U37  |ama_addmuladd_11ns_6ns_6ns_6ns_16_4_1  |  (i0 + i1) * i2 + i3|
    +-------------------------------------------+---------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln119_1_fu_155_p2             |         +|   0|  0|  23|          16|           1|
    |add_ln119_fu_167_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln120_1_fu_235_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln120_fu_279_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln121_fu_229_p2               |         +|   0|  0|  12|           5|           1|
    |empty_30_fu_313_p2                |         -|   0|  0|  14|           6|           7|
    |empty_fu_298_p2                   |         -|   0|  0|  14|           6|           7|
    |and_ln119_fu_191_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |       and|   0|  0|   2|           1|           1|
    |cmp31_not_fu_304_p2               |      icmp|   0|  0|  13|           6|           1|
    |cmp33_not_fu_319_p2               |      icmp|   0|  0|  13|           6|           1|
    |icmp_ln119_fu_149_p2              |      icmp|   0|  0|  23|          16|          15|
    |icmp_ln120_fu_173_p2              |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln121_fu_185_p2              |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |brmerge8_fu_345_p2                |        or|   0|  0|   2|           1|           1|
    |empty_31_fu_331_p2                |        or|   0|  0|   7|           7|           7|
    |or_ln120_fu_205_p2                |        or|   0|  0|   2|           1|           1|
    |tmp_fu_325_p2                     |        or|   0|  0|   2|           1|           1|
    |select_ln119_1_fu_197_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln119_fu_272_p3            |    select|   0|  0|   6|           1|           1|
    |select_ln120_1_fu_285_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln120_2_fu_241_p3          |    select|   0|  0|  11|           1|           1|
    |select_ln120_fu_211_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln119_fu_179_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 244|         120|          84|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten19_fu_76   |   9|          2|   11|         22|
    |indvar_flatten32_fu_84   |   9|          2|   16|         32|
    |v109_blk_n               |   9|          2|    1|          2|
    |v110_blk_n               |   9|          2|    1|          2|
    |v51_fu_80                |   9|          2|    6|         12|
    |v52_fu_72                |   9|          2|    6|         12|
    |v53_fu_68                |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   49|         98|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |and_ln119_reg_425                     |   1|   0|    1|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |brmerge8_reg_447                      |   1|   0|    1|          0|
    |icmp_ln120_reg_420                    |   1|   0|    1|          0|
    |indvar_flatten19_fu_76                |  11|   0|   11|          0|
    |indvar_flatten32_fu_84                |  16|   0|   16|          0|
    |mul_ln125_reg_437                     |  11|   0|   11|          0|
    |select_ln119_1_reg_430                |   6|   0|    6|          0|
    |select_ln120_1_reg_442                |   6|   0|    6|          0|
    |select_ln120_1_reg_442_pp0_iter3_reg  |   6|   0|    6|          0|
    |v110_read_reg_456                     |  32|   0|   32|          0|
    |v47_addr_reg_461                      |  16|   0|   16|          0|
    |v51_fu_80                             |   6|   0|    6|          0|
    |v52_fu_72                             |   6|   0|    6|          0|
    |v53_fu_68                             |   5|   0|    5|          0|
    |v55_reg_466                           |  32|   0|   32|          0|
    |brmerge8_reg_447                      |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 236|  32|  173|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  node3_Pipeline_loop15_loop16_loop17|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  node3_Pipeline_loop15_loop16_loop17|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  node3_Pipeline_loop15_loop16_loop17|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  node3_Pipeline_loop15_loop16_loop17|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  node3_Pipeline_loop15_loop16_loop17|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  node3_Pipeline_loop15_loop16_loop17|  return value|
|v110_dout            |   in|   32|     ap_fifo|                                 v110|       pointer|
|v110_num_data_valid  |   in|   17|     ap_fifo|                                 v110|       pointer|
|v110_fifo_cap        |   in|   17|     ap_fifo|                                 v110|       pointer|
|v110_empty_n         |   in|    1|     ap_fifo|                                 v110|       pointer|
|v110_read            |  out|    1|     ap_fifo|                                 v110|       pointer|
|v109_din             |  out|   32|     ap_fifo|                                 v109|       pointer|
|v109_num_data_valid  |   in|   17|     ap_fifo|                                 v109|       pointer|
|v109_fifo_cap        |   in|   17|     ap_fifo|                                 v109|       pointer|
|v109_full_n          |   in|    1|     ap_fifo|                                 v109|       pointer|
|v109_write           |  out|    1|     ap_fifo|                                 v109|       pointer|
|v47_address0         |  out|   16|   ap_memory|                                  v47|         array|
|v47_ce0              |  out|    1|   ap_memory|                                  v47|         array|
|v47_we0              |  out|    1|   ap_memory|                                  v47|         array|
|v47_d0               |  out|   32|   ap_memory|                                  v47|         array|
|v47_address1         |  out|   16|   ap_memory|                                  v47|         array|
|v47_ce1              |  out|    1|   ap_memory|                                  v47|         array|
|v47_q1               |   in|   32|   ap_memory|                                  v47|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

