// Seed: 419660382
module module_0 (
    output wire id_0,
    output tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output tri id_4,
    input wand id_5,
    input wor id_6,
    output tri1 id_7
);
  assign id_1 = id_5 ? 1 : id_6;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output wire id_6,
    input supply1 id_7,
    input tri1 id_8,
    output tri id_9,
    output tri0 id_10,
    output supply1 id_11,
    input tri1 id_12,
    input wor id_13
);
  assign id_6 = 1'd0;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_6,
      id_9,
      id_5,
      id_8,
      id_13,
      id_5
  );
  assign modCall_1.type_10 = 0;
  uwire id_15 = id_3;
endmodule
