
Cadence Innovus(TM) Implementation System.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
Options:	
Date:		Sat Nov  8 22:54:31 2025
Host:		isaserver (x86_64 w/Linux 3.10.0-1160.81.1.el7.x86_64) (6cores*6cpus*QEMU Virtual CPU version 2.5+ 16384KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	20.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> set init_design_netlisttype verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell filter_core_pipe_10Tadd
<CMD> set init_verilog ../netlist/filter_core_pipe_10Tadd_half_fmax_ckg.v
<CMD> set init_lef_file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef
<CMD> set init_gnd_net VSS
<CMD> set init_pwr_net VDD
<CMD> set init_mmmc_file mmm_design.tcl
<CMD> init_design
#% Begin Load MMMC data ... (date=11/08 22:58:19, mem=577.7M)
#% End Load MMMC data ... (date=11/08 22:58:19, total cpu=0:00:00.0, real=0:00:01.0, peak res=577.9M, current mem=577.9M)
my_rc

Loading LEF file /eda/dk/nangate45/lef/NangateOpenCellLibrary.lef ...
Set DBUPerIGU to M2 pitch 380.

viaInitial starts at Sat Nov  8 22:58:20 2025
viaInitial ends at Sat Nov  8 22:58:20 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from mmm_design.tcl
Reading MY_LIBSET timing library '/eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.04min, real=0.05min, mem=19.0M, fe_cpu=0.80min, fe_real=3.87min, fe_mem=795.6M) ***
#% Begin Load netlist data ... (date=11/08 22:58:23, mem=594.0M)
*** Begin netlist parsing (mem=795.6M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../netlist/filter_core_pipe_10Tadd_half_fmax_ckg.v'

*** Memory Usage v#2 (Current mem = 795.621M, initial mem = 272.285M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=795.6M) ***
#% End Load netlist data ... (date=11/08 22:58:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=599.6M, current mem=599.6M)
Set top cell to filter_core_pipe_10Tadd.
Hooked 134 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell filter_core_pipe_10Tadd ...
*** Netlist is unique.
** info: there are 169 modules.
** info: there are 2352 stdCell insts.

*** Memory Usage v#2 (Current mem = 840.047M, initial mem = 272.285M) ***
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl ...
Cap table was created using Encounter 08.10-p004_1.
Process name: master_techFreePDK45.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: MyAnView
    RC-Corner Name        : my_rc
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/eda/dk/nangate45/lef/captables/NCSU_FreePDK_45nm.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../netlist/filter_core_pipe_10Tadd_half_fmax_ckg.sdc' ...
Current (total cpu=0:00:49.8, real=0:03:54, peak res=825.4M, current mem=824.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../netlist/filter_core_pipe_10Tadd_half_fmax_ckg.sdc, Line 8).

INFO (CTE): Reading of timing constraints file ../netlist/filter_core_pipe_10Tadd_half_fmax_ckg.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=843.4M, current mem=843.4M)
Current (total cpu=0:00:50.0, real=0:03:55, peak res=843.4M, current mem=843.4M)
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
#% Begin Load MMMC data ... (date=11/08 22:58:26, mem=865.2M)
#% End Load MMMC data ... (date=11/08 22:58:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=865.2M, current mem=865.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -coreMarginsBy die -site FreePDK45_38x28_10R_NP_162NW_34O -r 1 0.6 5.0 5.0 5.0 5.0
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> zoomBox -159.59500 -29.80100 237.28150 195.00150
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> fit
<CMD> fit
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal10 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top metal1 bottom metal1 left metal2 right metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.8 bottom 0.8 left 0.8 right 0.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1148.8M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |        4       |       NA       |
|  via1  |        8       |        0       |
| metal2 |        4       |       NA       |
+--------+----------------+----------------+
<CMD> clearGlobalNets
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { metal1(1) metal10(10) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal10(10) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { metal1(1) metal10(10) }
*** Begin SPECIAL ROUTE on Sat Nov  8 23:04:15 2025 ***
SPECIAL ROUTE ran on directory: /home/isa31_2025_2026/LABS/LAB1/innovus
SPECIAL ROUTE ran on machine: isaserver (Linux 3.10.0-1160.81.1.el7.x86_64 x86_64 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2250.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 17 used
Read in 17 components
  17 core components: 17 unplaced, 0 placed, 0 fixed
Read in 220 logical pins
Read in 220 nets
Read in 2 special nets, 2 routed
Read in 34 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 140
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 70
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2280.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 210 wires.
ViaGen created 140 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       210      |       NA       |
|  via1  |       140      |        0       |
+--------+----------------+----------------+
<CMD> setPlaceMode -prerouteAsObs {1 2 3 4 5 6 7 8}
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 BUF_X32 BUF_X16 BUF_X8 BUF_X4 BUF_X2 BUF_X1 INV_X32 INV_X16 INV_X8 INV_X4 INV_X2 INV_X1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.5) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.12301 path_group
AAE DB initialization (MEM=1188.68 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1188.68)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 3271
End delay calculation. (MEM=1250.89 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1223.82 CPU=0:00:02.3 REAL=0:00:03.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#15 (mem=1214.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.8 mem=1222.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1222.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 1919 (65.7%) nets
3		: 572 (19.6%) nets
4     -	14	: 427 (14.6%) nets
15    -	39	: 2 (0.1%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=2352 (0 fixed + 2352 movable) #buf cell=0 #inv cell=220 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2921 #term=9229 #term/net=3.16, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=121
stdCell: 2352 single + 0 double + 0 multi
Total standard cell length = 4.0516 (mm), area = 0.0057 (mm^2)
Estimated cell power/ground rail width = 0.197 um
Average module density = 0.599.
Density for the design = 0.599.
       = stdcell_area 21324 sites (5672 um^2) / alloc_area 35604 sites (9471 um^2).
Pin Density = 0.2592.
            = total # of pins 9229 / total area 35604.
=== lastAutoLevel = 7 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.596e-10 (1.12e-10 1.47e-10)
              Est.  stn bbox = 2.813e-10 (1.21e-10 1.60e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1211.5M
Iteration  2: Total net bbox = 2.596e-10 (1.12e-10 1.47e-10)
              Est.  stn bbox = 2.813e-10 (1.21e-10 1.60e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1211.5M
Iteration  3: Total net bbox = 7.966e+01 (3.60e+01 4.36e+01)
              Est.  stn bbox = 9.173e+01 (4.15e+01 5.02e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1216.4M
Active setup views:
    MyAnView
Iteration  4: Total net bbox = 1.141e+04 (5.91e+03 5.50e+03)
              Est.  stn bbox = 1.312e+04 (6.87e+03 6.26e+03)
              cpu = 0:00:01.3 real = 0:00:03.0 mem = 1216.4M
Iteration  5: Total net bbox = 1.619e+04 (7.80e+03 8.39e+03)
              Est.  stn bbox = 1.890e+04 (9.08e+03 9.82e+03)
              cpu = 0:00:01.7 real = 0:00:03.0 mem = 1216.4M
Iteration  6: Total net bbox = 2.092e+04 (1.09e+04 1.00e+04)
              Est.  stn bbox = 2.427e+04 (1.26e+04 1.17e+04)
              cpu = 0:00:02.2 real = 0:00:04.0 mem = 1216.4M
Iteration  7: Total net bbox = 2.373e+04 (1.33e+04 1.05e+04)
              Est.  stn bbox = 2.724e+04 (1.51e+04 1.21e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1219.8M
Iteration  8: Total net bbox = 2.373e+04 (1.33e+04 1.05e+04)
              Est.  stn bbox = 2.724e+04 (1.51e+04 1.21e+04)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 1231.4M
Iteration  9: Total net bbox = 2.494e+04 (1.34e+04 1.16e+04)
              Est.  stn bbox = 2.839e+04 (1.51e+04 1.33e+04)
              cpu = 0:00:01.4 real = 0:00:03.0 mem = 1233.3M
Iteration 10: Total net bbox = 2.546e+04 (1.39e+04 1.16e+04)
              Est.  stn bbox = 2.900e+04 (1.57e+04 1.33e+04)
              cpu = 0:00:04.5 real = 0:00:08.0 mem = 1233.3M
Iteration 11: Total net bbox = 2.546e+04 (1.39e+04 1.16e+04)
              Est.  stn bbox = 2.900e+04 (1.57e+04 1.33e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1233.3M
Iteration 12: Total net bbox = 2.546e+04 (1.39e+04 1.16e+04)
              Est.  stn bbox = 2.900e+04 (1.57e+04 1.33e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1233.3M
*** cost = 2.546e+04 (1.39e+04 1.16e+04) (cpu for global=0:00:13.1) real=0:00:22.0***
Info: 34 clock gating cells identified, 34 (on average) moved 102/3
Solver runtime cpu: 0:00:09.5 real: 0:00:16.7
Core Placement runtime cpu: 0:00:09.9 real: 0:00:19.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:40 mem=1249.3M) ***
Total net bbox length = 2.553e+04 (1.393e+04 1.160e+04) (ext = 1.716e+03)
Move report: Detail placement moves 2352 insts, mean move: 0.75 um, max move: 11.20 um
	Max move on inst (REG_7_0_Q_reg_6_): (60.18, 75.78) --> (52.44, 79.24)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1249.3MB
Summary Report:
Instances move: 2352 (out of 2352 movable)
Instances flipped: 0
Mean displacement: 0.75 um
Max displacement: 11.20 um (Instance: REG_7_0_Q_reg_6_) (60.1805, 75.785) -> (52.44, 79.24)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 2.395e+04 (1.227e+04 1.167e+04) (ext = 1.674e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1249.3MB
*** Finished refinePlace (0:01:41 mem=1249.3M) ***
*** End of Placement (cpu=0:00:15.2, real=0:00:25.0, mem=1249.3M) ***
default core: bins with density > 0.750 =  8.16 % ( 4 / 49 )
Density distribution unevenness ratio = 7.711%
*** Free Virtual Timing Model ...(mem=1249.3M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.12301 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1237.79)
Total number of fetched objects 3271
End delay calculation. (MEM=1264.99 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1264.99 CPU=0:00:02.0 REAL=0:00:03.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2921  numIgnoredNets=0
[NR-eGR] There are 35 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2921 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2921 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.651040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.14 seconds, mem = 1263.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1263.48 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1263.48 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1263.48 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1263.48 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1263.48 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1263.48 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9108
[NR-eGR] metal2  (2V) length: 7.809755e+03um, number of vias: 11318
[NR-eGR] metal3  (3H) length: 1.321637e+04um, number of vias: 3846
[NR-eGR] metal4  (4V) length: 5.936500e+03um, number of vias: 117
[NR-eGR] metal5  (5H) length: 8.324000e+02um, number of vias: 91
[NR-eGR] metal6  (6V) length: 5.324900e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 5.000000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.832802e+04um, number of vias: 24483
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.197165e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.21 seconds, mem = 1205.5M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:23, real = 0: 0:35, mem = 1205.5M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
*** Message Summary: 4 warning(s), 0 error(s)

<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 944.9M, totSessionCpu=0:01:47 **
Executing: place_opt_design -opt
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -fixCap                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 946.5M, totSessionCpu=0:01:47 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 962.9M, totSessionCpu=0:01:48 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1235.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2921  numIgnoredNets=0
[NR-eGR] There are 35 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2921 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2921 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.668960e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1239.79 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1239.79 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1239.79 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1239.79 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1239.79 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1239.79 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9108
[NR-eGR] metal2  (2V) length: 8.008720e+03um, number of vias: 11422
[NR-eGR] metal3  (3H) length: 1.334328e+04um, number of vias: 3739
[NR-eGR] metal4  (4V) length: 5.839870e+03um, number of vias: 112
[NR-eGR] metal5  (5H) length: 7.962750e+02um, number of vias: 81
[NR-eGR] metal6  (6V) length: 5.253650e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 5.000000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.851401e+04um, number of vias: 24465
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.226845e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.31 sec, Curr Mem: 1239.79 MB )
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2352 and nets=3069 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1239.793M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1247.34)
Total number of fetched objects 3271
End delay calculation. (MEM=1275.55 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1275.55 CPU=0:00:02.7 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:05.0 totSessionCpu=0:01:53 mem=1275.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  1.297  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   649   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.892%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 992.2M, totSessionCpu=0:01:53 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1249.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1249.8M) ***
The useful skew maximum allowed delay set by user is: 1
Info: 35 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:53.3/0:12:52.1 (0.1), mem = 1249.8M

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** AreaOpt [finish] : cpu/real = 0:00:02.2/0:00:02.6 (0.8), totSession cpu/real = 0:01:55.5/0:12:54.8 (0.1), mem = 1426.9M

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 35 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:55.7/0:12:55.1 (0.1), mem = 1345.9M
*info: 35 clock nets excluded
*info: 2 special nets excluded.
*info: 49 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|    59.89%|   0:00:00.0| 1371.0M|  MyAnView|       NA| NA                              |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1371.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1371.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:14.8 (0.7), totSession cpu/real = 0:02:06.7/0:13:09.9 (0.2), mem = 1351.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 35 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:07.3/0:13:10.8 (0.2), mem = 1371.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.89%|        -|   0.000|   0.000|   0:00:00.0| 1371.0M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1372.0M|
|    59.89%|        0|   0.000|   0.000|   0:00:01.0| 1391.1M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1391.1M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1391.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.89
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:03.0) **
*** AreaOpt [finish] : cpu/real = 0:00:01.5/0:00:01.7 (0.9), totSession cpu/real = 0:02:08.9/0:13:12.5 (0.2), mem = 1391.1M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1353.03M, totSessionCpu=0:02:09).

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  MyAnView
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2921  numIgnoredNets=0
[NR-eGR] There are 35 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2921 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2921 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.651040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1355.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
Iteration  5: Total net bbox = 1.506e+04 (8.51e+03 6.54e+03)
              Est.  stn bbox = 1.729e+04 (9.73e+03 7.56e+03)
              cpu = 0:00:00.9 real = 0:00:02.0 mem = 1355.8M
Iteration  6: Total net bbox = 2.009e+04 (1.07e+04 9.41e+03)
              Est.  stn bbox = 2.316e+04 (1.22e+04 1.09e+04)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 1355.8M
Iteration  7: Total net bbox = 2.047e+04 (1.10e+04 9.44e+03)
              Est.  stn bbox = 2.345e+04 (1.26e+04 1.09e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1355.8M
Iteration  8: Total net bbox = 2.172e+04 (1.18e+04 9.96e+03)
              Est.  stn bbox = 2.482e+04 (1.33e+04 1.15e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1352.8M
Iteration  9: Total net bbox = 2.263e+04 (1.22e+04 1.04e+04)
              Est.  stn bbox = 2.578e+04 (1.38e+04 1.20e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1352.8M
Move report: Timing Driven Placement moves 2352 insts, mean move: 6.79 um, max move: 33.20 um
	Max move on inst (REG_5_Q_reg_7_): (31.35, 35.84) --> (5.97, 43.66)

Finished Incremental Placement (cpu=0:00:07.3, real=0:00:10.0, mem=1352.8M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:02:17 mem=1353.6M) ***
Total net bbox length = 2.319e+04 (1.267e+04 1.052e+04) (ext = 1.641e+03)
Move report: Detail placement moves 2352 insts, mean move: 0.61 um, max move: 8.82 um
	Max move on inst (REG_7_0_Q_reg_0_): (56.47, 74.43) --> (48.26, 75.04)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1353.6MB
Summary Report:
Instances move: 2352 (out of 2352 movable)
Instances flipped: 0
Mean displacement: 0.61 um
Max displacement: 8.82 um (Instance: REG_7_0_Q_reg_0_) (56.47, 74.4265) -> (48.26, 75.04)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Total net bbox length = 2.167e+04 (1.100e+04 1.067e+04) (ext = 1.548e+03)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1353.6MB
*** Finished refinePlace (0:02:17 mem=1353.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2921  numIgnoredNets=0
[NR-eGR] There are 35 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2921 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2921 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.370200e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.11 seconds, mem = 1353.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Started Export DB wires ( Curr Mem: 1353.57 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1353.57 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1353.57 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1353.57 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1353.57 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1353.57 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9108
[NR-eGR] metal2  (2V) length: 7.009075e+03um, number of vias: 11218
[NR-eGR] metal3  (3H) length: 1.173294e+04um, number of vias: 3805
[NR-eGR] metal4  (4V) length: 5.591520e+03um, number of vias: 158
[NR-eGR] metal5  (5H) length: 7.079050e+02um, number of vias: 116
[NR-eGR] metal6  (6V) length: 5.699800e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 3.150000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.561174e+04um, number of vias: 24408
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.238295e+03um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.16 seconds, mem = 1353.6M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.5, real=0:00:12.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1337.6M)
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2352 and nets=3069 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1337.570M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:31, real = 0:00:41, mem = 1064.5M, totSessionCpu=0:02:18 **
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1337.59)
Total number of fetched objects 3271
End delay calculation. (MEM=1373.8 CPU=0:00:01.9 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1373.8 CPU=0:00:02.4 REAL=0:00:03.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 35 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:21.9/0:13:30.6 (0.2), mem = 1440.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 59.89
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    59.89%|        -|   0.000|   0.000|   0:00:00.0| 1440.9M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1440.9M|
|    59.89%|        0|   0.000|   0.000|   0:00:01.0| 1440.9M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1440.9M|
|    59.89%|        0|   0.000|   0.000|   0:00:00.0| 1440.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 59.89
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.8) (real = 0:00:02.0) **
*** Starting refinePlace (0:02:24 mem=1440.9M) ***
Total net bbox length = 2.167e+04 (1.100e+04 1.067e+04) (ext = 1.548e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1440.9MB
Summary Report:
Instances move: 0 (out of 2352 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.167e+04 (1.100e+04 1.067e+04) (ext = 1.548e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1440.9MB
*** Finished refinePlace (0:02:24 mem=1440.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1440.9M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1440.9M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.1/0:00:02.3 (0.9), totSession cpu/real = 0:02:23.9/0:13:32.9 (0.2), mem = 1440.9M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1362.80M, totSessionCpu=0:02:24).
Begin: GigaOpt postEco DRV Optimization
Info: 35 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:24.1/0:13:33.0 (0.2), mem = 1362.8M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|    23|    23|    -0.00|     0|     0|     0|     0|     1.31|     0.00|       0|       0|       0|  59.89|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.33|     0.00|      27|       0|       0|  60.14| 0:00:03.0|  1438.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.33|     0.00|       0|       0|       0|  60.14| 0:00:00.0|  1438.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=1438.5M) ***

*** Starting refinePlace (0:02:29 mem=1438.5M) ***
Total net bbox length = 2.200e+04 (1.112e+04 1.088e+04) (ext = 1.548e+03)
Move report: Detail placement moves 33 insts, mean move: 0.81 um, max move: 2.54 um
	Max move on inst (FE_OFC23_RST_n): (78.09, 52.64) --> (79.23, 54.04)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1441.6MB
Summary Report:
Instances move: 33 (out of 2379 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 2.54 um (Instance: FE_OFC23_RST_n) (78.09, 52.64) -> (79.23, 54.04)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: CLKBUF_X3
Total net bbox length = 2.201e+04 (1.113e+04 1.088e+04) (ext = 1.548e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1441.6MB
*** Finished refinePlace (0:02:29 mem=1441.6M) ***
*** maximum move = 2.54 um ***
*** Finished re-routing un-routed nets (1441.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1441.6M) ***
*** DrvOpt [finish] : cpu/real = 0:00:05.5/0:00:07.1 (0.8), totSession cpu/real = 0:02:29.6/0:13:40.2 (0.2), mem = 1422.5M
End: GigaOpt postEco DRV Optimization

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'filter_core_pipe_10Tadd' of instances=2379 and nets=3096 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1359.992M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2948  numIgnoredNets=0
[NR-eGR] There are 35 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2948 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2948 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.371040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.26 sec, Curr Mem: 1367.52 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1357.52)
Total number of fetched objects 3298
End delay calculation. (MEM=1384.73 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1384.73 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:04.0 totSessionCpu=0:02:33 mem=1384.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:46, real = 0:01:01, mem = 1098.2M, totSessionCpu=0:02:33 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.333  |  1.333  |  2.640  |  2.177  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.139%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:01:08, mem = 1100.6M, totSessionCpu=0:02:34 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
**place_opt_design ... cpu = 0:00:47, real = 0:01:09, mem = 1277.0M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> set_ccopt_property target_max_trans 0.08
<CMD> set_ccopt_property target_skew 0.5
<CMD> create_ccopt_clock_tree -name MY_CLK -source clk
Extracting original clock gating for MY_CLK...
  clock_tree MY_CLK contains 309 sinks and 34 clock gates.
  Extraction for MY_CLK complete.
Extracting original clock gating for MY_CLK done.
<CMD> ccopt_design
#% Begin ccopt_design (date=11/08 23:10:40, mem=1020.5M)
Turning off fast DC mode./nRuntime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               10.1
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeHoldViews                         { MyAnView }
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   true
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1267.8M, init mem=1284.5M)
*info: Placed = 2379          
*info: Unplaced = 0           
Placement Density:60.14%(5696/9471)
Placement Density (including fixed std cells):60.14%(5696/9471)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1284.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 309 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 309 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1284.52 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2948  numIgnoredNets=0
[NR-eGR] There are 35 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2948 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2948 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.371040e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1284.52 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1284.52 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1284.52 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1284.52 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1284.52 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1284.52 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9162
[NR-eGR] metal2  (2V) length: 6.980700e+03um, number of vias: 11289
[NR-eGR] metal3  (3H) length: 1.177823e+04um, number of vias: 3827
[NR-eGR] metal4  (4V) length: 5.688020e+03um, number of vias: 147
[NR-eGR] metal5  (5H) length: 6.708650e+02um, number of vias: 102
[NR-eGR] metal6  (6V) length: 5.336550e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 3.150000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.565178e+04um, number of vias: 24530
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.240965e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.32 sec, Curr Mem: 1280.52 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.3)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
Initializing placement interface done.
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cts_merge_clock_gates is set for at least one object
cts_merge_clock_logic is set for at least one object
route_type is set for at least one object
target_max_trans is set for at least one object
target_skew is set for at least one object
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
Clock tree balancer configuration for clock_tree MY_CLK:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
  Inverters:   
  Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 9466.800um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner my_delay:both, late and power domain auto-default:
  Slew time target (leaf):    0.080ns
  Slew time target (trunk):   0.080ns
  Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.047ns
  Buffer max distance: 597.377um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=597.377um, saturatedSlew=0.068ns, speed=4338.250um per ns, cellArea=2.226um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=728.875um, saturatedSlew=0.064ns, speed=5637.084um per ns, cellArea=10.583um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=707.875um, saturatedSlew=0.061ns, speed=5855.046um per ns, cellArea=9.770um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group MY_CLK:
  Sources:                     pin clk
  Total number of sinks:       309
  Delay constrained sinks:     309
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner my_delay:both.late:
  Skew target:                 0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group MY_CLK with 309 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=34, nicg=0, l=0, total=34
  cell areas       : b=0.000um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=135.660um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=565.430um, total=565.430um
Clock DAG library cell distribution initial state {count}:
   ICGs: CLKGATETST_X1: 34 

Distribution of half-perimeter wire length by ICG depth:

---------------------------------------------------------------------------
Min ICG    Max ICG    Count    HPWL
Depth      Depth               (um)
---------------------------------------------------------------------------
   0          0        34      [min=10, max=25, avg=17, sd=3, total=565]
   0          1         1      [min=190, max=190, avg=190, sd=0, total=190]
---------------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.9 real=0:00:03.5)
Synthesizing clock trees...
  Preparing To Balance...
  Library trimming clock gates in power domain auto-default and half-corner my_delay:both.late removed 0 of 4 cells
  Original list had 4 cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Library trimming was not able to trim any cells:
  CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=34, nicg=0, l=0, total=34
      cell areas       : b=0.000um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=135.660um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=565.430um, total=565.430um
    Clock DAG library cell distribution before merging {count}:
       ICGs: CLKGATETST_X1: 34 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock gate merging summary:
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                             34
    Globally unique enables                        2
    Potentially mergeable clock gates             32
    Actually merged clock gates                    0
    ----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    UndrivenEnablePins              13
    UndrivenTestPins                21
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=34, nicg=0, l=0, total=34
      cell areas       : b=0.000um^2, i=0.000um^2, icg=262.276um^2, nicg=0.000um^2, l=0.000um^2, total=262.276um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=565.430um, total=565.430um
    Clock DAG library cell distribution before clustering {count}:
       ICGs: CLKGATETST_X8: 34 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree MY_CLK...
        Clock tree timing engine global stage delay update for my_delay:both.late...
        Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clustering clock_tree MY_CLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      hp wire lengths  : top=0.000um, trunk=325.570um, leaf=570.550um, total=896.120um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Bottom-up phase done. (took cpu=0:00:01.0 real=0:00:01.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:50 mem=1325.7M) ***
Total net bbox length = 2.233e+04 (1.132e+04 1.102e+04) (ext = 1.544e+03)
Move report: Detail placement moves 228 insts, mean move: 0.97 um, max move: 3.30 um
	Max move on inst (mult_119_G3_U236): (52.82, 33.04) --> (54.72, 31.64)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1325.7MB
Summary Report:
Instances move: 228 (out of 2384 movable)
Instances flipped: 0
Mean displacement: 0.97 um
Max displacement: 3.30 um (Instance: mult_119_G3_U236) (52.82, 33.04) -> (54.72, 31.64)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
Total net bbox length = 2.244e+04 (1.137e+04 1.106e+04) (ext = 1.544e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1325.7MB
*** Finished refinePlace (0:02:51 mem=1325.7M) ***
    ClockRefiner summary
    All clock instances: Moved 71, flipped 41 and cell swapped 0 (out of a total of 348).
    The largest move was 3.18 um for REG_4_1_Q_reg_2_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for my_delay:both.late...
    Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [2.8,2.828)             3
    [2.828,2.856)           0
    [2.856,2.884)           0
    [2.884,2.912)           0
    [2.912,2.94)            0
    [2.94,2.968)            0
    [2.968,2.996)           0
    [2.996,3.024)           0
    [3.024,3.052)           0
    [3.052,3.08)            0
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired             Achieved            Node
                     location            location            
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
         2.8         (98.040,31.640)     (98.040,28.840)     cell REG_0_0_clk_gate_Q_reg/latch (a lib_cell CLKGATETST_X2) at (98.040,28.840), in power domain auto-default
         2.8         (102.220,52.640)    (102.220,49.840)    CTS_ccl_a_buf_00017 (a lib_cell CLKBUF_X3) at (102.220,49.840), in power domain auto-default
         2.8         (52.820,37.240)     (52.820,40.040)     CTS_ccl_a_buf_00015 (a lib_cell CLKBUF_X3) at (52.820,40.040), in power domain auto-default
         0           (64.680,77.002)     (64.680,77.002)     cell REG_7_0_clk_gate_Q_reg/latch (a lib_cell CLKGATETST_X8) at (60.040,76.440), in power domain auto-default
         0           (59.550,60.203)     (59.550,60.203)     cell REG_8_1_clk_gate_Q_reg/latch (a lib_cell CLKGATETST_X8) at (54.910,59.640), in power domain auto-default
         0           (60.310,51.803)     (60.310,51.803)     cell REG_10_0_clk_gate_Q_reg/latch (a lib_cell CLKGATETST_X8) at (55.670,51.240), in power domain auto-default
         0           (54.200,37.390)     (54.200,37.390)     cell REG_3_1_clk_gate_Q_reg/latch (a lib_cell CLKGATETST_X2) at (51.680,37.240), in power domain auto-default
         0           (53.430,40.410)     (53.430,40.410)     CTS_ccl_a_buf_00015 (a lib_cell CLKBUF_X3) at (52.820,40.040), in power domain auto-default
         0           (68.820,74.010)     (68.820,74.010)     CTS_ccl_a_buf_00003 (a lib_cell CLKBUF_X3) at (68.210,73.640), in power domain auto-default
         0           (78.240,53.670)     (78.240,53.670)     CTS_ccl_a_buf_00021 (a lib_cell CLKBUF_X3) at (77.900,52.640), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=52.197fF, leaf=90.730fF, total=142.927fF
      wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
      hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.017ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Primary reporting skew groups after 'Clustering':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145, avg=0.125, sd=0.007], skew [0.029 vs 0.500], 100% {0.116, 0.145} (wid=0.009 ws=0.007) (gid=0.138 gs=0.028)
    Skew group summary after 'Clustering':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145, avg=0.125, sd=0.007], skew [0.029 vs 0.500], 100% {0.116, 0.145} (wid=0.009 ws=0.007) (gid=0.138 gs=0.028)
    Legalizer API calls during this step: 612 succeeded with high effort: 612 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.5 real=0:00:01.9)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3061 (unrouted=150, trialRouted=2911, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 468 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 468
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2953  numIgnoredNets=2913
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.365000e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 5 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.365000e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.362200e+03um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 4 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.362200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1325.69 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1325.69 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1325.69 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1325.69 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1325.69 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1325.69 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9147
[NR-eGR] metal2  (2V) length: 6.761985e+03um, number of vias: 11190
[NR-eGR] metal3  (3H) length: 1.165502e+04um, number of vias: 3887
[NR-eGR] metal4  (4V) length: 5.825675e+03um, number of vias: 172
[NR-eGR] metal5  (5H) length: 8.010650e+02um, number of vias: 102
[NR-eGR] metal6  (6V) length: 5.336550e+02um, number of vias: 3
[NR-eGR] metal7  (7H) length: 3.150000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.557771e+04um, number of vias: 24501
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.452515e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 387
[NR-eGR] metal2  (2V) length: 3.532950e+02um, number of vias: 457
[NR-eGR] metal3  (3H) length: 5.320450e+02um, number of vias: 200
[NR-eGR] metal4  (4V) length: 4.369750e+02um, number of vias: 25
[NR-eGR] metal5  (5H) length: 1.302000e+02um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.452515e+03um, number of vias: 1069
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.452515e+03um, number of vias: 1069
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.34 sec, Curr Mem: 1283.69 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.5)
    Routing using eGR only done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3061 (unrouted=150, trialRouted=2911, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 1496
[NR-eGR] Read numTotalNets=2953  numIgnoredNets=40
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2913 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2913 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.265620e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         1( 0.02%)   ( 0.02%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.14 seconds, mem = 1283.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Started Export DB wires ( Curr Mem: 1283.69 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1283.69 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1283.69 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1283.69 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1283.69 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1283.69 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9172
[NR-eGR] metal2  (2V) length: 6.677185e+03um, number of vias: 11248
[NR-eGR] metal3  (3H) length: 1.158201e+04um, number of vias: 3916
[NR-eGR] metal4  (4V) length: 5.551025e+03um, number of vias: 296
[NR-eGR] metal5  (5H) length: 1.114155e+03um, number of vias: 232
[NR-eGR] metal6  (6V) length: 1.049410e+03um, number of vias: 3
[NR-eGR] metal7  (7H) length: 6.300000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.597442e+04um, number of vias: 24867
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.14 seconds, mem = 1283.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.6 real=0:00:00.9)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2384 and nets=3101 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1283.691M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
    cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
    cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
    sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=52.611fF, leaf=90.906fF, total=143.517fF
    wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
    hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUF_X3: 5 
     ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
  Primary reporting skew groups after clustering cong repair call:
    skew_group MY_CLK: insertion delay [min=0.116, max=0.145, avg=0.125, sd=0.007], skew [0.029 vs 0.500], 100% {0.116, 0.145} (wid=0.009 ws=0.007) (gid=0.139 gs=0.028)
  Skew group summary after clustering cong repair call:
    skew_group MY_CLK: insertion delay [min=0.116, max=0.145, avg=0.125, sd=0.007], skew [0.029 vs 0.500], 100% {0.116, 0.145} (wid=0.009 ws=0.007) (gid=0.139 gs=0.028)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.0 real=0:00:01.4)
  Stage::Clustering done. (took cpu=0:00:02.5 real=0:00:03.3)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=52.611fF, leaf=90.906fF, total=143.517fF
      wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
      hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=52.611fF, leaf=90.906fF, total=143.517fF
      wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
      hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145, avg=0.125, sd=0.007], skew [0.029 vs 0.500], 100% {0.116, 0.145} (wid=0.009 ws=0.007) (gid=0.139 gs=0.028)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145, avg=0.125, sd=0.007], skew [0.029 vs 0.500], 100% {0.116, 0.145} (wid=0.009 ws=0.007) (gid=0.139 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=52.611fF, leaf=90.906fF, total=143.517fF
      wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
      hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=52.611fF, leaf=90.906fF, total=143.517fF
      wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
      hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=52.611fF, leaf=90.906fF, total=143.517fF
      wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
      hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.650um^2, i=0.000um^2, icg=251.902um^2, nicg=0.000um^2, l=0.000um^2, total=258.552um^2
      cell capacitance : b=7.106fF, i=0.000fF, icg=255.190fF, nicg=0.000fF, l=0.000fF, total=262.296fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=52.611fF, leaf=90.906fF, total=143.517fF
      wire lengths     : top=0.000um, trunk=553.126um, leaf=843.249um, total=1396.375um
      hp wire lengths  : top=0.000um, trunk=328.370um, leaf=583.475um, total=911.845um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.080ns count=5 avg=0.046ns sd=0.025ns min=0.002ns max=0.064ns {1 <= 0.048ns, 4 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUF_X3: 5 
       ICGs: CLKGATETST_X8: 31 CLKGATETST_X2: 3 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Skew group summary after 'Removing longest path buffering':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.145], skew [0.029 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.384um^2, i=0.000um^2, icg=250.572um^2, nicg=0.000um^2, l=0.000um^2, total=256.956um^2
      cell capacitance : b=7.091fF, i=0.000fF, icg=253.290fF, nicg=0.000fF, l=0.000fF, total=260.381fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=58.566fF, leaf=93.879fF, total=152.445fF
      wire lengths     : top=0.000um, trunk=624.235um, leaf=875.854um, total=1500.088um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.080ns count=5 avg=0.047ns sd=0.026ns min=0.003ns max=0.066ns {1 <= 0.048ns, 3 <= 0.064ns, 1 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 1 
       ICGs: CLKGATETST_X8: 30 CLKGATETST_X4: 2 CLKGATETST_X2: 2 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.131, avg=0.124, sd=0.005], skew [0.015 vs 0.500], 100% {0.116, 0.131} (wid=0.017 ws=0.014) (gid=0.125 gs=0.013)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.131, avg=0.124, sd=0.005], skew [0.015 vs 0.500], 100% {0.116, 0.131} (wid=0.017 ws=0.014) (gid=0.125 gs=0.013)
    Legalizer API calls during this step: 235 succeeded with high effort: 235 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.9 real=0:00:02.3)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.0 real=0:00:02.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:04.6 real=0:00:05.9)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.384um^2, i=0.000um^2, icg=250.572um^2, nicg=0.000um^2, l=0.000um^2, total=256.956um^2
      cell capacitance : b=7.091fF, i=0.000fF, icg=253.290fF, nicg=0.000fF, l=0.000fF, total=260.381fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.523fF, leaf=93.879fF, total=150.402fF
      wire lengths     : top=0.000um, trunk=602.314um, leaf=875.854um, total=1478.168um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.080ns count=5 avg=0.047ns sd=0.025ns min=0.002ns max=0.066ns {1 <= 0.048ns, 3 <= 0.064ns, 1 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.009ns sd=0.002ns min=0.008ns max=0.016ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X2: 1 
       ICGs: CLKGATETST_X8: 30 CLKGATETST_X4: 2 CLKGATETST_X2: 2 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.132], skew [0.016 vs 0.500]
    Skew group summary after 'Improving clock tree routing':
      skew_group MY_CLK: insertion delay [min=0.116, max=0.132], skew [0.016 vs 0.500]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=6.118um^2, i=0.000um^2, icg=137.256um^2, nicg=0.000um^2, l=0.000um^2, total=143.374um^2
      cell capacitance : b=6.464fF, i=0.000fF, icg=67.653fF, nicg=0.000fF, l=0.000fF, total=74.118fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.653fF, leaf=90.662fF, total=147.316fF
      wire lengths     : top=0.000um, trunk=604.909um, leaf=840.073um, total=1444.981um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.080ns count=5 avg=0.020ns sd=0.010ns min=0.002ns max=0.029ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.025ns sd=0.004ns min=0.015ns max=0.028ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUF_X3: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X2: 6 CLKGATETST_X1: 28 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group MY_CLK: insertion delay [min=0.087, max=0.110], skew [0.022 vs 0.500]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group MY_CLK: insertion delay [min=0.087, max=0.110], skew [0.022 vs 0.500]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Legalizer API calls during this step: 283 succeeded with high effort: 283 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:01.5 real=0:00:01.9)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117, avg=0.112, sd=0.002], skew [0.008 vs 0.500], 100% {0.108, 0.117} (wid=0.007 ws=0.005) (gid=0.110 gs=0.004)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117, avg=0.112, sd=0.002], skew [0.008 vs 0.500], 100% {0.108, 0.117} (wid=0.007 ws=0.005) (gid=0.110 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:01.7 real=0:00:02.2)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.3 real=0:00:00.5)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.1)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 41 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
          cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
          cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
          sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
          wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
          hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
           ICGs: CLKGATETST_X1: 34 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
          cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
          cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
          sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
          wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
          hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
           ICGs: CLKGATETST_X1: 34 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
          cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
          cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
          sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
          wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
          hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
           ICGs: CLKGATETST_X1: 34 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.8)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
    cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
    cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
    sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
    wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
    hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
     ICGs: CLKGATETST_X1: 34 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
  Skew group summary after Approximately balancing fragments:
    skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Skew group summary after 'Improving fragments clock skew':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
          cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
          cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
          sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
          wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
          hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
           ICGs: CLKGATETST_X1: 34 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Skew group summary after 'Approximately balancing step':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.2)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Skew group summary after 'Fixing clock tree overload':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117], skew [0.008 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117, avg=0.112, sd=0.002], skew [0.008 vs 0.500], 100% {0.108, 0.117} (wid=0.007 ws=0.005) (gid=0.110 gs=0.004)
    Skew group summary after 'Approximately balancing paths':
      skew_group MY_CLK: insertion delay [min=0.108, max=0.117, avg=0.112, sd=0.002], skew [0.008 vs 0.500], 100% {0.108, 0.117} (wid=0.007 ws=0.005) (gid=0.110 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:01.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Tried: 41 Succeeded: 0
    Clock tree timing engine global stage delay update for my_delay:both.late...
    Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.2)
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group MY_CLK: insertion delay [min=0.109, max=0.117], skew [0.008 vs 0.500]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group MY_CLK: insertion delay [min=0.109, max=0.117], skew [0.008 vs 0.500]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.2)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=56.623fF, leaf=90.709fF, total=147.332fF
      wire lengths     : top=0.000um, trunk=604.649um, leaf=840.593um, total=1445.241um
      hp wire lengths  : top=0.000um, trunk=351.290um, leaf=618.920um, total=970.210um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.080ns count=5 avg=0.027ns sd=0.014ns min=0.002ns max=0.037ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.001ns min=0.020ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group MY_CLK: insertion delay [min=0.109, max=0.117, avg=0.112, sd=0.002], skew [0.008 vs 0.500], 100% {0.109, 0.117} (wid=0.007 ws=0.006) (gid=0.110 gs=0.004)
    Skew group summary after 'Improving clock skew':
      skew_group MY_CLK: insertion delay [min=0.109, max=0.117, avg=0.112, sd=0.002], skew [0.008 vs 0.500], 100% {0.109, 0.117} (wid=0.007 ws=0.006) (gid=0.110 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 273 succeeded with high effort: 273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.7 real=0:00:00.8)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 490 succeeded with high effort: 490 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.8 real=0:00:03.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 231 succeeded with high effort: 231 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.7)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 477 succeeded with high effort: 477 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.3 real=0:00:02.0)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=42.247fF, leaf=85.698fF, total=127.945fF
      wire lengths     : top=0.000um, trunk=444.634um, leaf=778.593um, total=1223.227um
      hp wire lengths  : top=0.000um, trunk=286.070um, leaf=631.010um, total=917.080um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.108, sd=0.001], skew [0.013 vs 0.500], 100% {0.097, 0.110} (wid=0.005 ws=0.003) (gid=0.108 gs=0.013)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.108, sd=0.001], skew [0.013 vs 0.500], 100% {0.097, 0.110} (wid=0.005 ws=0.003) (gid=0.108 gs=0.013)
    Legalizer API calls during this step: 1471 succeeded with high effort: 1471 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:04.5 real=0:00:06.7)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=369.789fF fall=334.485fF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=42.247fF, leaf=85.698fF, total=127.945fF
      wire lengths     : top=0.000um, trunk=444.634um, leaf=778.593um, total=1223.227um
      hp wire lengths  : top=0.000um, trunk=286.070um, leaf=631.010um, total=917.080um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.108, sd=0.001], skew [0.013 vs 0.500], 100% {0.097, 0.110} (wid=0.005 ws=0.003) (gid=0.108 gs=0.013)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.108, sd=0.001], skew [0.013 vs 0.500], 100% {0.097, 0.110} (wid=0.005 ws=0.003) (gid=0.108 gs=0.013)
    Legalizer API calls during this step: 81 succeeded with high effort: 81 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=42.247fF, leaf=85.698fF, total=127.945fF
      wire lengths     : top=0.000um, trunk=444.634um, leaf=778.593um, total=1223.227um
      hp wire lengths  : top=0.000um, trunk=286.070um, leaf=631.010um, total=917.080um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.108, sd=0.001], skew [0.013 vs 0.500], 100% {0.097, 0.110} (wid=0.005 ws=0.003) (gid=0.108 gs=0.013)
    Skew group summary after 'Improving insertion delay':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.108, sd=0.001], skew [0.013 vs 0.500], 100% {0.097, 0.110} (wid=0.005 ws=0.003) (gid=0.108 gs=0.013)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=4, computed=35, moveTooSmall=65, resolved=0, predictFail=11, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=12, ignoredLeafDriver=0, worse=84, accepted=6
        Max accepted move=11.320um, total accepted move=40.660um, average move=6.777um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=78, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=78, accepted=6
        Max accepted move=7.100um, total accepted move=27.920um, average move=4.653um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=3, computed=36, moveTooSmall=81, resolved=0, predictFail=8, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=87, accepted=4
        Max accepted move=6.170um, total accepted move=16.140um, average move=4.035um
        Legalizer API calls during this step: 333 succeeded with high effort: 333 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.1 real=0:00:01.1)
      Global shorten wires A1...
        Legalizer API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=36, computed=3, moveTooSmall=60, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=6, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 169 succeeded with high effort: 169 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=44, accepted=1
        Max accepted move=0.950um, total accepted move=0.950um, average move=0.950um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=38, computed=1, moveTooSmall=0, resolved=0, predictFail=67, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=1, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
        cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
        cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
        sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=40.250fF, leaf=86.415fF, total=126.665fF
        wire lengths     : top=0.000um, trunk=422.473um, leaf=785.633um, total=1208.106um
        hp wire lengths  : top=0.000um, trunk=278.920um, leaf=642.695um, total=921.615um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.029ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
         ICGs: CLKGATETST_X1: 34 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group MY_CLK: insertion delay [min=0.097, max=0.109, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.097, 0.109} (wid=0.005 ws=0.003) (gid=0.106 gs=0.011)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group MY_CLK: insertion delay [min=0.097, max=0.109, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.097, 0.109} (wid=0.005 ws=0.003) (gid=0.106 gs=0.011)
      Legalizer API calls during this step: 599 succeeded with high effort: 599 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.5 real=0:00:01.6)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 41 , Succeeded = 4 , Constraints Broken = 35 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.2)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.2)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=40.535fF, leaf=86.043fF, total=126.578fF
      wire lengths     : top=0.000um, trunk=424.983um, leaf=780.993um, total=1205.976um
      hp wire lengths  : top=0.000um, trunk=278.920um, leaf=642.695um, total=921.615um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.029ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.109, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.097, 0.109} (wid=0.005 ws=0.003) (gid=0.106 gs=0.011)
    Skew group summary after 'Wire Opt OverFix':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.109, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.097, 0.109} (wid=0.005 ws=0.003) (gid=0.106 gs=0.011)
    Legalizer API calls during this step: 599 succeeded with high effort: 599 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.8 real=0:00:02.0)
  Total capacitance is (rise=496.367fF fall=461.063fF), of which (rise=126.578fF fall=126.578fF) is wire, and (rise=369.789fF fall=334.485fF) is gate.
  Stage::Polishing done. (took cpu=0:00:06.8 real=0:00:09.3)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:03:03 mem=1324.9M) ***
Total net bbox length = 2.235e+04 (1.130e+04 1.105e+04) (ext = 1.552e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1324.9MB
Summary Report:
Instances move: 0 (out of 2384 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.235e+04 (1.130e+04 1.105e+04) (ext = 1.552e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1324.9MB
*** Finished refinePlace (0:03:03 mem=1324.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 348).
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:09.4 real=0:00:13.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3061 (unrouted=150, trialRouted=2911, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 468 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 468
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2953  numIgnoredNets=2913
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.195600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.194200e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.194200e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.194200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1324.90 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1324.90 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.90 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1324.90 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.90 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1324.90 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9147
[NR-eGR] metal2  (2V) length: 6.625080e+03um, number of vias: 11201
[NR-eGR] metal3  (3H) length: 1.140954e+04um, number of vias: 3900
[NR-eGR] metal4  (4V) length: 5.455170e+03um, number of vias: 270
[NR-eGR] metal5  (5H) length: 1.012260e+03um, number of vias: 224
[NR-eGR] metal6  (6V) length: 1.025400e+03um, number of vias: 3
[NR-eGR] metal7  (7H) length: 6.300000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.552808e+04um, number of vias: 24745
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.277700e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 387
[NR-eGR] metal2  (2V) length: 3.396450e+02um, number of vias: 444
[NR-eGR] metal3  (3H) length: 5.108350e+02um, number of vias: 207
[NR-eGR] metal4  (4V) length: 3.824200e+02um, number of vias: 10
[NR-eGR] metal5  (5H) length: 4.480000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.277700e+03um, number of vias: 1048
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.277700e+03um, number of vias: 1048
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1283.91 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.3)
Set FIXED routing status on 40 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3061 (unrouted=150, trialRouted=2911, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2384 and nets=3101 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1283.902M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.4)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for my_delay:both.late...
        Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
          cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
          cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
          sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=42.478fF, leaf=88.811fF, total=131.288fF
          wire lengths     : top=0.000um, trunk=440.735um, leaf=836.965um, total=1277.700um
          hp wire lengths  : top=0.000um, trunk=278.920um, leaf=642.695um, total=921.615um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
           ICGs: CLKGATETST_X1: 34 
        Primary reporting skew groups eGRPC initial state:
          skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
        Skew group summary eGRPC initial state:
          skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
            cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
            cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
            sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=42.478fF, leaf=88.811fF, total=131.288fF
            wire lengths     : top=0.000um, trunk=440.735um, leaf=836.965um, total=1277.700um
            hp wire lengths  : top=0.000um, trunk=278.920um, leaf=642.695um, total=921.615um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
            Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
             ICGs: CLKGATETST_X1: 34 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
          Skew group summary after 'eGRPC Moving buffers':
            skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 31, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 9
          CCOpt-eGRPC Downsizing: considered: 31, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 31, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
            cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
            cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
            sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=42.478fF, leaf=88.811fF, total=131.288fF
            wire lengths     : top=0.000um, trunk=440.735um, leaf=836.965um, total=1277.700um
            hp wire lengths  : top=0.000um, trunk=278.920um, leaf=642.695um, total=921.615um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
            Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
             ICGs: CLKGATETST_X1: 34 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
          Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.3)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 40, tested: 40, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
            cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
            cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
            sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
            wire capacitance : top=0.000fF, trunk=42.478fF, leaf=88.811fF, total=131.288fF
            wire lengths     : top=0.000um, trunk=440.735um, leaf=836.965um, total=1277.700um
            hp wire lengths  : top=0.000um, trunk=278.920um, leaf=642.695um, total=921.615um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
            Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
             ICGs: CLKGATETST_X1: 34 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 0 instances, 0 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
          cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
          cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
          sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
          wire capacitance : top=0.000fF, trunk=42.478fF, leaf=88.811fF, total=131.288fF
          wire lengths     : top=0.000um, trunk=440.735um, leaf=836.965um, total=1277.700um
          hp wire lengths  : top=0.000um, trunk=278.920um, leaf=642.695um, total=921.615um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
          Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
           ICGs: CLKGATETST_X1: 34 
        Primary reporting skew groups before routing clock trees:
          skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
        Skew group summary before routing clock trees:
          skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.005 ws=0.003) (gid=0.107 gs=0.011)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:05 mem=1322.1M) ***
Total net bbox length = 2.235e+04 (1.130e+04 1.105e+04) (ext = 1.552e+03)
Move report: Detail placement moves 136 insts, mean move: 0.78 um, max move: 3.11 um
	Max move on inst (mult_119_G5_U9): (24.70, 27.44) --> (26.41, 26.04)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1322.1MB
Summary Report:
Instances move: 136 (out of 2384 movable)
Instances flipped: 0
Mean displacement: 0.78 um
Max displacement: 3.11 um (Instance: mult_119_G5_U9) (24.7, 27.44) -> (26.41, 26.04)
	Length: 16 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: FA_X1
Total net bbox length = 2.242e+04 (1.135e+04 1.107e+04) (ext = 1.554e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1322.1MB
*** Finished refinePlace (0:03:05 mem=1322.1M) ***
  ClockRefiner summary
  All clock instances: Moved 10, flipped 1 and cell swapped 0 (out of a total of 348).
  The largest move was 1.4 um for REG_10_Q_reg_8_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.5 real=0:00:01.8)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3061 (unrouted=150, trialRouted=2911, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 468 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 468
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=2953  numIgnoredNets=2913
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 40 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.198400e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.195600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.195600e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.195600e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1322.06 MB )
[NR-eGR] Started Export route guide file ( Curr Mem: 1322.06 MB )
[NR-eGR] Finished Export route guide file ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1322.06 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1322.06 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.06 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1322.06 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1322.06 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.07 sec, Curr Mem: 1322.06 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 9147
[NR-eGR] metal2  (2V) length: 6.624380e+03um, number of vias: 11201
[NR-eGR] metal3  (3H) length: 1.141065e+04um, number of vias: 3898
[NR-eGR] metal4  (4V) length: 5.454610e+03um, number of vias: 270
[NR-eGR] metal5  (5H) length: 1.012260e+03um, number of vias: 224
[NR-eGR] metal6  (6V) length: 1.025400e+03um, number of vias: 3
[NR-eGR] metal7  (7H) length: 6.300000e-01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.552793e+04um, number of vias: 24743
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1.277550e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR] metal1  (1H) length: 0.000000e+00um, number of vias: 387
[NR-eGR] metal2  (2V) length: 3.389450e+02um, number of vias: 444
[NR-eGR] metal3  (3H) length: 5.119450e+02um, number of vias: 205
[NR-eGR] metal4  (4V) length: 3.818600e+02um, number of vias: 10
[NR-eGR] metal5  (5H) length: 4.480000e+01um, number of vias: 0
[NR-eGR] metal6  (6V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 1.277550e+03um, number of vias: 1046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 1.277550e+03um, number of vias: 1046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.38 sec, Curr Mem: 1284.06 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/.rgfcQbrja
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.3 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 40 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 40 nets.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=11/08 23:11:06, mem=1005.9M)

globalDetailRoute

#Start globalDetailRoute on Sat Nov  8 23:11:06 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=3101)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  8 23:11:06 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3052 nets.
#Voltage range [1.100 - 1.100] has 14 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1012.40 (MB), peak = 1127.78 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1012.78 (MB), peak = 1127.78 (MB)
#reading routing guides ......
#
#Finished routing data preparation on Sat Nov  8 23:11:07 2025
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.93 (MB)
#Total memory = 1012.89 (MB)
#Peak memory = 1127.78 (MB)
#
#
#Start global routing on Sat Nov  8 23:11:07 2025
#
#
#Start global routing initialization on Sat Nov  8 23:11:07 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov  8 23:11:07 2025
#
#Start routing resource analysis on Sat Nov  8 23:11:07 2025
#
#Routing resource analysis is done on Sat Nov  8 23:11:07 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         734          28        2652    54.75%
#  metal2         V         532          38        2652     3.70%
#  metal3         H         762           0        2652     0.00%
#  metal4         V         386           0        2652     0.00%
#  metal5         H         380           0        2652     0.00%
#  metal6         V         386           0        2652     0.00%
#  metal7         H         126           0        2652     0.00%
#  metal8         V         128           0        2652     0.00%
#  metal9         H          51           0        2652     0.08%
#  metal10        V          52           0        2652     0.08%
#  --------------------------------------------------------------
#  Total                   3538       1.02%       26520     5.86%
#
#  40 nets (1.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Nov  8 23:11:07 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.66 (MB), peak = 1127.78 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Sat Nov  8 23:11:07 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1013.75 (MB), peak = 1127.78 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.82 (MB), peak = 1127.78 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.89 (MB), peak = 1127.78 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 148 (skipped).
#Total number of selected nets for routing = 40.
#Total number of unselected nets (but routable) for routing = 2913 (skipped).
#Total number of nets in the design = 3101.
#
#2913 skipped nets do not have any wires.
#40 routable nets have only global wires.
#40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40               0  
#------------------------------------------------
#        Total                 40               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40            2913  
#------------------------------------------------
#        Total                 40            2913  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        0(0.00%)   (0.00%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 1213 um.
#Total half perimeter of net bounding box = 995 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 275 um.
#Total wire length on LAYER metal3 = 522 um.
#Total wire length on LAYER metal4 = 374 um.
#Total wire length on LAYER metal5 = 42 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 838
#Up-Via Summary (total 838):
#           
#-----------------------
# metal1            387
# metal2            281
# metal3            160
# metal4             10
#-----------------------
#                   838 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 69.9
#Average of max src_to_sink distance for priority net 22.9
#Average of ave src_to_sink distance for priority net 14.2
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 2.13 (MB)
#Total memory = 1015.03 (MB)
#Peak memory = 1127.78 (MB)
#
#Finished global routing on Sat Nov  8 23:11:07 2025
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.53 (MB), peak = 1127.78 (MB)
#Start Track Assignment.
#Done with 177 horizontal wires in 2 hboxes and 232 vertical wires in 2 hboxes.
#Done with 173 horizontal wires in 2 hboxes and 232 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 1272 um.
#Total half perimeter of net bounding box = 995 um.
#Total wire length on LAYER metal1 = 74 um.
#Total wire length on LAYER metal2 = 275 um.
#Total wire length on LAYER metal3 = 491 um.
#Total wire length on LAYER metal4 = 388 um.
#Total wire length on LAYER metal5 = 44 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 838
#Up-Via Summary (total 838):
#           
#-----------------------
# metal1            387
# metal2            281
# metal3            160
# metal4             10
#-----------------------
#                   838 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1014.86 (MB), peak = 1127.78 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 8.05 (MB)
#Total memory = 1014.86 (MB)
#Peak memory = 1127.78 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 11.1% of the total area was rechecked for DRC, and 76.4% required routing.
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1022.62 (MB), peak = 1127.78 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 1300 um.
#Total half perimeter of net bounding box = 995 um.
#Total wire length on LAYER metal1 = 1 um.
#Total wire length on LAYER metal2 = 170 um.
#Total wire length on LAYER metal3 = 560 um.
#Total wire length on LAYER metal4 = 531 um.
#Total wire length on LAYER metal5 = 38 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 988
#Up-Via Summary (total 988):
#           
#-----------------------
# metal1            387
# metal2            338
# metal3            255
# metal4              8
#-----------------------
#                   988 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 5.64 (MB)
#Total memory = 1020.51 (MB)
#Peak memory = 1127.78 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 5.65 (MB)
#Total memory = 1020.52 (MB)
#Peak memory = 1127.78 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:06
#Increased memory = 26.57 (MB)
#Total memory = 1032.42 (MB)
#Peak memory = 1127.78 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  8 23:11:11 2025
#
% End globalDetailRoute (date=11/08 23:11:11, total cpu=0:00:04.2, real=0:00:05.0, peak res=1032.0M, current mem=1032.0M)
        NanoRoute done. (took cpu=0:00:04.2 real=0:00:05.9)
      Clock detailed routing done.
Checking guided vs. routed lengths for 40 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        0.000      10.000            3
       10.000      20.000           28
       20.000      30.000            4
       30.000      40.000            0
       40.000      50.000            1
       50.000      60.000            1
       60.000      70.000            3
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          21
        0.000     10.000          14
       10.000     20.000           2
       20.000     30.000           1
       30.000     40.000           1
       40.000     50.000           0
       50.000     60.000           0
       60.000     70.000           0
       70.000     80.000           0
       80.000     90.000           1
      -------------------------------------
      

    Top 5 notable deviations of routed length from guided length
    =============================================================

    Net CTS_3 (11 terminals)
    Guided length:  max path =    43.401um, total =    76.445um
    Routed length:  max path =    34.980um, total =    84.200um
    Deviation:      max path =   -19.403%,  total =    10.145%

    Net CTS_5 (10 terminals)
    Guided length:  max path =    65.280um, total =    88.629um
    Routed length:  max path =    58.250um, total =    93.670um
    Deviation:      max path =   -10.769%,  total =     5.688%

    Net CTS_6 (9 terminals)
    Guided length:  max path =    51.570um, total =    90.860um
    Routed length:  max path =    46.900um, total =    92.740um
    Deviation:      max path =    -9.056%,  total =     2.069%

    Net CTS_1 (9 terminals)
    Guided length:  max path =    60.080um, total =    96.085um
    Routed length:  max path =    60.470um, total =    97.710um
    Deviation:      max path =     0.649%,  total =     1.692%

    Net clk (5 terminals)
    Guided length:  max path =    68.115um, total =    72.965um
    Routed length:  max path =    68.560um, total =    74.030um
    Deviation:      max path =     0.653%,  total =     1.460%

Set FIXED routing status on 40 net(s)
Set FIXED placed status on 39 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1297.99 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 1163
[NR-eGR] Read numTotalNets=2953  numIgnoredNets=40
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2913 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2913 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.274860e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1297.99 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1297.99 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.06 sec, Curr Mem: 1297.99 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1297.99 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1297.99 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.05 sec, Real: 0.08 sec, Curr Mem: 1297.99 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 1.140000e+00um, number of vias: 9172
[NR-eGR] metal2  (2V) length: 6.441545e+03um, number of vias: 11064
[NR-eGR] metal3  (3H) length: 1.164838e+04um, number of vias: 4021
[NR-eGR] metal4  (4V) length: 5.793365e+03um, number of vias: 288
[NR-eGR] metal5  (5H) length: 9.734250e+02um, number of vias: 233
[NR-eGR] metal6  (6V) length: 1.002395e+03um, number of vias: 5
[NR-eGR] metal7  (7H) length: 3.535000e+01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.589560e+04um, number of vias: 24783
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.39 sec, Curr Mem: 1297.99 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:01.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3061 (unrouted=148, trialRouted=2913, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:05.1 real=0:00:07.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2384 and nets=3101 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1297.988M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.4 real=0:00:00.7)
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
    cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
    cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
    sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=42.236fF, leaf=87.969fF, total=130.205fF
    wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
    hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
     ICGs: CLKGATETST_X1: 34 
  Primary reporting skew groups after routing clock trees:
    skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
  Skew group summary after routing clock trees:
    skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
  CCOpt::Phase::Routing done. (took cpu=0:00:05.6 real=0:00:08.4)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 40, tested: 40, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
        cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
        cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
        sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=42.236fF, leaf=87.969fF, total=130.205fF
        wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
        hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
         ICGs: CLKGATETST_X1: 34 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 40, tested: 40, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
        cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
        cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
        sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=42.236fF, leaf=87.969fF, total=130.205fF
        wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
        hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
         ICGs: CLKGATETST_X1: 34 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 40, nets tested: 40, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=42.236fF, leaf=87.969fF, total=130.205fF
      wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
      hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
        cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
        cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
        sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
        wire capacitance : top=0.000fF, trunk=42.236fF, leaf=87.969fF, total=130.205fF
        wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
        hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
        Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
         ICGs: CLKGATETST_X1: 34 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Set dirty flag on 0 instances, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3061 (unrouted=148, trialRouted=2913, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=148, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
    cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
    cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
    sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=42.236fF, leaf=87.969fF, total=130.205fF
    wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
    hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
     ICGs: CLKGATETST_X1: 34 
  Primary reporting skew groups after post-conditioning:
    skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
  Skew group summary after post-conditioning:
    skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.4 real=0:00:00.5)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         5        5.054       6.403
  Inverters                       0        0.000       0.000
  Integrated Clock Gates         34      135.660      61.615
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                            39      140.714      68.018
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      442.350
  Leaf       857.580
  Total     1299.930
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk       278.920
  Leaf        643.075
  Total       921.995
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------------
  Type     Gate       Wire       Total
  --------------------------------------
  Top        0.000      0.000      0.000
  Trunk     68.018     42.236    110.254
  Leaf     301.771     87.969    389.740
  Total    369.789    130.205    499.994
  --------------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  ----------------------------------------------------------
  Count    Total      Average    Std. Dev.    Min      Max
  ----------------------------------------------------------
   309     301.771     0.977       0.000      0.977    0.977
  ----------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.080       5       0.024       0.012      0.002    0.030    {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}          -
  Leaf        0.080      35       0.027       0.002      0.014    0.029    {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------------
  Name             Type      Inst     Inst Area 
                             Count    (um^2)
  ----------------------------------------------
  CLKBUF_X2        buffer      4         4.256
  CLKBUF_X1        buffer      1         0.798
  CLKGATETST_X1    icg        34       135.660
  ----------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  my_delay:both.late    MY_CLK        0.098     0.110     0.012       0.500         0.003           0.000           0.107        0.002     100% {0.098, 0.110}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  my_delay:both.late    MY_CLK        0.098     0.110     0.012       0.500         0.003           0.000           0.107        0.002     100% {0.098, 0.110}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1347.7)
Total number of fetched objects 3303
End delay calculation. (MEM=1374.9 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1374.9 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.107359
	 Executing: set_clock_latency -source -early -max -rise -0.107359 [get_pins clk]
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.107359
	 Executing: set_clock_latency -source -late -max -rise -0.107359 [get_pins clk]
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.118885
	 Executing: set_clock_latency -source -early -max -fall -0.118885 [get_pins clk]
	Clock: MY_CLK, View: MyAnView, Ideal Latency: 0, Propagated Latency: 0.118885
	 Executing: set_clock_latency -source -late -max -fall -0.118885 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.1 real=0:00:01.7)
Clock DAG stats after update timingGraph:
  cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
  cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
  cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
  sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
  wire capacitance : top=0.000fF, trunk=42.236fF, leaf=87.969fF, total=130.205fF
  wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
  hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
   ICGs: CLKGATETST_X1: 34 
Primary reporting skew groups after update timingGraph:
  skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
Skew group summary after update timingGraph:
  skew_group MY_CLK: insertion delay [min=0.098, max=0.110, avg=0.107, sd=0.002], skew [0.012 vs 0.500], 100% {0.098, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.011)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.1 real=0:00:01.8)
Runtime done. (took cpu=0:00:26.1 real=0:00:35.5)
Runtime Summary
===============
Clock Runtime:  (64%) Core CTS          22.81 (Init 3.58, Construction 4.33, Implementation 12.85, eGRPC 1.10, PostConditioning 0.54, Other 0.41)
Clock Runtime:  (25%) CTS services       9.13 (RefinePlace 0.71, EarlyGlobalClock 1.09, NanoRoute 5.90, ExtractRC 1.43, TimingAnalysis 0.00)
Clock Runtime:   (9%) Other CTS          3.50 (Init 0.46, CongRepair/EGR-DP 1.31, TimingUpdate 1.73, Other 0.00)
Clock Runtime: (100%) Total             35.44

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1047.7M, totSessionCpu=0:03:12 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1052.3M, totSessionCpu=0:03:13 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1294.9M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1465.12)
Total number of fetched objects 3303
End delay calculation. (MEM=1444.63 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1444.63 CPU=0:00:02.6 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:05.0 totSessionCpu=0:03:17 mem=1444.6M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.323  |  1.323  |  2.591  |  2.186  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.193%
------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:07, mem = 1142.7M, totSessionCpu=0:03:17 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1376.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1376.9M) ***
*** Starting optimizing excluded clock nets MEM= 1376.9M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1376.9M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:17.7/0:16:34.3 (0.2), mem = 1376.9M
*** DrvOpt [finish] : cpu/real = 0:00:04.0/0:00:05.2 (0.8), totSession cpu/real = 0:03:21.7/0:16:39.5 (0.2), mem = 1400.9M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:21.8/0:16:39.7 (0.2), mem = 1400.9M
*info: 40 clock nets excluded
*info: 2 special nets excluded.
*info: 49 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|    60.19%|   0:00:00.0| 1420.0M|  MyAnView|       NA| NA                              |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1420.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:09.9/0:00:13.3 (0.7), totSession cpu/real = 0:03:31.7/0:16:53.0 (0.2), mem = 1400.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:32.6/0:16:54.3 (0.2), mem = 1419.0M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 60.19
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.19%|        -|   0.020|   0.000|   0:00:00.0| 1419.0M|
|    60.06%|       41|   0.020|   0.000|   0:00:03.0| 1469.6M|
|    60.06%|        0|   0.020|   0.000|   0:00:00.0| 1469.6M|
|    60.06%|        1|   0.020|   0.000|   0:00:00.0| 1469.6M|
|    60.06%|        0|   0.020|   0.000|   0:00:01.0| 1469.6M|
|    60.06%|        0|   0.020|   0.000|   0:00:00.0| 1469.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 60.06
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:06.0) **
*** Starting refinePlace (0:03:37 mem=1469.6M) ***
Total net bbox length = 2.240e+04 (1.133e+04 1.106e+04) (ext = 1.554e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1469.6MB
Summary Report:
Instances move: 0 (out of 2342 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.240e+04 (1.133e+04 1.106e+04) (ext = 1.554e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1469.6MB
*** Finished refinePlace (0:03:37 mem=1469.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1469.6M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1469.6M) ***
*** AreaOpt [finish] : cpu/real = 0:00:04.2/0:00:05.1 (0.8), totSession cpu/real = 0:03:36.7/0:16:59.4 (0.2), mem = 1469.6M
End: Area Reclaim Optimization (cpu=0:00:05, real=0:00:06, mem=1410.56M, totSessionCpu=0:03:37).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 1163
[NR-eGR] Read numTotalNets=2947  numIgnoredNets=40
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2907 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2907 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.273460e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1410.56 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1410.56 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1410.56 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1410.56 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1410.56 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1410.56 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 1.140000e+00um, number of vias: 9125
[NR-eGR] metal2  (2V) length: 6.429890e+03um, number of vias: 10986
[NR-eGR] metal3  (3H) length: 1.153509e+04um, number of vias: 4031
[NR-eGR] metal4  (4V) length: 5.779875e+03um, number of vias: 294
[NR-eGR] metal5  (5H) length: 1.067250e+03um, number of vias: 241
[NR-eGR] metal6  (6V) length: 1.018565e+03um, number of vias: 5
[NR-eGR] metal7  (7H) length: 3.475500e+01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.586656e+04um, number of vias: 24682
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.36 sec, Curr Mem: 1396.05 MB )
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2381 and nets=3098 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1396.047M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1390.06)
Total number of fetched objects 3300
End delay calculation. (MEM=1418 CPU=0:00:02.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1418 CPU=0:00:02.7 REAL=0:00:04.0)
Begin: GigaOpt postEco DRV Optimization
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:41.0/0:17:05.2 (0.2), mem = 1418.0M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.32|     0.00|       0|       0|       0|  60.06|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.32|     0.00|       0|       0|       0|  60.06| 0:00:00.0|  1469.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1469.1M) ***

*** DrvOpt [finish] : cpu/real = 0:00:03.6/0:00:05.2 (0.7), totSession cpu/real = 0:03:44.6/0:17:10.4 (0.2), mem = 1450.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:45 mem=1450.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 12.459%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1450.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1450.0MB
Summary Report:
Instances move: 0 (out of 2342 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1450.0MB
*** Finished refinePlace (0:03:45 mem=1450.0M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'filter_core_pipe_10Tadd' of instances=2381 and nets=3098 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1388.496M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1390.51)
Total number of fetched objects 3300
End delay calculation. (MEM=1417.71 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1417.71 CPU=0:00:02.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:04.0 totSessionCpu=0:03:48 mem=1417.7M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:36, real = 0:00:49, mem = 1150.4M, totSessionCpu=0:03:48 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.323  |  1.323  |  2.593  |  2.184  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.055%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:37, real = 0:00:56, mem = 1151.6M, totSessionCpu=0:03:49 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 6 warning(s), 0 error(s)

#% End ccopt_design (date=11/08 23:12:12, total cpu=0:01:03, real=0:01:32, peak res=1160.2M, current mem=1069.0M)
<CMD> report_ccopt_clock_trees
Clock tree timing engine global stage delay update for my_delay:both.early...
Clock tree timing engine global stage delay update for my_delay:both.early done. (took cpu=0:00:00.1 real=0:00:00.3)
Clock tree timing engine global stage delay update for my_delay:both.late...
Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)

Clock DAG stats:
================

-------------------------------------------------------------
Cell type                     Count    Area       Capacitance
-------------------------------------------------------------
Buffers                         5        5.054       6.403
Inverters                       0        0.000       0.000
Integrated Clock Gates         34      135.660      61.615
Non-Integrated Clock Gates      0        0.000       0.000
Clock Logic                     0        0.000       0.000
All                            39      140.714      68.018
-------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      442.350
Leaf       857.580
Total     1299.930
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top           0.000
Trunk       278.920
Leaf        643.075
Total       921.995
-----------------------


Clock DAG capacitances:
=======================

--------------------------------------
Type     Gate       Wire       Total
--------------------------------------
Top        0.000      0.000      0.000
Trunk     68.018     42.199    110.218
Leaf     301.771     87.919    389.690
Total    369.789    130.119    499.908
--------------------------------------


Clock DAG sink capacitances:
============================

----------------------------------------------------------
Count    Total      Average    Std. Dev.    Min      Max
----------------------------------------------------------
 309     301.771     0.977       0.000      0.977    0.977
----------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.080       5       0.024       0.012      0.002    0.030    {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}          -
Leaf        0.080      35       0.027       0.002      0.014    0.029    {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

----------------------------------------------
Name             Type      Inst     Inst Area 
                           Count    (um^2)
----------------------------------------------
CLKBUF_X2        buffer      4         4.256
CLKBUF_X1        buffer      1         0.798
CLKGATETST_X1    icg        34       135.660
----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

-------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max     Max          Standard   Wire     Gate     Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length  Source-sink  cell area  cap      cap      
                               Cells  Fanout    Fanout  (um)    Resistance   (um^2)     (fF)     (fF)     
                                                                (Ohms)                                    
-------------------------------------------------------------------------------------------------------------------------
MY_CLK       34     5     0      0       10       9     68.56     2583.27     140.714   130.119  369.789  clk
-------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
MY_CLK           0             0             0            0           0          0        309       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

---------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max     Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length  Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)    Resistance   (um^2)     (fF)     (fF)
                                                                       (Ohms)                           
---------------------------------------------------------------------------------------------------------------
 34     5     0      0       10       7.8       9     8.82857  68.560    258.327     140.714   130.119  369.789
---------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        309       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    8.100   20.223    68.560  13.768
Source-sink manhattan distance (um)   7.370   18.907    66.785  13.897
Source-sink resistance (Ohm)         44.960   87.207   258.327  39.903
-----------------------------------------------------------------------

Transition distribution for half-corner my_delay:both.late:
===========================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.080       5       0.024       0.012      0.002    0.030    {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}          -
Leaf        0.080      35       0.027       0.002      0.014    0.029    {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}         -
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
MY_CLK              0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Report for clock tree: MY_CLK:
==============================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   :  34
Minimum clock gating depth :   1
Maximum clock gating depth :   1
Clock gate area (um^2)     : 135.660

Clock Tree Buffering Structure (Logical):

# Buffers             : 5
# Inverters           : 0
  Total               : 5
Minimum depth         : 2
Maximum depth         : 2
Buffering area (um^2) : 5.054

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root    34        3       0       0       0         0         0
  1      0      306       0       0       0         0         0
-----------------------------------------------------------------
Total   34      309       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

------------------------------------------------------------------------------------------------------------------------------
Timing Corner        Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                     Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
------------------------------------------------------------------------------------------------------------------------------
my_delay:both.early     0.029          0.028         0.030          0.029      ignored          -      ignored          -
my_delay:both.late      0.029          0.028         0.030          0.029      explicit      0.080     explicit      0.080
------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups
Clock tree timing engine global stage delay update for my_delay:both.early...
Clock tree timing engine global stage delay update for my_delay:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for my_delay:both.late...
Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)

Skew Group Structure:
=====================

-----------------------------------------------------------------
Skew Group    Sources    Constrained Sinks    Unconstrained Sinks
-----------------------------------------------------------------
MY_CLK           1              309                    0
-----------------------------------------------------------------

Skew Group Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner          Skew Group    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
----------------------------------------------------------------------------------------------------------------------------------------------------------------
my_delay:both.early    MY_CLK            -        0.097     0.110     0.107        0.002       ignored                  -         0.013              -
my_delay:both.late     MY_CLK        none         0.097     0.110     0.107        0.002       explicit             0.500         0.013    100% {0.097, 0.110}
----------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-------------------------------------------------------------------------
Timing Corner          Skew Group    Min ID    PathID    Max ID    PathID
-------------------------------------------------------------------------
my_delay:both.early    MY_CLK        0.097       1       0.110       2
-    min VOUT_REG_Q_reg/CK
-    max REG_5_Q_reg_8_/CK
my_delay:both.late     MY_CLK        0.097       3       0.110       4
-    min VOUT_REG_Q_reg/CK
-    max REG_5_Q_reg_8_/CK
-------------------------------------------------------------------------

Timing for timing corner my_delay:both.early, min clock_path:
=============================================================

PathID    : 1
Path type : skew group MY_CLK (path 1 of 1)
Start     : clk
End       : VOUT_REG_Q_reg/CK
Delay     : 0.097

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.002  12.128  (108.300,52.850)  -            4    
CTS_ccl_a_buf_00021/A
-     CLKBUF_X2  rise   0.001   0.001   0.002  -       (71.500,54.565)    38.515   -       
CTS_ccl_a_buf_00021/Z
-     CLKBUF_X2  rise   0.050   0.051   0.030  25.429  (71.865,54.190)     0.740     10    
CTS_ccl_a_buf_00003/A
-     CLKBUF_X1  rise   0.001   0.052   0.030  -       (70.050,79.765)    27.390   -       
CTS_ccl_a_buf_00003/Z
-     CLKBUF_X1  rise   0.046   0.097   0.014   4.976  (69.670,79.390)     0.755      3    
VOUT_REG_Q_reg/CK
-     DFFR_X1    rise   0.000   0.097   0.014  -       (69.715,81.620)     2.275   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.early, max clock_path:
=============================================================

PathID    : 2
Path type : skew group MY_CLK (path 1 of 1)
Start     : clk
End       : REG_4_Q_reg_0_/CK
Delay     : 0.110

-----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
clk
-     -              rise   -       0.000   0.002  12.128  (108.300,52.850)  -           4     
CTS_ccl_a_buf_00015/A
-     CLKBUF_X2      rise   0.002   0.002   0.002  -       (48.200,46.165)    66.785   -       
CTS_ccl_a_buf_00015/Z
-     CLKBUF_X2      rise   0.050   0.052   0.030  25.228  (47.835,45.790)     0.740     9     
REG_4_clk_gate_Q_reg/latch/CK
-     CLKGATETST_X1  rise   0.002   0.054   0.030  -       (7.205,29.540)     56.880   -       
REG_4_clk_gate_Q_reg/latch/GCK
-     CLKGATETST_X1  rise   0.056   0.110   0.027  11.272  (7.835,29.190)      0.980     9     
REG_4_Q_reg_0_/CK
-     DFFR_X1        rise   0.000   0.110   0.027  -       (8.155,18.060)     11.450   -       
-----------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.late, min clock_path:
============================================================

PathID    : 3
Path type : skew group MY_CLK (path 1 of 1)
Start     : clk
End       : VOUT_REG_Q_reg/CK
Delay     : 0.097

-------------------------------------------------------------------------------------------------
Name  Lib cell   Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                        (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ------------------------------------------------------------------------------
clk
-     -          rise   -       0.000   0.002  12.128  (108.300,52.850)  -            4    
CTS_ccl_a_buf_00021/A
-     CLKBUF_X2  rise   0.001   0.001   0.002  -       (71.500,54.565)    38.515   -       
CTS_ccl_a_buf_00021/Z
-     CLKBUF_X2  rise   0.050   0.051   0.030  25.429  (71.865,54.190)     0.740     10    
CTS_ccl_a_buf_00003/A
-     CLKBUF_X1  rise   0.001   0.052   0.030  -       (70.050,79.765)    27.390   -       
CTS_ccl_a_buf_00003/Z
-     CLKBUF_X1  rise   0.046   0.097   0.014   4.976  (69.670,79.390)     0.755      3    
VOUT_REG_Q_reg/CK
-     DFFR_X1    rise   0.000   0.097   0.014  -       (69.715,81.620)     2.275   -       
-------------------------------------------------------------------------------------------------

Timing for timing corner my_delay:both.late, max clock_path:
============================================================

PathID    : 4
Path type : skew group MY_CLK (path 1 of 1)
Start     : clk
End       : REG_4_Q_reg_1_/CK
Delay     : 0.110

-----------------------------------------------------------------------------------------------------
Name  Lib cell       Event  Incr   Arrival  Slew   Cap     Location          Distance  Fanout  Status
                            (ns)   (ns)     (ns)   (fF)                      (um)              
-- Clockpath trace ----------------------------------------------------------------------------------
clk
-     -              rise   -       0.000   0.002  12.128  (108.300,52.850)  -           4     
CTS_ccl_a_buf_00015/A
-     CLKBUF_X2      rise   0.002   0.002   0.002  -       (48.200,46.165)    66.785   -       
CTS_ccl_a_buf_00015/Z
-     CLKBUF_X2      rise   0.050   0.052   0.030  25.228  (47.835,45.790)     0.740     9     
REG_4_clk_gate_Q_reg/latch/CK
-     CLKGATETST_X1  rise   0.002   0.054   0.030  -       (7.205,29.540)     56.880   -       
REG_4_clk_gate_Q_reg/latch/GCK
-     CLKGATETST_X1  rise   0.056   0.110   0.027  11.272  (7.835,29.190)      0.980     9     
REG_4_Q_reg_1_/CK
-     DFFR_X1        rise   0.001   0.110   0.027  -       (6.065,12.460)     18.500   -       
-----------------------------------------------------------------------------------------------------


<CMD> getCTSMode -engine -quiet
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1069.0M, totSessionCpu=0:04:00 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1074.7M, totSessionCpu=0:04:01 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1338.2M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.323  |  1.323  |  2.593  |  2.184  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.055%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1152.6M, totSessionCpu=0:04:02 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1402.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1402.8M) ***
*** Starting optimizing excluded clock nets MEM= 1402.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1402.8M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:02.7/0:19:32.6 (0.2), mem = 1402.8M
*** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:05.5 (0.8), totSession cpu/real = 0:04:07.3/0:19:38.2 (0.2), mem = 1410.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:07.5/0:19:38.3 (0.2), mem = 1410.8M
*info: 40 clock nets excluded
*info: 2 special nets excluded.
*info: 49 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|    60.06%|   0:00:00.0| 1429.8M|  MyAnView|       NA| NA                              |
+--------+--------+----------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1429.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1429.8M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** SetupOpt [finish] : cpu/real = 0:00:09.9/0:00:12.5 (0.8), totSession cpu/real = 0:04:17.4/0:19:50.8 (0.2), mem = 1410.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:18.2/0:19:51.9 (0.2), mem = 1428.9M
Usable buffer cells for single buffer setup transform:
CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32 
Number of usable buffer cells above: 9
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 60.06
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    60.06%|        -|   0.020|   0.000|   0:00:00.0| 1428.9M|
|    60.05%|        2|   0.020|   0.000|   0:00:01.0| 1471.5M|
|    60.05%|        0|   0.020|   0.000|   0:00:00.0| 1471.5M|
|    60.05%|        0|   0.020|   0.000|   0:00:01.0| 1471.5M|
|    60.05%|        0|   0.020|   0.000|   0:00:00.0| 1471.5M|
|    60.05%|        0|   0.020|   0.000|   0:00:00.0| 1471.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 60.05
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Starting refinePlace (0:04:20 mem=1471.5M) ***
Total net bbox length = 2.240e+04 (1.133e+04 1.106e+04) (ext = 1.554e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1471.5MB
Summary Report:
Instances move: 0 (out of 2342 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.240e+04 (1.133e+04 1.106e+04) (ext = 1.554e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1471.5MB
*** Finished refinePlace (0:04:21 mem=1471.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1471.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1471.5M) ***
*** AreaOpt [finish] : cpu/real = 0:00:02.5/0:00:02.8 (0.9), totSession cpu/real = 0:04:20.6/0:19:54.8 (0.2), mem = 1471.5M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1411.43M, totSessionCpu=0:04:21).
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has no routable track
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 152 PG shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 152
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 1163
[NR-eGR] Read numTotalNets=2947  numIgnoredNets=40
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 2907 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2907 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.273320e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9  (9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Started Export DB wires ( Curr Mem: 1411.43 MB )
[NR-eGR] Started Export all nets ( Curr Mem: 1411.43 MB )
[NR-eGR] Finished Export all nets ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1411.43 MB )
[NR-eGR] Started Set wire vias ( Curr Mem: 1411.43 MB )
[NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1411.43 MB )
[NR-eGR] Finished Export DB wires ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1411.43 MB )
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] metal1  (1F) length: 1.140000e+00um, number of vias: 9123
[NR-eGR] metal2  (2V) length: 6.434795e+03um, number of vias: 10996
[NR-eGR] metal3  (3H) length: 1.157538e+04um, number of vias: 4022
[NR-eGR] metal4  (4V) length: 5.795645e+03um, number of vias: 286
[NR-eGR] metal5  (5H) length: 1.028520e+03um, number of vias: 231
[NR-eGR] metal6  (6V) length: 9.914050e+02um, number of vias: 5
[NR-eGR] metal7  (7H) length: 3.475500e+01um, number of vias: 0
[NR-eGR] metal8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal9  (9H) length: 0.000000e+00um, number of vias: 0
[NR-eGR] metal10 (10V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 2.586164e+04um, number of vias: 24663
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.34 sec, Real: 0.40 sec, Curr Mem: 1397.91 MB )
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2381 and nets=3098 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1397.910M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1399.93)
Total number of fetched objects 3300
End delay calculation. (MEM=1418.13 CPU=0:00:02.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1418.13 CPU=0:00:02.5 REAL=0:00:03.0)
Begin: GigaOpt postEco DRV Optimization
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:24.7/0:19:59.9 (0.2), mem = 1418.1M
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.32|     0.00|       0|       0|       0|  60.05|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     1.32|     0.00|       0|       0|       0|  60.05| 0:00:00.0|  1469.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1469.2M) ***

*** DrvOpt [finish] : cpu/real = 0:00:02.9/0:00:03.2 (0.9), totSession cpu/real = 0:04:27.7/0:20:03.1 (0.2), mem = 1450.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:28 mem=1450.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 12.457%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1450.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1450.1MB
Summary Report:
Instances move: 0 (out of 2342 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1450.1MB
*** Finished refinePlace (0:04:28 mem=1450.1M) ***

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'filter_core_pipe_10Tadd' of instances=2381 and nets=3098 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1398.621M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1400.64)
Total number of fetched objects 3300
End delay calculation. (MEM=1427.84 CPU=0:00:02.1 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1427.84 CPU=0:00:02.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:04:31 mem=1427.8M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:31, real = 0:00:38, mem = 1157.5M, totSessionCpu=0:04:31 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.323  |  1.323  |  2.592  |  2.184  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:32, real = 0:00:45, mem = 1159.7M, totSessionCpu=0:04:32 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1077.1M, totSessionCpu=0:04:32 **
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -maxSkew                          false
setUsefulSkewMode -noBoundary                       false
setUsefulSkewMode -useCells                         {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -eng_copyNetPropToNewNet            true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setOptMode -activeSetupViews                        { MyAnView }
setOptMode -autoSetupViews                          { MyAnView}
setOptMode -autoTDGRSetupViews                      { MyAnView}
setOptMode -drcMargin                               0
setOptMode -fixCap                                  true
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           false
setOptMode -fixTran                                 true
setOptMode -optimizeFF                              true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1082.3M, totSessionCpu=0:04:33 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1342.9M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:35 mem=1494.4M ***
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_QwSmyp/timingGraph.tgz -dir /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_QwSmyp -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1482.92)
Total number of fetched objects 3300
End delay calculation. (MEM=1462.43 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1462.43 CPU=0:00:02.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:03.0 totSessionCpu=0:04:39 mem=1462.4M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:04:39 mem=1477.7M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.0 real=0:00:05.0 totSessionCpu=0:04:39 mem=1477.7M ***
Running 'restoreTimingGraph -file /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_QwSmyp/timingGraph.tgz -dir /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_QwSmyp -prefix timingGraph'
Done restoreTimingGraph
Done building cte setup timing graph (fixHold) cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:04:40 mem=1489.7M ***

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.323  |  1.323  |  2.592  |  2.184  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  0.093  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   221   |   200   |   21    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:10, mem = 1223.1M, totSessionCpu=0:04:41 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:40.9/0:20:25.6 (0.2), mem = 1477.7M
*info: Run optDesign holdfix with 1 thread.
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:04:40.9/0:20:25.7 (0.2), mem = 1478.7M

Active setup views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1224.9M, totSessionCpu=0:04:41 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_6pyYZh/timingGraph.tgz -dir /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_6pyYZh -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1497.74)
Total number of fetched objects 3300
End delay calculation. (MEM=1477.99 CPU=0:00:02.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1477.99 CPU=0:00:02.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:04:45 mem=1478.0M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_6pyYZh/timingGraph.tgz -dir /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_6pyYZh -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.323  |  1.323  |  2.592  |  2.184  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.016  |  0.016  |  0.093  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   221   |   200   |   21    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:15, real = 0:00:23, mem = 1226.3M, totSessionCpu=0:04:47 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
**WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.27 (MB), peak = 1260.30 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1399.4M, init mem=1416.2M)
*info: Placed = 2381           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:60.05%(5687/9471)
Placement Density (including fixed std cells):60.05%(5687/9471)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1416.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (40) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1416.2M) ***

globalDetailRoute

#Start globalDetailRoute on Sat Nov  8 23:16:01 2025
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=3098)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Start routing data preparation on Sat Nov  8 23:16:01 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3049 nets.
#Voltage range [1.100 - 1.100] has 14 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.27 (MB), peak = 1260.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1145.27 (MB), peak = 1260.30 (MB)
#
#Finished routing data preparation on Sat Nov  8 23:16:01 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 3.97 (MB)
#Total memory = 1145.27 (MB)
#Peak memory = 1260.30 (MB)
#
#
#Start global routing on Sat Nov  8 23:16:01 2025
#
#
#Start global routing initialization on Sat Nov  8 23:16:01 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov  8 23:16:01 2025
#
#Start routing resource analysis on Sat Nov  8 23:16:01 2025
#
#Routing resource analysis is done on Sat Nov  8 23:16:01 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         734          28        2652    54.64%
#  metal2         V         532          38        2652     3.70%
#  metal3         H         762           0        2652     0.00%
#  metal4         V         386           0        2652     0.00%
#  metal5         H         380           0        2652     0.00%
#  metal6         V         386           0        2652     0.00%
#  metal7         H         126           0        2652     0.00%
#  metal8         V         128           0        2652     0.00%
#  metal9         H          51           0        2652     0.08%
#  metal10        V          52           0        2652     0.08%
#  --------------------------------------------------------------
#  Total                   3538       1.02%       26520     5.85%
#
#  40 nets (1.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sat Nov  8 23:16:01 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.78 (MB), peak = 1260.30 (MB)
#
#
#Global routing initialization is done on Sat Nov  8 23:16:01 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1145.78 (MB), peak = 1260.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1146.50 (MB), peak = 1260.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.50 (MB), peak = 1260.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 151 (skipped).
#Total number of routable nets = 2947.
#Total number of nets in the design = 3098.
#
#2907 routable nets have only global wires.
#40 routable nets have only detail routed wires.
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2907  
#-----------------------------
#        Total            2907  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40            2907  
#------------------------------------------------
#        Total                 40            2907  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  metal1        0(0.00%)   (0.00%)
#  metal2        2(0.08%)   (0.08%)
#  metal3        0(0.00%)   (0.00%)
#  metal4        0(0.00%)   (0.00%)
#  metal5        0(0.00%)   (0.00%)
#  metal6        0(0.00%)   (0.00%)
#  metal7        0(0.00%)   (0.00%)
#  metal8        0(0.00%)   (0.00%)
#  metal9        0(0.00%)   (0.00%)
#  metal10       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |             27.00 |            115.00 |    78.39    11.20   100.80    78.39 |
[hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal1)    27.00 | (metal1)   115.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 22285 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 74 um.
#Total wire length on LAYER metal2 = 8873 um.
#Total wire length on LAYER metal3 = 10891 um.
#Total wire length on LAYER metal4 = 2049 um.
#Total wire length on LAYER metal5 = 397 um.
#Total wire length on LAYER metal6 = 2 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14832
#Up-Via Summary (total 14832):
#           
#-----------------------
# metal1           8905
# metal2           5178
# metal3            711
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 14832 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 1.30 (MB)
#Total memory = 1146.57 (MB)
#Peak memory = 1260.30 (MB)
#
#Finished global routing on Sat Nov  8 23:16:03 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1146.05 (MB), peak = 1260.30 (MB)
#Start Track Assignment.
#Done with 3080 horizontal wires in 2 hboxes and 3445 vertical wires in 2 hboxes.
#Done with 674 horizontal wires in 2 hboxes and 819 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1        67.50 	  0.10%  	  0.00% 	  0.00%
# metal2      8735.29 	  0.07%  	  0.00% 	  0.01%
# metal3     10236.76 	  0.03%  	  0.00% 	  0.00%
# metal4      1519.87 	  0.02%  	  0.00% 	  0.01%
# metal5       365.39 	  0.00%  	  0.00% 	  0.00%
# metal6         3.22 	  0.00%  	  0.00% 	  0.00%
# metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       20928.03  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 23796 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 1148 um.
#Total wire length on LAYER metal2 = 8813 um.
#Total wire length on LAYER metal3 = 11357 um.
#Total wire length on LAYER metal4 = 2070 um.
#Total wire length on LAYER metal5 = 404 um.
#Total wire length on LAYER metal6 = 3 um.
#Total wire length on LAYER metal7 = 1 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 14832
#Up-Via Summary (total 14832):
#           
#-----------------------
# metal1           8905
# metal2           5178
# metal3            711
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 14832 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1146.08 (MB), peak = 1260.30 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 4.94 (MB)
#Total memory = 1146.16 (MB)
#Peak memory = 1260.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#40 out of 2381 instances (1.7%) need to be verified(marked ipoed), dirty area = 0.4%.
#39.3% of the total area is being checked for drcs
#39.3% of the total area was checked
#   number of violations = 2
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	metal1        0        0        0
#	metal2        1        1        2
#	Totals        1        1        2
#cpu time = 00:00:21, elapsed time = 00:00:26, memory = 1152.95 (MB), peak = 1260.30 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.25 (MB), peak = 1260.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 24972 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 1019 um.
#Total wire length on LAYER metal2 = 10949 um.
#Total wire length on LAYER metal3 = 10823 um.
#Total wire length on LAYER metal4 = 1757 um.
#Total wire length on LAYER metal5 = 396 um.
#Total wire length on LAYER metal6 = 11 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15699
#Up-Via Summary (total 15699):
#           
#-----------------------
# metal1           9130
# metal2           5884
# metal3            647
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 15699 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:21
#Elapsed time = 00:00:26
#Increased memory = 3.98 (MB)
#Total memory = 1150.14 (MB)
#Peak memory = 1260.30 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1151.77 (MB), peak = 1260.30 (MB)
#CELL_VIEW filter_core_pipe_10Tadd,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  8 23:16:34 2025
#
#
#Start Post Route Wire Spread.
#Done with 922 horizontal wires in 3 hboxes and 482 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 25423 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 1031 um.
#Total wire length on LAYER metal2 = 11104 um.
#Total wire length on LAYER metal3 = 11085 um.
#Total wire length on LAYER metal4 = 1779 um.
#Total wire length on LAYER metal5 = 396 um.
#Total wire length on LAYER metal6 = 11 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15699
#Up-Via Summary (total 15699):
#           
#-----------------------
# metal1           9130
# metal2           5884
# metal3            647
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 15699 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1151.89 (MB), peak = 1260.30 (MB)
#CELL_VIEW filter_core_pipe_10Tadd,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:05, memory = 1151.89 (MB), peak = 1260.30 (MB)
#CELL_VIEW filter_core_pipe_10Tadd,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 25423 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 1031 um.
#Total wire length on LAYER metal2 = 11104 um.
#Total wire length on LAYER metal3 = 11085 um.
#Total wire length on LAYER metal4 = 1779 um.
#Total wire length on LAYER metal5 = 396 um.
#Total wire length on LAYER metal6 = 11 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15699
#Up-Via Summary (total 15699):
#           
#-----------------------
# metal1           9130
# metal2           5884
# metal3            647
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 15699 
#
#detailRoute Statistics:
#Cpu time = 00:00:28
#Elapsed time = 00:00:35
#Increased memory = 3.62 (MB)
#Total memory = 1149.77 (MB)
#Peak memory = 1260.30 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:39
#Increased memory = -25.24 (MB)
#Total memory = 1121.29 (MB)
#Peak memory = 1260.30 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  8 23:16:39 2025
#
#Default setup view is reset to MyAnView.
#Default setup view is reset to MyAnView.
#routeDesign: cpu time = 00:00:31, elapsed time = 00:00:39, memory = 1095.79 (MB), peak = 1260.30 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1096.2M, totSessionCpu=0:05:22 **
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setOptMode -activeHoldViews                                     { MyAnView }
setOptMode -activeSetupViews                                    { MyAnView }
setOptMode -autoHoldViews                                       { MyAnView}
setOptMode -autoSetupViews                                      { MyAnView}
setOptMode -autoTDGRSetupViews                                  { MyAnView}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 1061.1M, totSessionCpu=0:05:23 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1343.5M, init mem=1343.5M)
*info: Placed = 2381           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:60.05%(5687/9471)
Placement Density (including fixed std cells):60.05%(5687/9471)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1343.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2381 and nets=3098 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/filter_core_pipe_10Tadd_12301_lzPcXM.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1336.5M)
Extracted 10.0065% (CPU Time= 0:00:00.5  MEM= 1411.8M)
Extracted 20.0087% (CPU Time= 0:00:00.5  MEM= 1411.8M)
Extracted 30.0065% (CPU Time= 0:00:00.5  MEM= 1411.8M)
Extracted 40.0087% (CPU Time= 0:00:00.6  MEM= 1411.8M)
Extracted 50.0065% (CPU Time= 0:00:00.6  MEM= 1411.8M)
Extracted 60.0087% (CPU Time= 0:00:00.7  MEM= 1411.8M)
Extracted 70.0065% (CPU Time= 0:00:00.7  MEM= 1411.8M)
Extracted 80.0087% (CPU Time= 0:00:00.8  MEM= 1411.8M)
Extracted 90.0065% (CPU Time= 0:00:00.9  MEM= 1411.8M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 1411.8M)
Number of Extracted Resistors     : 38724
Number of Extracted Ground Cap.   : 41641
Number of Extracted Coupling Cap. : 91198
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1379.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:05.0  MEM: 1379.793M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Hold views
AAE DB initialization (MEM=1387.33 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1387.33)
Total number of fetched objects 3300
End delay calculation. (MEM=1449.82 CPU=0:00:02.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1422.74 CPU=0:00:02.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:05:30 mem=1422.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:05:30 mem=1422.7M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1418.28)
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1414.62 CPU=0:00:02.9 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1414.62 CPU=0:00:03.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1414.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1414.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1347.74)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1388.89 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1388.89 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:06.0 totSessionCpu=0:05:35 mem=1388.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 1105.1M, totSessionCpu=0:05:35 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3058 (unrouted=151, trialRouted=0, noStatus=0, routed=2907, fixed=0, [crossesIlmBoundary=0, tooFewTerms=151, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 39 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one object
    cell_density is set for at least one object
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    route_type is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_skew is set for at least one object
    target_skew_wire is set for at least one object
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree MY_CLK. If this is not intended behavior, you can specify a list of lib_cells to use with the inverter_cells property.
    Clock tree balancer configuration for clock_tree MY_CLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
      Inverters:   
      Clock gates: CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 9466.800um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner my_delay:both, late and power domain auto-default:
      Slew time target (leaf):    0.080ns
      Slew time target (trunk):   0.080ns
      Slew time target (top):     0.080ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.047ns
      Buffer max distance: 596.721um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=596.721um, saturatedSlew=0.068ns, speed=4381.212um per ns, cellArea=2.229um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=720.125um, saturatedSlew=0.063ns, speed=5688.191um per ns, cellArea=10.712um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=my_delay:both.late, optimalDrivingDistance=697.375um, saturatedSlew=0.060ns, speed=5899.958um per ns, cellArea=9.917um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group MY_CLK:
      Sources:                     pin clk
      Total number of sinks:       309
      Delay constrained sinks:     309
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner my_delay:both.late:
      Skew target:                 0.500ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree MY_CLK: preferred layers metal3-metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group MY_CLK with 309 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    
    Distribution of half-perimeter wire length by ICG depth:
    
    -------------------------------------------------------------------------
    Min ICG    Max ICG    Count    HPWL
    Depth      Depth               (um)
    -------------------------------------------------------------------------
       0          0        35      [min=10, max=24, avg=18, sd=3, total=643]
       0          1         2      [min=56, max=73, avg=64, sd=12, total=129]
       1          1         3      [min=71, max=80, avg=74, sd=5, total=223]
    -------------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.1 real=0:00:02.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_4_1_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_3_1_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_4_0_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_3_0_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_2_0_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_5_clk_gate_Q_reg/EN' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_5_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_4_clk_gate_Q_reg/EN' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_4_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_3_clk_gate_Q_reg/EN' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_3_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_2_clk_gate_Q_reg/EN' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_2_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_1_1_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_0_1_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_1_0_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_0_0_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_6_clk_gate_Q_reg/EN' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_6_clk_gate_Q_reg/TE' is not routed.
**WARN: (IMPCCOPT-2277):	CCOpt/PRO found datapath net 'REG_1_clk_gate_Q_reg/EN' is not routed.
**WARN: (EMS-27):	Message (IMPCCOPT-2277) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
    cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
    cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
    sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=41.009fF, leaf=88.734fF, total=129.743fF
    wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
    hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
     ICGs: CLKGATETST_X1: 34 
  Primary reporting skew groups PRO initial state:
    skew_group default.MY_CLK: unconstrained
  Skew group summary PRO initial state:
    skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.106, sd=0.002], skew [0.012 vs 0.500], 100% {0.097, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.012)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 21 variables and 54 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 40, tested: 40, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
      cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
      cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
      sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
      wire capacitance : top=0.000fF, trunk=41.009fF, leaf=88.734fF, total=129.743fF
      wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
      hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
      Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
       ICGs: CLKGATETST_X1: 34 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.MY_CLK: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.106, sd=0.002], skew [0.012 vs 0.500], 100% {0.097, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.012)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 instances, 0 nets
  Clock tree timing engine global stage delay update for my_delay:both.late...
  Clock tree timing engine global stage delay update for my_delay:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=5, i=0, icg=34, nicg=0, l=0, total=39
    cell areas       : b=5.054um^2, i=0.000um^2, icg=135.660um^2, nicg=0.000um^2, l=0.000um^2, total=140.714um^2
    cell capacitance : b=6.403fF, i=0.000fF, icg=61.615fF, nicg=0.000fF, l=0.000fF, total=68.018fF
    sink capacitance : count=309, total=301.771fF, avg=0.977fF, sd=0.000fF, min=0.977fF, max=0.977fF
    wire capacitance : top=0.000fF, trunk=41.009fF, leaf=88.734fF, total=129.743fF
    wire lengths     : top=0.000um, trunk=442.350um, leaf=857.580um, total=1299.930um
    hp wire lengths  : top=0.000um, trunk=278.920um, leaf=643.075um, total=921.995um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.080ns count=5 avg=0.024ns sd=0.012ns min=0.002ns max=0.030ns {5 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
    Leaf  : target=0.080ns count=35 avg=0.027ns sd=0.002ns min=0.014ns max=0.029ns {35 <= 0.048ns, 0 <= 0.064ns, 0 <= 0.072ns, 0 <= 0.076ns, 0 <= 0.080ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUF_X2: 4 CLKBUF_X1: 1 
     ICGs: CLKGATETST_X1: 34 
  Primary reporting skew groups PRO final:
    skew_group default.MY_CLK: unconstrained
  Skew group summary PRO final:
    skew_group MY_CLK: insertion delay [min=0.097, max=0.110, avg=0.106, sd=0.002], skew [0.012 vs 0.500], 100% {0.097, 0.110} (wid=0.004 ws=0.003) (gid=0.107 gs=0.012)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  3058 (unrouted=151, trialRouted=0, noStatus=0, routed=2907, fixed=0, [crossesIlmBoundary=0, tooFewTerms=151, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.6 real=0:00:03.1)
**INFO: Start fixing DRV (Mem = 1373.00M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 40 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:38.6/0:23:12.3 (0.2), mem = 1373.0M
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.44|     0.00|       0|       0|       0|  60.05|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.44|     0.00|       0|       0|       0|  60.05| 0:00:00.0|  1565.9M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| metal3 (z=3)  |         40 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1565.9M) ***

*** DrvOpt [finish] : cpu/real = 0:00:05.0/0:00:05.9 (0.8), totSession cpu/real = 0:05:43.6/0:23:18.2 (0.2), mem = 1546.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:22, real = 0:00:29, mem = 1197.4M, totSessionCpu=0:05:44 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1467.81M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.10min mem=1467.8M)                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:29, mem = 1197.4M, totSessionCpu=0:05:44 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:22, real = 0:00:29, mem = 1197.5M, totSessionCpu=0:05:44 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1458.28M, totSessionCpu=0:05:44).
**optDesign ... cpu = 0:00:23, real = 0:00:29, mem = 1197.5M, totSessionCpu=0:05:44 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : 1.441 ns

Start Layer Assignment ...
WNS(1.441ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 3098.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 1.441 ns

Start Layer Assignment ...
WNS(1.441ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Select 0 cadidates out of 3098.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:30, mem = 1119.9M, totSessionCpu=0:05:45 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:05:45 mem=1392.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1392.2MB
Summary Report:
Instances move: 0 (out of 2342 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1392.2MB
*** Finished refinePlace (0:05:45 mem=1392.2M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#Start globalDetailRoute on Sat Nov  8 23:18:09 2025
#
#num needed restored net=0
#need_extraction net=0 (total=3098)
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sat Nov  8 23:18:10 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 3049 nets.
#Voltage range [1.100 - 1.100] has 14 nets.
#Voltage range [0.000 - 0.000] has 35 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Monitoring time of adding inner blkg by smac
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.31 (MB), peak = 1260.30 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1111.31 (MB), peak = 1260.30 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sat Nov  8 23:18:10 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.82 (MB)
#Total memory = 1111.31 (MB)
#Peak memory = 1260.30 (MB)
#
#
#Start global routing on Sat Nov  8 23:18:10 2025
#
#
#Start global routing initialization on Sat Nov  8 23:18:10 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.89 (MB)
#Total memory = 1111.31 (MB)
#Peak memory = 1260.30 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1113.46 (MB), peak = 1260.30 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 25423 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 1031 um.
#Total wire length on LAYER metal2 = 11104 um.
#Total wire length on LAYER metal3 = 11085 um.
#Total wire length on LAYER metal4 = 1779 um.
#Total wire length on LAYER metal5 = 396 um.
#Total wire length on LAYER metal6 = 11 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15699
#Up-Via Summary (total 15699):
#           
#-----------------------
# metal1           9130
# metal2           5884
# metal3            647
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 15699 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.03 (MB)
#Total memory = 1111.34 (MB)
#Peak memory = 1260.30 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov  8 23:18:11 2025
#
#
#Start Post Route Wire Spread.
#Done with 163 horizontal wires in 3 hboxes and 60 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 25468 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 1032 um.
#Total wire length on LAYER metal2 = 11121 um.
#Total wire length on LAYER metal3 = 11110 um.
#Total wire length on LAYER metal4 = 1782 um.
#Total wire length on LAYER metal5 = 396 um.
#Total wire length on LAYER metal6 = 11 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15699
#Up-Via Summary (total 15699):
#           
#-----------------------
# metal1           9130
# metal2           5884
# metal3            647
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 15699 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1113.43 (MB), peak = 1260.30 (MB)
#CELL_VIEW filter_core_pipe_10Tadd,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 40
#Total wire length = 25468 um.
#Total half perimeter of net bounding box = 25943 um.
#Total wire length on LAYER metal1 = 1032 um.
#Total wire length on LAYER metal2 = 11121 um.
#Total wire length on LAYER metal3 = 11110 um.
#Total wire length on LAYER metal4 = 1782 um.
#Total wire length on LAYER metal5 = 396 um.
#Total wire length on LAYER metal6 = 11 um.
#Total wire length on LAYER metal7 = 17 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 15699
#Up-Via Summary (total 15699):
#           
#-----------------------
# metal1           9130
# metal2           5884
# metal3            647
# metal4             31
# metal5              4
# metal6              3
#-----------------------
#                 15699 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.00 (MB)
#Total memory = 1111.31 (MB)
#Peak memory = 1260.30 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -9.75 (MB)
#Total memory = 1110.80 (MB)
#Peak memory = 1260.30 (MB)
#Number of warnings = 1
#Total number of warnings = 8
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sat Nov  8 23:18:12 2025
#
**optDesign ... cpu = 0:00:25, real = 0:00:33, mem = 1110.9M, totSessionCpu=0:05:47 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2381 and nets=3098 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/filter_core_pipe_10Tadd_12301_lzPcXM.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1393.2M)
Extracted 10.0064% (CPU Time= 0:00:00.4  MEM= 1468.5M)
Extracted 20.0086% (CPU Time= 0:00:00.5  MEM= 1468.5M)
Extracted 30.0064% (CPU Time= 0:00:00.5  MEM= 1468.5M)
Extracted 40.0086% (CPU Time= 0:00:00.6  MEM= 1468.5M)
Extracted 50.0064% (CPU Time= 0:00:00.6  MEM= 1468.5M)
Extracted 60.0086% (CPU Time= 0:00:00.7  MEM= 1468.5M)
Extracted 70.0064% (CPU Time= 0:00:00.7  MEM= 1468.5M)
Extracted 80.0086% (CPU Time= 0:00:00.8  MEM= 1468.5M)
Extracted 90.0064% (CPU Time= 0:00:00.9  MEM= 1468.5M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 1468.5M)
Number of Extracted Resistors     : 39054
Number of Extracted Ground Cap.   : 41960
Number of Extracted Coupling Cap. : 91790
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1437.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:05.0  MEM: 1437.223M)
**optDesign ... cpu = 0:00:28, real = 0:00:38, mem = 1071.6M, totSessionCpu=0:05:50 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1371.02)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1398.31 CPU=0:00:03.8 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1398.31 CPU=0:00:04.4 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1398.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1398.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1362.43)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1403.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1403.57 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:08.0 totSessionCpu=0:05:56 mem=1403.6M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:46, mem = 1118.4M, totSessionCpu=0:05:56 **
Executing marking Critical Nets1
Footprint XOR2_X1 has at least 2 pins...
Footprint XNOR2_X1 has at least 3 pins...
Footprint TLAT_X1 has at least 4 pins...
Footprint SDFF_X1 has at least 5 pins...
*** Number of Vt Cells Partition = 1
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:34, real = 0:00:46, mem = 1118.4M, totSessionCpu=0:05:56 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=1378.84M, totSessionCpu=0:05:56).
**optDesign ... cpu = 0:00:35, real = 0:00:46, mem = 1118.5M, totSessionCpu=0:05:56 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:35, real = 0:00:47, mem = 1118.5M, totSessionCpu=0:05:56 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:36, real = 0:00:54, mem = 1118.6M, totSessionCpu=0:05:57 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1114.1M, totSessionCpu=0:05:58 **
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           10.1
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -maxSkew                                      false
setUsefulSkewMode -noBoundary                                   false
setUsefulSkewMode -useCells                                     {BUF_X1 BUF_X2 BUF_X4 BUF_X8 BUF_X16 BUF_X32 CLKBUF_X1 CLKBUF_X2 CLKBUF_X3 INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32}
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -eng_copyNetPropToNewNet                        true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setOptMode -activeSetupViews                                    { MyAnView }
setOptMode -autoSetupViews                                      { MyAnView}
setOptMode -autoTDGRSetupViews                                  { MyAnView}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0
setOptMode -fixCap                                              true
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       false
setOptMode -fixTran                                             true
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setSIMode -si_reselection                                       slack
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          auto
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -usefulSkew                                     true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 1 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1120.7M, totSessionCpu=0:05:58 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1395.6M, init mem=1395.6M)
*info: Placed = 2381           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:60.05%(5687/9471)
Placement Density (including fixed std cells):60.05%(5687/9471)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1395.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
** INFO : this run is activating 'postRoute' automaton
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'filter_core_pipe_10Tadd' of instances=2381 and nets=3098 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/filter_core_pipe_10Tadd_12301_lzPcXM.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1386.6M)
Extracted 10.0064% (CPU Time= 0:00:00.5  MEM= 1461.9M)
Extracted 20.0086% (CPU Time= 0:00:00.6  MEM= 1461.9M)
Extracted 30.0064% (CPU Time= 0:00:00.6  MEM= 1461.9M)
Extracted 40.0086% (CPU Time= 0:00:00.6  MEM= 1461.9M)
Extracted 50.0064% (CPU Time= 0:00:00.7  MEM= 1461.9M)
Extracted 60.0086% (CPU Time= 0:00:00.7  MEM= 1461.9M)
Extracted 70.0064% (CPU Time= 0:00:00.8  MEM= 1461.9M)
Extracted 80.0086% (CPU Time= 0:00:00.9  MEM= 1461.9M)
Extracted 90.0064% (CPU Time= 0:00:01.0  MEM= 1461.9M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 1461.9M)
Number of Extracted Resistors     : 39054
Number of Extracted Ground Cap.   : 41960
Number of Extracted Coupling Cap. : 91790
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1429.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.2  Real Time: 0:00:05.0  MEM: 1429.855M)
GigaOpt Hold Optimizer is used
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:06:03 mem=1412.1M ***
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1410.12)
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1427.88 CPU=0:00:03.0 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1427.88 CPU=0:00:03.2 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1427.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1427.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1367)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1408.14 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1408.14 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:06:08 mem=1408.1M)

Active hold views:
 MyAnView
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:06:08 mem=1423.4M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.5 real=0:00:07.0 totSessionCpu=0:06:08 mem=1423.4M ***
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1403.68)
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1400.03 CPU=0:00:03.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1400.03 CPU=0:00:03.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1400.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1400.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1368.14)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1409.29 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1409.29 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:06.0 totSessionCpu=0:06:13 mem=1409.3M)
Done building cte setup timing graph (fixHold) cpu=0:00:10.5 real=0:00:13.0 totSessionCpu=0:06:13 mem=1409.3M ***
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
*Info: worst delay setup view: MyAnView

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.122  |  0.122  |  0.200  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   221   |   200   |   21    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:17, real = 0:00:22, mem = 1132.4M, totSessionCpu=0:06:15 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:14.7/0:24:05.7 (0.3), mem = 1400.6M
*info: Run optDesign holdfix with 1 thread.
Info: 40 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt [finish] : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:06:15.1/0:24:06.1 (0.3), mem = 1561.5M
Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:18, real = 0:00:23, mem = 1210.5M, totSessionCpu=0:06:15 **
Running 'saveTimingGraph -compress -file /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_aG29sb/timingGraph.tgz -dir /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_aG29sb -prefix timingGraph'
Done saveTimingGraph
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1487.3)
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1486.72 CPU=0:00:03.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1486.72 CPU=0:00:03.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1486.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1486.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1445.84)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1486.99 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1486.99 CPU=0:00:00.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:04.5 real=0:00:05.0 totSessionCpu=0:06:21 mem=1487.0M)
Running 'restoreTimingGraph -file /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_aG29sb/timingGraph.tgz -dir /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/opt_timing_graph_aG29sb -prefix timingGraph'
Done restoreTimingGraph

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 
Hold views included:
 MyAnView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.122  |  0.122  |  0.200  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   221   |   200   |   21    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:40, mem = 1275.5M, totSessionCpu=0:06:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILLCELL_X8 FILLCELL_X4 FILLCELL_X32 FILLCELL_X2 FILLCELL_X16 FILLCELL_X1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 172 filler insts (cell FILLCELL_X32 / prefix FILLER).
*INFO:   Added 136 filler insts (cell FILLCELL_X16 / prefix FILLER).
*INFO:   Added 187 filler insts (cell FILLCELL_X8 / prefix FILLER).
*INFO:   Added 514 filler insts (cell FILLCELL_X4 / prefix FILLER).
*INFO:   Added 2992 filler insts (cell FILLCELL_X1 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FILLCELL_X2 / prefix FILLER).
*INFO: Total 4001 filler insts added - prefix FILLER (CPU: 0:00:01.1).
For 4001 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign design/filter_core_pipe_10Tadd_half_fmax_ckg
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/08 23:22:25, mem=1196.9M)
% Begin Save ccopt configuration ... (date=11/08 23:22:25, mem=1200.0M)
% End Save ccopt configuration ... (date=11/08 23:22:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1201.0M, current mem=1201.0M)
% Begin Save netlist data ... (date=11/08 23:22:25, mem=1201.0M)
Writing Binary DB to design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/08 23:22:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=1201.0M, current mem=1201.0M)
Saving symbol-table file ...
Saving congestion map file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.route.congmap.gz ...
% Begin Save AAE data ... (date=11/08 23:22:26, mem=1201.5M)
Saving AAE Data ...
% End Save AAE data ... (date=11/08 23:22:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1201.5M, current mem=1201.5M)
Saving preference file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/08 23:22:27, mem=1202.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/08 23:22:28, total cpu=0:00:00.1, real=0:00:01.0, peak res=1202.2M, current mem=1202.2M)
Saving PG file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Sat Nov  8 23:22:28 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1472.1M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/08 23:22:29, mem=1202.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/08 23:22:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=1202.4M, current mem=1202.4M)
% Begin Save routing data ... (date=11/08 23:22:29, mem=1202.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1472.1M) ***
% End Save routing data ... (date=11/08 23:22:30, total cpu=0:00:00.1, real=0:00:01.0, peak res=1202.5M, current mem=1202.5M)
Saving property file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1475.1M) ***
#Saving pin access data to file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.apa ...
#
% Begin Save power constraints data ... (date=11/08 23:22:31, mem=1203.0M)
% End Save power constraints data ... (date=11/08 23:22:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1203.1M, current mem=1203.1M)
my_rc
Generated self-contained design filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp
#% End save design ... (date=11/08 23:22:46, total cpu=0:00:12.9, real=0:00:21.0, peak res=1209.8M, current mem=1209.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign design/filter_core_pipe_10Tadd_half_fmax_ckg
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/08 23:22:47, mem=1209.8M)
% Begin Save ccopt configuration ... (date=11/08 23:22:47, mem=1209.8M)
% End Save ccopt configuration ... (date=11/08 23:22:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1209.9M, current mem=1209.9M)
% Begin Save netlist data ... (date=11/08 23:22:47, mem=1209.9M)
Writing Binary DB to design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/08 23:22:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1209.9M, current mem=1209.9M)
Saving symbol-table file ...
Saving congestion map file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.route.congmap.gz ...
% Begin Save AAE data ... (date=11/08 23:22:48, mem=1209.9M)
Saving AAE Data ...
% End Save AAE data ... (date=11/08 23:22:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1209.9M, current mem=1209.9M)
Saving preference file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/08 23:22:49, mem=1210.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/08 23:22:50, total cpu=0:00:00.1, real=0:00:01.0, peak res=1210.0M, current mem=1210.0M)
Saving PG file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.pg.gz, version#2, (Created by Innovus v20.11-s130_1 on Sat Nov  8 23:22:50 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1512.0M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/08 23:22:51, mem=1210.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/08 23:22:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=1210.0M, current mem=1210.0M)
% Begin Save routing data ... (date=11/08 23:22:51, mem=1210.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1512.0M) ***
% End Save routing data ... (date=11/08 23:22:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=1210.0M, current mem=1210.0M)
Saving property file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1515.0M) ***
#Saving pin access data to file design/filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp/filter_core_pipe_10Tadd.apa ...
#
% Begin Save power constraints data ... (date=11/08 23:22:53, mem=1210.0M)
% End Save power constraints data ... (date=11/08 23:22:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=1210.0M, current mem=1210.0M)
my_rc
Generated self-contained design filter_core_pipe_10Tadd_half_fmax_ckg.dat.tmp
#% End save design ... (date=11/08 23:23:09, total cpu=0:00:13.1, real=0:00:22.0, peak res=1210.4M, current mem=1210.4M)
*** Message Summary: 0 warning(s), 0 error(s)

my_rc
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'filter_core_pipe_10Tadd' of instances=6382 and nets=3098 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/filter_core_pipe_10Tadd_12301_cnluuJ.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1521.4M)
Extracted 10.0064% (CPU Time= 0:00:00.5  MEM= 1596.7M)
Extracted 20.0086% (CPU Time= 0:00:00.5  MEM= 1596.7M)
Extracted 30.0064% (CPU Time= 0:00:00.5  MEM= 1596.7M)
Extracted 40.0086% (CPU Time= 0:00:00.6  MEM= 1596.7M)
Extracted 50.0064% (CPU Time= 0:00:00.6  MEM= 1596.7M)
Extracted 60.0086% (CPU Time= 0:00:00.7  MEM= 1596.7M)
Extracted 70.0064% (CPU Time= 0:00:00.7  MEM= 1596.7M)
Extracted 80.0086% (CPU Time= 0:00:00.8  MEM= 1596.7M)
Extracted 90.0064% (CPU Time= 0:00:00.9  MEM= 1596.7M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 1596.7M)
Number of Extracted Resistors     : 39054
Number of Extracted Ground Cap.   : 41960
Number of Extracted Coupling Cap. : 91790
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1564.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.0  Real Time: 0:00:05.0  MEM: 1564.652M)
<CMD> reset_parasitics
Performing RC Extraction ...
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'filter_core_pipe_10Tadd' of instances=6382 and nets=3098 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/filter_core_pipe_10Tadd_12301_kbhfv2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1546.9M)
Extracted 10.0064% (CPU Time= 0:00:00.4  MEM= 1570.9M)
Extracted 20.0086% (CPU Time= 0:00:00.5  MEM= 1570.9M)
Extracted 30.0064% (CPU Time= 0:00:00.5  MEM= 1570.9M)
Extracted 40.0086% (CPU Time= 0:00:00.5  MEM= 1570.9M)
Extracted 50.0064% (CPU Time= 0:00:00.6  MEM= 1570.9M)
Extracted 60.0086% (CPU Time= 0:00:00.6  MEM= 1570.9M)
Extracted 70.0064% (CPU Time= 0:00:00.7  MEM= 1570.9M)
Extracted 80.0086% (CPU Time= 0:00:00.8  MEM= 1570.9M)
Extracted 90.0064% (CPU Time= 0:00:00.8  MEM= 1570.9M)
Extracted 100% (CPU Time= 0:00:01.0  MEM= 1570.9M)
Number of Extracted Resistors     : 39054
Number of Extracted Ground Cap.   : 41960
Number of Extracted Coupling Cap. : 91790
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1537.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.7  Real Time: 0:00:04.0  MEM: 1537.926M)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix filter_core_pipe_10Tadd_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'filter_core_pipe_10Tadd' of instances=6382 and nets=3098 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/filter_core_pipe_10Tadd_12301_kbhfv2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1495.9M)
Extracted 10.0064% (CPU Time= 0:00:00.6  MEM= 1555.2M)
Extracted 20.0086% (CPU Time= 0:00:00.6  MEM= 1555.2M)
Extracted 30.0064% (CPU Time= 0:00:00.7  MEM= 1555.2M)
Extracted 40.0086% (CPU Time= 0:00:00.7  MEM= 1555.2M)
Extracted 50.0064% (CPU Time= 0:00:00.7  MEM= 1555.2M)
Extracted 60.0086% (CPU Time= 0:00:00.8  MEM= 1555.2M)
Extracted 70.0064% (CPU Time= 0:00:00.8  MEM= 1555.2M)
Extracted 80.0086% (CPU Time= 0:00:00.9  MEM= 1555.2M)
Extracted 90.0064% (CPU Time= 0:00:01.0  MEM= 1555.2M)
Extracted 100% (CPU Time= 0:00:01.2  MEM= 1555.2M)
Number of Extracted Resistors     : 39054
Number of Extracted Ground Cap.   : 41960
Number of Extracted Coupling Cap. : 91790
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1539.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.9  Real Time: 0:00:06.0  MEM: 1539.168M)
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1537.17)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1554.92 CPU=0:00:03.1 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1554.92 CPU=0:00:03.8 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1554.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1554.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1435.04)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1476.18 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1476.18 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=0:07:23 mem=1476.2M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  1.441  |  1.441  |  2.715  |  2.309  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   649   |   200   |   21    |   428   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.049%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 9.78 sec
Total Real time: 20.0 sec
Total Memory Usage: 1467.199219 Mbytes
Reset AAE Options
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix filter_core_pipe_10Tadd_postRoute -outDir timingReports
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'filter_core_pipe_10Tadd' of instances=6382 and nets=3098 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design filter_core_pipe_10Tadd.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: my_rc
extractDetailRC Option : -outfile /tmp/innovus_temp_12301_isaserver_isa31_2025_2026_MXnyQj/filter_core_pipe_10Tadd_12301_kbhfv2.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1465.5M)
Extracted 10.0064% (CPU Time= 0:00:00.5  MEM= 1540.8M)
Extracted 20.0086% (CPU Time= 0:00:00.5  MEM= 1540.8M)
Extracted 30.0064% (CPU Time= 0:00:00.6  MEM= 1540.8M)
Extracted 40.0086% (CPU Time= 0:00:00.6  MEM= 1540.8M)
Extracted 50.0064% (CPU Time= 0:00:00.6  MEM= 1540.8M)
Extracted 60.0086% (CPU Time= 0:00:00.7  MEM= 1540.8M)
Extracted 70.0064% (CPU Time= 0:00:00.7  MEM= 1540.8M)
Extracted 80.0086% (CPU Time= 0:00:00.8  MEM= 1540.8M)
Extracted 90.0064% (CPU Time= 0:00:00.9  MEM= 1540.8M)
Extracted 100% (CPU Time= 0:00:01.1  MEM= 1540.8M)
Number of Extracted Resistors     : 39054
Number of Extracted Ground Cap.   : 41960
Number of Extracted Coupling Cap. : 91790
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: my_rc
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1508.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:02.8  Real Time: 0:00:05.0  MEM: 1508.746M)
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1446.54)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1473.84 CPU=0:00:03.5 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1473.84 CPU=0:00:04.1 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1473.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 1473.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1436.95)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1478.1 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1478.1 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.0 real=0:00:06.0 totSessionCpu=0:07:33 mem=1478.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold views included:
 MyAnView 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.122  |  0.122  |  0.200  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   221   |   200   |   21    |    0    |
+--------------------+---------+---------+---------+---------+

Density: 60.049%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 8.79 sec
Total Real time: 12.0 sec
Total Memory Usage: 1411.371094 Mbytes
Reset AAE Options
<CMD> reportGateCount -level 5 -limit 100 -outfile reports/fillter_core_pipe_10Tadd_half_fmax_ckg_GateCount
Gate area 0.7980 um^2
[0] filter_core_pipe_10Tadd Gates=7126 Cells=2381 Area=5687.1 um^2
<CMD> saveNetlist innovus_out/filter_core_pipe_10Tadd_half_fmax_ckg_innovus.v
Writing Netlist "innovus_out/filter_core_pipe_10Tadd_half_fmax_ckg_innovus.v" ...
<CMD> all_hold_analysis_views 
<CMD> all_setup_analysis_views 
<CMD> write_sdf  -ideal_clock_network innovus_out/filter_core_pipe_10Tadd_half_fmax_ckg_innovus.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1427.67)
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1475.57 CPU=0:00:03.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=1475.57 CPU=0:00:03.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1475.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1475.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1431.57)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1472.72 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1472.72 CPU=0:00:00.2 REAL=0:00:00.0)
<CMD> write_sdf -ideal_clock_network -recompute_delay_calc innovus_out/filter_core_pipe_10Tadd_half_fmax_ckg_innovus.sdf 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: filter_core_pipe_10Tadd
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1464.51)
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1472.72 CPU=0:00:04.7 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=1472.72 CPU=0:00:04.9 REAL=0:00:06.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1472.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1472.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1430.72)
Glitch Analysis: View MyAnView -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View MyAnView -- Total Number of Nets Analyzed = 3300. 
Total number of fetched objects 3300
AAE_INFO-618: Total number of nets in the design is 3098,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1472.88 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1472.88 CPU=0:00:00.2 REAL=0:00:00.0)

*** Memory Usage v#2 (Current mem = 1418.668M, initial mem = 272.285M) ***
*** Message Summary: 80 warning(s), 0 error(s)

--- Ending "Innovus" (totcpu=0:08:04, real=0:36:48, mem=1418.7M) ---
