#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jun 17 21:38:16 2024
# Process ID: 13736
# Current directory: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip
# Command line: vivado.exe -notrace -mode batch -source run_ippack.tcl
# Log file: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/vivado.log
# Journal file: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip\vivado.jou
# Running On        :Tey
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor            
# CPU Frequency     :4200 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :68621 MB
# Swap memory       :62277 MB
# Total Virtual     :130898 MB
# Available Virtual :79245 MB
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/sol_data.json outdir=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip srcdir=F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/misc
INFO: Copied 55 verilog file(s) to F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/hdl/verilog
INFO: Copied 38 vhdl file(s) to F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 634.527 ; gain = 192.535
INFO: Import ports from HDL: F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/hdl/vhdl/design_1_v_tpg_0_0_v_tpg.vhd (design_1_v_tpg_0_0_v_tpg)
INFO: Add axi4lite interface s_axi_CTRL
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip'.
INFO: Add axi4stream interface s_axis_video
INFO: Add data interface fid_in
INFO: Add axi4stream interface m_axis_video
INFO: Add data interface fid
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/component.xml
INFO: Created IP archive F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/impl/ip/xilinx_com_ip_v_tpg_8_2.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jun 17 21:38:29 2024...
