$date
	Sat Sep 23 17:33:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_counter_0to7_non_recycled $end
$var wire 3 ! out [2:0] $end
$var reg 1 " clk $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 3 # out [2:0] $end
$var reg 3 $ count [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
0"
b0 !
$end
#5
b1 !
b1 #
b1 $
1"
#10
0"
#15
b10 !
b10 #
b10 $
1"
#20
0"
#25
b11 !
b11 #
b11 $
1"
#30
0"
#35
b100 !
b100 #
b100 $
1"
#40
0"
#45
b101 !
b101 #
b101 $
1"
#50
0"
#55
b110 !
b110 #
b110 $
1"
#60
0"
#65
b111 !
b111 #
b111 $
1"
#70
0"
#75
b0 !
b0 #
b0 $
1"
#80
0"
#85
b1 !
b1 #
b1 $
1"
#90
0"
#95
b10 !
b10 #
b10 $
1"
#100
0"
#105
b11 !
b11 #
b11 $
1"
#110
0"
#115
b100 !
b100 #
b100 $
1"
#120
0"
#125
b101 !
b101 #
b101 $
1"
#130
0"
#135
b110 !
b110 #
b110 $
1"
#140
0"
#145
b111 !
b111 #
b111 $
1"
#150
0"
#155
b0 !
b0 #
b0 $
1"
#160
0"
#165
b1 !
b1 #
b1 $
1"
#170
0"
#175
b10 !
b10 #
b10 $
1"
#180
0"
#185
b11 !
b11 #
b11 $
1"
#190
0"
#195
b100 !
b100 #
b100 $
1"
#200
0"
