/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* DC */
#define DC__0__INTTYPE CYREG_PICU2_INTTYPE5
#define DC__0__MASK 0x20u
#define DC__0__PC CYREG_PRT2_PC5
#define DC__0__PORT 2u
#define DC__0__SHIFT 5u
#define DC__AG CYREG_PRT2_AG
#define DC__AMUX CYREG_PRT2_AMUX
#define DC__BIE CYREG_PRT2_BIE
#define DC__BIT_MASK CYREG_PRT2_BIT_MASK
#define DC__BYP CYREG_PRT2_BYP
#define DC__CTL CYREG_PRT2_CTL
#define DC__DM0 CYREG_PRT2_DM0
#define DC__DM1 CYREG_PRT2_DM1
#define DC__DM2 CYREG_PRT2_DM2
#define DC__DR CYREG_PRT2_DR
#define DC__INP_DIS CYREG_PRT2_INP_DIS
#define DC__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define DC__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define DC__LCD_EN CYREG_PRT2_LCD_EN
#define DC__MASK 0x20u
#define DC__PORT 2u
#define DC__PRT CYREG_PRT2_PRT
#define DC__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define DC__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define DC__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define DC__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define DC__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define DC__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define DC__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define DC__PS CYREG_PRT2_PS
#define DC__SHIFT 5u
#define DC__SLW CYREG_PRT2_SLW

/* Fs */
#define Fs__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Fs__0__MASK 0x40u
#define Fs__0__PC CYREG_PRT1_PC6
#define Fs__0__PORT 1u
#define Fs__0__SHIFT 6u
#define Fs__AG CYREG_PRT1_AG
#define Fs__AMUX CYREG_PRT1_AMUX
#define Fs__BIE CYREG_PRT1_BIE
#define Fs__BIT_MASK CYREG_PRT1_BIT_MASK
#define Fs__BYP CYREG_PRT1_BYP
#define Fs__CTL CYREG_PRT1_CTL
#define Fs__DM0 CYREG_PRT1_DM0
#define Fs__DM1 CYREG_PRT1_DM1
#define Fs__DM2 CYREG_PRT1_DM2
#define Fs__DR CYREG_PRT1_DR
#define Fs__INP_DIS CYREG_PRT1_INP_DIS
#define Fs__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Fs__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Fs__LCD_EN CYREG_PRT1_LCD_EN
#define Fs__MASK 0x40u
#define Fs__PORT 1u
#define Fs__PRT CYREG_PRT1_PRT
#define Fs__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Fs__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Fs__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Fs__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Fs__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Fs__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Fs__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Fs__PS CYREG_PRT1_PS
#define Fs__SHIFT 6u
#define Fs__SLW CYREG_PRT1_SLW

/* SS */
#define SS__0__INTTYPE CYREG_PICU2_INTTYPE7
#define SS__0__MASK 0x80u
#define SS__0__PC CYREG_PRT2_PC7
#define SS__0__PORT 2u
#define SS__0__SHIFT 7u
#define SS__AG CYREG_PRT2_AG
#define SS__AMUX CYREG_PRT2_AMUX
#define SS__BIE CYREG_PRT2_BIE
#define SS__BIT_MASK CYREG_PRT2_BIT_MASK
#define SS__BYP CYREG_PRT2_BYP
#define SS__CTL CYREG_PRT2_CTL
#define SS__DM0 CYREG_PRT2_DM0
#define SS__DM1 CYREG_PRT2_DM1
#define SS__DM2 CYREG_PRT2_DM2
#define SS__DR CYREG_PRT2_DR
#define SS__INP_DIS CYREG_PRT2_INP_DIS
#define SS__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SS__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT2_LCD_EN
#define SS__MASK 0x80u
#define SS__PORT 2u
#define SS__PRT CYREG_PRT2_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SS__PS CYREG_PRT2_PS
#define SS__SHIFT 7u
#define SS__SLW CYREG_PRT2_SLW

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE2
#define LED__0__MASK 0x04u
#define LED__0__PC CYREG_PRT2_PC2
#define LED__0__PORT 2u
#define LED__0__SHIFT 2u
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x04u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 2u
#define LED__SLW CYREG_PRT2_SLW

/* MISO */
#define MISO__0__INTTYPE CYREG_PICU2_INTTYPE1
#define MISO__0__MASK 0x02u
#define MISO__0__PC CYREG_PRT2_PC1
#define MISO__0__PORT 2u
#define MISO__0__SHIFT 1u
#define MISO__AG CYREG_PRT2_AG
#define MISO__AMUX CYREG_PRT2_AMUX
#define MISO__BIE CYREG_PRT2_BIE
#define MISO__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO__BYP CYREG_PRT2_BYP
#define MISO__CTL CYREG_PRT2_CTL
#define MISO__DM0 CYREG_PRT2_DM0
#define MISO__DM1 CYREG_PRT2_DM1
#define MISO__DM2 CYREG_PRT2_DM2
#define MISO__DR CYREG_PRT2_DR
#define MISO__INP_DIS CYREG_PRT2_INP_DIS
#define MISO__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT2_LCD_EN
#define MISO__MASK 0x02u
#define MISO__PORT 2u
#define MISO__PRT CYREG_PRT2_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO__PS CYREG_PRT2_PS
#define MISO__SHIFT 1u
#define MISO__SLW CYREG_PRT2_SLW

/* MOSI */
#define MOSI__0__INTTYPE CYREG_PICU2_INTTYPE4
#define MOSI__0__MASK 0x10u
#define MOSI__0__PC CYREG_PRT2_PC4
#define MOSI__0__PORT 2u
#define MOSI__0__SHIFT 4u
#define MOSI__AG CYREG_PRT2_AG
#define MOSI__AMUX CYREG_PRT2_AMUX
#define MOSI__BIE CYREG_PRT2_BIE
#define MOSI__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI__BYP CYREG_PRT2_BYP
#define MOSI__CTL CYREG_PRT2_CTL
#define MOSI__DM0 CYREG_PRT2_DM0
#define MOSI__DM1 CYREG_PRT2_DM1
#define MOSI__DM2 CYREG_PRT2_DM2
#define MOSI__DR CYREG_PRT2_DR
#define MOSI__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI__MASK 0x10u
#define MOSI__PORT 2u
#define MOSI__PRT CYREG_PRT2_PRT
#define MOSI__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI__PS CYREG_PRT2_PS
#define MOSI__SHIFT 4u
#define MOSI__SLW CYREG_PRT2_SLW

/* SCLK */
#define SCLK__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SCLK__0__MASK 0x08u
#define SCLK__0__PC CYREG_PRT2_PC3
#define SCLK__0__PORT 2u
#define SCLK__0__SHIFT 3u
#define SCLK__AG CYREG_PRT2_AG
#define SCLK__AMUX CYREG_PRT2_AMUX
#define SCLK__BIE CYREG_PRT2_BIE
#define SCLK__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK__BYP CYREG_PRT2_BYP
#define SCLK__CTL CYREG_PRT2_CTL
#define SCLK__DM0 CYREG_PRT2_DM0
#define SCLK__DM1 CYREG_PRT2_DM1
#define SCLK__DM2 CYREG_PRT2_DM2
#define SCLK__DR CYREG_PRT2_DR
#define SCLK__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK__MASK 0x08u
#define SCLK__PORT 2u
#define SCLK__PRT CYREG_PRT2_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK__PS CYREG_PRT2_PS
#define SCLK__SHIFT 3u
#define SCLK__SLW CYREG_PRT2_SLW

/* RESET */
#define RESET__0__INTTYPE CYREG_PICU2_INTTYPE6
#define RESET__0__MASK 0x40u
#define RESET__0__PC CYREG_PRT2_PC6
#define RESET__0__PORT 2u
#define RESET__0__SHIFT 6u
#define RESET__AG CYREG_PRT2_AG
#define RESET__AMUX CYREG_PRT2_AMUX
#define RESET__BIE CYREG_PRT2_BIE
#define RESET__BIT_MASK CYREG_PRT2_BIT_MASK
#define RESET__BYP CYREG_PRT2_BYP
#define RESET__CTL CYREG_PRT2_CTL
#define RESET__DM0 CYREG_PRT2_DM0
#define RESET__DM1 CYREG_PRT2_DM1
#define RESET__DM2 CYREG_PRT2_DM2
#define RESET__DR CYREG_PRT2_DR
#define RESET__INP_DIS CYREG_PRT2_INP_DIS
#define RESET__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define RESET__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define RESET__LCD_EN CYREG_PRT2_LCD_EN
#define RESET__MASK 0x40u
#define RESET__PORT 2u
#define RESET__PRT CYREG_PRT2_PRT
#define RESET__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define RESET__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define RESET__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define RESET__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define RESET__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define RESET__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define RESET__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define RESET__PS CYREG_PRT2_PS
#define RESET__SHIFT 6u
#define RESET__SLW CYREG_PRT2_SLW

/* Inputs */
#define Inputs__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Inputs__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Inputs__INTC_MASK 0x20000u
#define Inputs__INTC_NUMBER 17u
#define Inputs__INTC_PRIOR_NUM 2u
#define Inputs__INTC_PRIOR_REG CYREG_NVIC_PRI_17
#define Inputs__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Inputs__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SPIM_1 */
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define SPIM_1_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define SPIM_1_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define SPIM_1_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define SPIM_1_BSPIM_RxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_RxStsReg__4__POS 4
#define SPIM_1_BSPIM_RxStsReg__5__MASK 0x20u
#define SPIM_1_BSPIM_RxStsReg__5__POS 5
#define SPIM_1_BSPIM_RxStsReg__6__MASK 0x40u
#define SPIM_1_BSPIM_RxStsReg__6__POS 6
#define SPIM_1_BSPIM_RxStsReg__MASK 0x70u
#define SPIM_1_BSPIM_RxStsReg__MASK_REG CYREG_B0_UDB12_MSK
#define SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define SPIM_1_BSPIM_RxStsReg__STATUS_REG CYREG_B0_UDB12_ST
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__A0_REG CYREG_B0_UDB09_A0
#define SPIM_1_BSPIM_sR8_Dp_u0__A1_REG CYREG_B0_UDB09_A1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__D0_REG CYREG_B0_UDB09_D0
#define SPIM_1_BSPIM_sR8_Dp_u0__D1_REG CYREG_B0_UDB09_D1
#define SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define SPIM_1_BSPIM_sR8_Dp_u0__F0_REG CYREG_B0_UDB09_F0
#define SPIM_1_BSPIM_sR8_Dp_u0__F1_REG CYREG_B0_UDB09_F1
#define SPIM_1_BSPIM_TxStsReg__0__MASK 0x01u
#define SPIM_1_BSPIM_TxStsReg__0__POS 0
#define SPIM_1_BSPIM_TxStsReg__1__MASK 0x02u
#define SPIM_1_BSPIM_TxStsReg__1__POS 1
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define SPIM_1_BSPIM_TxStsReg__2__MASK 0x04u
#define SPIM_1_BSPIM_TxStsReg__2__POS 2
#define SPIM_1_BSPIM_TxStsReg__3__MASK 0x08u
#define SPIM_1_BSPIM_TxStsReg__3__POS 3
#define SPIM_1_BSPIM_TxStsReg__4__MASK 0x10u
#define SPIM_1_BSPIM_TxStsReg__4__POS 4
#define SPIM_1_BSPIM_TxStsReg__MASK 0x1Fu
#define SPIM_1_BSPIM_TxStsReg__MASK_REG CYREG_B0_UDB10_MSK
#define SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define SPIM_1_BSPIM_TxStsReg__STATUS_REG CYREG_B0_UDB10_ST
#define SPIM_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define SPIM_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define SPIM_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define SPIM_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIM_1_IntClock__INDEX 0x01u
#define SPIM_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIM_1_IntClock__PM_ACT_MSK 0x02u
#define SPIM_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIM_1_IntClock__PM_STBY_MSK 0x02u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* NewNote */
#define NewNote__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define NewNote__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define NewNote__INTC_MASK 0x02u
#define NewNote__INTC_NUMBER 1u
#define NewNote__INTC_PRIOR_NUM 6u
#define NewNote__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define NewNote__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define NewNote__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* SaxKeys */
#define SaxKeys__0__AG CYREG_PRT4_AG
#define SaxKeys__0__AMUX CYREG_PRT4_AMUX
#define SaxKeys__0__BIE CYREG_PRT4_BIE
#define SaxKeys__0__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__0__BYP CYREG_PRT4_BYP
#define SaxKeys__0__CTL CYREG_PRT4_CTL
#define SaxKeys__0__DM0 CYREG_PRT4_DM0
#define SaxKeys__0__DM1 CYREG_PRT4_DM1
#define SaxKeys__0__DM2 CYREG_PRT4_DM2
#define SaxKeys__0__DR CYREG_PRT4_DR
#define SaxKeys__0__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__0__INTTYPE CYREG_PICU4_INTTYPE0
#define SaxKeys__0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__0__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__0__MASK 0x01u
#define SaxKeys__0__PC CYREG_PRT4_PC0
#define SaxKeys__0__PORT 4u
#define SaxKeys__0__PRT CYREG_PRT4_PRT
#define SaxKeys__0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__0__PS CYREG_PRT4_PS
#define SaxKeys__0__SHIFT 0u
#define SaxKeys__0__SLW CYREG_PRT4_SLW
#define SaxKeys__1__AG CYREG_PRT4_AG
#define SaxKeys__1__AMUX CYREG_PRT4_AMUX
#define SaxKeys__1__BIE CYREG_PRT4_BIE
#define SaxKeys__1__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__1__BYP CYREG_PRT4_BYP
#define SaxKeys__1__CTL CYREG_PRT4_CTL
#define SaxKeys__1__DM0 CYREG_PRT4_DM0
#define SaxKeys__1__DM1 CYREG_PRT4_DM1
#define SaxKeys__1__DM2 CYREG_PRT4_DM2
#define SaxKeys__1__DR CYREG_PRT4_DR
#define SaxKeys__1__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__1__INTTYPE CYREG_PICU4_INTTYPE1
#define SaxKeys__1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__1__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__1__MASK 0x02u
#define SaxKeys__1__PC CYREG_PRT4_PC1
#define SaxKeys__1__PORT 4u
#define SaxKeys__1__PRT CYREG_PRT4_PRT
#define SaxKeys__1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__1__PS CYREG_PRT4_PS
#define SaxKeys__1__SHIFT 1u
#define SaxKeys__1__SLW CYREG_PRT4_SLW
#define SaxKeys__10__AG CYREG_PRT5_AG
#define SaxKeys__10__AMUX CYREG_PRT5_AMUX
#define SaxKeys__10__BIE CYREG_PRT5_BIE
#define SaxKeys__10__BIT_MASK CYREG_PRT5_BIT_MASK
#define SaxKeys__10__BYP CYREG_PRT5_BYP
#define SaxKeys__10__CTL CYREG_PRT5_CTL
#define SaxKeys__10__DM0 CYREG_PRT5_DM0
#define SaxKeys__10__DM1 CYREG_PRT5_DM1
#define SaxKeys__10__DM2 CYREG_PRT5_DM2
#define SaxKeys__10__DR CYREG_PRT5_DR
#define SaxKeys__10__INP_DIS CYREG_PRT5_INP_DIS
#define SaxKeys__10__INTTYPE CYREG_PICU5_INTTYPE2
#define SaxKeys__10__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SaxKeys__10__LCD_EN CYREG_PRT5_LCD_EN
#define SaxKeys__10__MASK 0x04u
#define SaxKeys__10__PC CYREG_PRT5_PC2
#define SaxKeys__10__PORT 5u
#define SaxKeys__10__PRT CYREG_PRT5_PRT
#define SaxKeys__10__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SaxKeys__10__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SaxKeys__10__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SaxKeys__10__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SaxKeys__10__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SaxKeys__10__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SaxKeys__10__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SaxKeys__10__PS CYREG_PRT5_PS
#define SaxKeys__10__SHIFT 2u
#define SaxKeys__10__SLW CYREG_PRT5_SLW
#define SaxKeys__11__AG CYREG_PRT5_AG
#define SaxKeys__11__AMUX CYREG_PRT5_AMUX
#define SaxKeys__11__BIE CYREG_PRT5_BIE
#define SaxKeys__11__BIT_MASK CYREG_PRT5_BIT_MASK
#define SaxKeys__11__BYP CYREG_PRT5_BYP
#define SaxKeys__11__CTL CYREG_PRT5_CTL
#define SaxKeys__11__DM0 CYREG_PRT5_DM0
#define SaxKeys__11__DM1 CYREG_PRT5_DM1
#define SaxKeys__11__DM2 CYREG_PRT5_DM2
#define SaxKeys__11__DR CYREG_PRT5_DR
#define SaxKeys__11__INP_DIS CYREG_PRT5_INP_DIS
#define SaxKeys__11__INTTYPE CYREG_PICU5_INTTYPE3
#define SaxKeys__11__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SaxKeys__11__LCD_EN CYREG_PRT5_LCD_EN
#define SaxKeys__11__MASK 0x08u
#define SaxKeys__11__PC CYREG_PRT5_PC3
#define SaxKeys__11__PORT 5u
#define SaxKeys__11__PRT CYREG_PRT5_PRT
#define SaxKeys__11__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SaxKeys__11__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SaxKeys__11__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SaxKeys__11__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SaxKeys__11__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SaxKeys__11__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SaxKeys__11__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SaxKeys__11__PS CYREG_PRT5_PS
#define SaxKeys__11__SHIFT 3u
#define SaxKeys__11__SLW CYREG_PRT5_SLW
#define SaxKeys__12__AG CYREG_PRT5_AG
#define SaxKeys__12__AMUX CYREG_PRT5_AMUX
#define SaxKeys__12__BIE CYREG_PRT5_BIE
#define SaxKeys__12__BIT_MASK CYREG_PRT5_BIT_MASK
#define SaxKeys__12__BYP CYREG_PRT5_BYP
#define SaxKeys__12__CTL CYREG_PRT5_CTL
#define SaxKeys__12__DM0 CYREG_PRT5_DM0
#define SaxKeys__12__DM1 CYREG_PRT5_DM1
#define SaxKeys__12__DM2 CYREG_PRT5_DM2
#define SaxKeys__12__DR CYREG_PRT5_DR
#define SaxKeys__12__INP_DIS CYREG_PRT5_INP_DIS
#define SaxKeys__12__INTTYPE CYREG_PICU5_INTTYPE4
#define SaxKeys__12__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SaxKeys__12__LCD_EN CYREG_PRT5_LCD_EN
#define SaxKeys__12__MASK 0x10u
#define SaxKeys__12__PC CYREG_PRT5_PC4
#define SaxKeys__12__PORT 5u
#define SaxKeys__12__PRT CYREG_PRT5_PRT
#define SaxKeys__12__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SaxKeys__12__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SaxKeys__12__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SaxKeys__12__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SaxKeys__12__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SaxKeys__12__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SaxKeys__12__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SaxKeys__12__PS CYREG_PRT5_PS
#define SaxKeys__12__SHIFT 4u
#define SaxKeys__12__SLW CYREG_PRT5_SLW
#define SaxKeys__13__AG CYREG_PRT5_AG
#define SaxKeys__13__AMUX CYREG_PRT5_AMUX
#define SaxKeys__13__BIE CYREG_PRT5_BIE
#define SaxKeys__13__BIT_MASK CYREG_PRT5_BIT_MASK
#define SaxKeys__13__BYP CYREG_PRT5_BYP
#define SaxKeys__13__CTL CYREG_PRT5_CTL
#define SaxKeys__13__DM0 CYREG_PRT5_DM0
#define SaxKeys__13__DM1 CYREG_PRT5_DM1
#define SaxKeys__13__DM2 CYREG_PRT5_DM2
#define SaxKeys__13__DR CYREG_PRT5_DR
#define SaxKeys__13__INP_DIS CYREG_PRT5_INP_DIS
#define SaxKeys__13__INTTYPE CYREG_PICU5_INTTYPE5
#define SaxKeys__13__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SaxKeys__13__LCD_EN CYREG_PRT5_LCD_EN
#define SaxKeys__13__MASK 0x20u
#define SaxKeys__13__PC CYREG_PRT5_PC5
#define SaxKeys__13__PORT 5u
#define SaxKeys__13__PRT CYREG_PRT5_PRT
#define SaxKeys__13__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SaxKeys__13__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SaxKeys__13__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SaxKeys__13__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SaxKeys__13__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SaxKeys__13__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SaxKeys__13__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SaxKeys__13__PS CYREG_PRT5_PS
#define SaxKeys__13__SHIFT 5u
#define SaxKeys__13__SLW CYREG_PRT5_SLW
#define SaxKeys__2__AG CYREG_PRT4_AG
#define SaxKeys__2__AMUX CYREG_PRT4_AMUX
#define SaxKeys__2__BIE CYREG_PRT4_BIE
#define SaxKeys__2__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__2__BYP CYREG_PRT4_BYP
#define SaxKeys__2__CTL CYREG_PRT4_CTL
#define SaxKeys__2__DM0 CYREG_PRT4_DM0
#define SaxKeys__2__DM1 CYREG_PRT4_DM1
#define SaxKeys__2__DM2 CYREG_PRT4_DM2
#define SaxKeys__2__DR CYREG_PRT4_DR
#define SaxKeys__2__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__2__INTTYPE CYREG_PICU4_INTTYPE2
#define SaxKeys__2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__2__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__2__MASK 0x04u
#define SaxKeys__2__PC CYREG_PRT4_PC2
#define SaxKeys__2__PORT 4u
#define SaxKeys__2__PRT CYREG_PRT4_PRT
#define SaxKeys__2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__2__PS CYREG_PRT4_PS
#define SaxKeys__2__SHIFT 2u
#define SaxKeys__2__SLW CYREG_PRT4_SLW
#define SaxKeys__3__AG CYREG_PRT4_AG
#define SaxKeys__3__AMUX CYREG_PRT4_AMUX
#define SaxKeys__3__BIE CYREG_PRT4_BIE
#define SaxKeys__3__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__3__BYP CYREG_PRT4_BYP
#define SaxKeys__3__CTL CYREG_PRT4_CTL
#define SaxKeys__3__DM0 CYREG_PRT4_DM0
#define SaxKeys__3__DM1 CYREG_PRT4_DM1
#define SaxKeys__3__DM2 CYREG_PRT4_DM2
#define SaxKeys__3__DR CYREG_PRT4_DR
#define SaxKeys__3__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__3__INTTYPE CYREG_PICU4_INTTYPE3
#define SaxKeys__3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__3__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__3__MASK 0x08u
#define SaxKeys__3__PC CYREG_PRT4_PC3
#define SaxKeys__3__PORT 4u
#define SaxKeys__3__PRT CYREG_PRT4_PRT
#define SaxKeys__3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__3__PS CYREG_PRT4_PS
#define SaxKeys__3__SHIFT 3u
#define SaxKeys__3__SLW CYREG_PRT4_SLW
#define SaxKeys__4__AG CYREG_PRT4_AG
#define SaxKeys__4__AMUX CYREG_PRT4_AMUX
#define SaxKeys__4__BIE CYREG_PRT4_BIE
#define SaxKeys__4__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__4__BYP CYREG_PRT4_BYP
#define SaxKeys__4__CTL CYREG_PRT4_CTL
#define SaxKeys__4__DM0 CYREG_PRT4_DM0
#define SaxKeys__4__DM1 CYREG_PRT4_DM1
#define SaxKeys__4__DM2 CYREG_PRT4_DM2
#define SaxKeys__4__DR CYREG_PRT4_DR
#define SaxKeys__4__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__4__INTTYPE CYREG_PICU4_INTTYPE4
#define SaxKeys__4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__4__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__4__MASK 0x10u
#define SaxKeys__4__PC CYREG_PRT4_PC4
#define SaxKeys__4__PORT 4u
#define SaxKeys__4__PRT CYREG_PRT4_PRT
#define SaxKeys__4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__4__PS CYREG_PRT4_PS
#define SaxKeys__4__SHIFT 4u
#define SaxKeys__4__SLW CYREG_PRT4_SLW
#define SaxKeys__5__AG CYREG_PRT4_AG
#define SaxKeys__5__AMUX CYREG_PRT4_AMUX
#define SaxKeys__5__BIE CYREG_PRT4_BIE
#define SaxKeys__5__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__5__BYP CYREG_PRT4_BYP
#define SaxKeys__5__CTL CYREG_PRT4_CTL
#define SaxKeys__5__DM0 CYREG_PRT4_DM0
#define SaxKeys__5__DM1 CYREG_PRT4_DM1
#define SaxKeys__5__DM2 CYREG_PRT4_DM2
#define SaxKeys__5__DR CYREG_PRT4_DR
#define SaxKeys__5__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__5__INTTYPE CYREG_PICU4_INTTYPE5
#define SaxKeys__5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__5__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__5__MASK 0x20u
#define SaxKeys__5__PC CYREG_PRT4_PC5
#define SaxKeys__5__PORT 4u
#define SaxKeys__5__PRT CYREG_PRT4_PRT
#define SaxKeys__5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__5__PS CYREG_PRT4_PS
#define SaxKeys__5__SHIFT 5u
#define SaxKeys__5__SLW CYREG_PRT4_SLW
#define SaxKeys__6__AG CYREG_PRT4_AG
#define SaxKeys__6__AMUX CYREG_PRT4_AMUX
#define SaxKeys__6__BIE CYREG_PRT4_BIE
#define SaxKeys__6__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__6__BYP CYREG_PRT4_BYP
#define SaxKeys__6__CTL CYREG_PRT4_CTL
#define SaxKeys__6__DM0 CYREG_PRT4_DM0
#define SaxKeys__6__DM1 CYREG_PRT4_DM1
#define SaxKeys__6__DM2 CYREG_PRT4_DM2
#define SaxKeys__6__DR CYREG_PRT4_DR
#define SaxKeys__6__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__6__INTTYPE CYREG_PICU4_INTTYPE6
#define SaxKeys__6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__6__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__6__MASK 0x40u
#define SaxKeys__6__PC CYREG_PRT4_PC6
#define SaxKeys__6__PORT 4u
#define SaxKeys__6__PRT CYREG_PRT4_PRT
#define SaxKeys__6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__6__PS CYREG_PRT4_PS
#define SaxKeys__6__SHIFT 6u
#define SaxKeys__6__SLW CYREG_PRT4_SLW
#define SaxKeys__7__AG CYREG_PRT4_AG
#define SaxKeys__7__AMUX CYREG_PRT4_AMUX
#define SaxKeys__7__BIE CYREG_PRT4_BIE
#define SaxKeys__7__BIT_MASK CYREG_PRT4_BIT_MASK
#define SaxKeys__7__BYP CYREG_PRT4_BYP
#define SaxKeys__7__CTL CYREG_PRT4_CTL
#define SaxKeys__7__DM0 CYREG_PRT4_DM0
#define SaxKeys__7__DM1 CYREG_PRT4_DM1
#define SaxKeys__7__DM2 CYREG_PRT4_DM2
#define SaxKeys__7__DR CYREG_PRT4_DR
#define SaxKeys__7__INP_DIS CYREG_PRT4_INP_DIS
#define SaxKeys__7__INTTYPE CYREG_PICU4_INTTYPE7
#define SaxKeys__7__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define SaxKeys__7__LCD_EN CYREG_PRT4_LCD_EN
#define SaxKeys__7__MASK 0x80u
#define SaxKeys__7__PC CYREG_PRT4_PC7
#define SaxKeys__7__PORT 4u
#define SaxKeys__7__PRT CYREG_PRT4_PRT
#define SaxKeys__7__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define SaxKeys__7__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define SaxKeys__7__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define SaxKeys__7__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define SaxKeys__7__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define SaxKeys__7__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define SaxKeys__7__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define SaxKeys__7__PS CYREG_PRT4_PS
#define SaxKeys__7__SHIFT 7u
#define SaxKeys__7__SLW CYREG_PRT4_SLW
#define SaxKeys__8__AG CYREG_PRT5_AG
#define SaxKeys__8__AMUX CYREG_PRT5_AMUX
#define SaxKeys__8__BIE CYREG_PRT5_BIE
#define SaxKeys__8__BIT_MASK CYREG_PRT5_BIT_MASK
#define SaxKeys__8__BYP CYREG_PRT5_BYP
#define SaxKeys__8__CTL CYREG_PRT5_CTL
#define SaxKeys__8__DM0 CYREG_PRT5_DM0
#define SaxKeys__8__DM1 CYREG_PRT5_DM1
#define SaxKeys__8__DM2 CYREG_PRT5_DM2
#define SaxKeys__8__DR CYREG_PRT5_DR
#define SaxKeys__8__INP_DIS CYREG_PRT5_INP_DIS
#define SaxKeys__8__INTTYPE CYREG_PICU5_INTTYPE0
#define SaxKeys__8__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SaxKeys__8__LCD_EN CYREG_PRT5_LCD_EN
#define SaxKeys__8__MASK 0x01u
#define SaxKeys__8__PC CYREG_PRT5_PC0
#define SaxKeys__8__PORT 5u
#define SaxKeys__8__PRT CYREG_PRT5_PRT
#define SaxKeys__8__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SaxKeys__8__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SaxKeys__8__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SaxKeys__8__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SaxKeys__8__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SaxKeys__8__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SaxKeys__8__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SaxKeys__8__PS CYREG_PRT5_PS
#define SaxKeys__8__SHIFT 0u
#define SaxKeys__8__SLW CYREG_PRT5_SLW
#define SaxKeys__9__AG CYREG_PRT5_AG
#define SaxKeys__9__AMUX CYREG_PRT5_AMUX
#define SaxKeys__9__BIE CYREG_PRT5_BIE
#define SaxKeys__9__BIT_MASK CYREG_PRT5_BIT_MASK
#define SaxKeys__9__BYP CYREG_PRT5_BYP
#define SaxKeys__9__CTL CYREG_PRT5_CTL
#define SaxKeys__9__DM0 CYREG_PRT5_DM0
#define SaxKeys__9__DM1 CYREG_PRT5_DM1
#define SaxKeys__9__DM2 CYREG_PRT5_DM2
#define SaxKeys__9__DR CYREG_PRT5_DR
#define SaxKeys__9__INP_DIS CYREG_PRT5_INP_DIS
#define SaxKeys__9__INTTYPE CYREG_PICU5_INTTYPE1
#define SaxKeys__9__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SaxKeys__9__LCD_EN CYREG_PRT5_LCD_EN
#define SaxKeys__9__MASK 0x02u
#define SaxKeys__9__PC CYREG_PRT5_PC1
#define SaxKeys__9__PORT 5u
#define SaxKeys__9__PRT CYREG_PRT5_PRT
#define SaxKeys__9__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SaxKeys__9__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SaxKeys__9__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SaxKeys__9__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SaxKeys__9__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SaxKeys__9__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SaxKeys__9__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SaxKeys__9__PS CYREG_PRT5_PS
#define SaxKeys__9__SHIFT 1u
#define SaxKeys__9__SLW CYREG_PRT5_SLW

/* Wave_Out */
#define Wave_Out_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define Wave_Out_DMA__DRQ_NUMBER 0u
#define Wave_Out_DMA__NUMBEROF_TDS 0u
#define Wave_Out_DMA__PRIORITY 2u
#define Wave_Out_DMA__TERMIN_EN 0u
#define Wave_Out_DMA__TERMIN_SEL 0u
#define Wave_Out_DMA__TERMOUT0_EN 0u
#define Wave_Out_DMA__TERMOUT0_SEL 0u
#define Wave_Out_DMA__TERMOUT1_EN 0u
#define Wave_Out_DMA__TERMOUT1_SEL 0u
#define Wave_Out_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Wave_Out_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Wave_Out_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Wave_Out_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define Wave_Out_IntClock__INDEX 0x02u
#define Wave_Out_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Wave_Out_IntClock__PM_ACT_MSK 0x04u
#define Wave_Out_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Wave_Out_IntClock__PM_STBY_MSK 0x04u
#define Wave_Out_VDAC8_viDAC8__CR0 CYREG_DAC2_CR0
#define Wave_Out_VDAC8_viDAC8__CR1 CYREG_DAC2_CR1
#define Wave_Out_VDAC8_viDAC8__D CYREG_DAC2_D
#define Wave_Out_VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define Wave_Out_VDAC8_viDAC8__PM_ACT_MSK 0x04u
#define Wave_Out_VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define Wave_Out_VDAC8_viDAC8__PM_STBY_MSK 0x04u
#define Wave_Out_VDAC8_viDAC8__STROBE CYREG_DAC2_STROBE
#define Wave_Out_VDAC8_viDAC8__SW0 CYREG_DAC2_SW0
#define Wave_Out_VDAC8_viDAC8__SW2 CYREG_DAC2_SW2
#define Wave_Out_VDAC8_viDAC8__SW3 CYREG_DAC2_SW3
#define Wave_Out_VDAC8_viDAC8__SW4 CYREG_DAC2_SW4
#define Wave_Out_VDAC8_viDAC8__TR CYREG_DAC2_TR
#define Wave_Out_VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC2_M1
#define Wave_Out_VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC2_M2
#define Wave_Out_VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC2_M3
#define Wave_Out_VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC2_M4
#define Wave_Out_VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC2_M5
#define Wave_Out_VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC2_M6
#define Wave_Out_VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC2_M7
#define Wave_Out_VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC2_M8
#define Wave_Out_VDAC8_viDAC8__TST CYREG_DAC2_TST

/* Waveform */
#define Waveform__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Waveform__0__MASK 0x02u
#define Waveform__0__PC CYREG_PRT0_PC1
#define Waveform__0__PORT 0u
#define Waveform__0__SHIFT 1u
#define Waveform__AG CYREG_PRT0_AG
#define Waveform__AMUX CYREG_PRT0_AMUX
#define Waveform__BIE CYREG_PRT0_BIE
#define Waveform__BIT_MASK CYREG_PRT0_BIT_MASK
#define Waveform__BYP CYREG_PRT0_BYP
#define Waveform__CTL CYREG_PRT0_CTL
#define Waveform__DM0 CYREG_PRT0_DM0
#define Waveform__DM1 CYREG_PRT0_DM1
#define Waveform__DM2 CYREG_PRT0_DM2
#define Waveform__DR CYREG_PRT0_DR
#define Waveform__INP_DIS CYREG_PRT0_INP_DIS
#define Waveform__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Waveform__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Waveform__LCD_EN CYREG_PRT0_LCD_EN
#define Waveform__MASK 0x02u
#define Waveform__PORT 0u
#define Waveform__PRT CYREG_PRT0_PRT
#define Waveform__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Waveform__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Waveform__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Waveform__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Waveform__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Waveform__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Waveform__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Waveform__PS CYREG_PRT0_PS
#define Waveform__SHIFT 1u
#define Waveform__SLW CYREG_PRT0_SLW
#define Waveform_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Waveform_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Waveform_ISR__INTC_MASK 0x40000u
#define Waveform_ISR__INTC_NUMBER 18u
#define Waveform_ISR__INTC_PRIOR_NUM 0u
#define Waveform_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_18
#define Waveform_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Waveform_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define Waveform_Send_TimerHW__CAP0 CYREG_TMR1_CAP0
#define Waveform_Send_TimerHW__CAP1 CYREG_TMR1_CAP1
#define Waveform_Send_TimerHW__CFG0 CYREG_TMR1_CFG0
#define Waveform_Send_TimerHW__CFG1 CYREG_TMR1_CFG1
#define Waveform_Send_TimerHW__CFG2 CYREG_TMR1_CFG2
#define Waveform_Send_TimerHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define Waveform_Send_TimerHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define Waveform_Send_TimerHW__PER0 CYREG_TMR1_PER0
#define Waveform_Send_TimerHW__PER1 CYREG_TMR1_PER1
#define Waveform_Send_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Waveform_Send_TimerHW__PM_ACT_MSK 0x02u
#define Waveform_Send_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Waveform_Send_TimerHW__PM_STBY_MSK 0x02u
#define Waveform_Send_TimerHW__RT0 CYREG_TMR1_RT0
#define Waveform_Send_TimerHW__RT1 CYREG_TMR1_RT1
#define Waveform_Send_TimerHW__SR0 CYREG_TMR1_SR0

/* DACBuffer */
#define DACBuffer_ABuf__CR CYREG_OPAMP0_CR
#define DACBuffer_ABuf__MX CYREG_OPAMP0_MX
#define DACBuffer_ABuf__NPUMP_OPAMP_TR0 CYREG_NPUMP_OPAMP_TR0
#define DACBuffer_ABuf__PM_ACT_CFG CYREG_PM_ACT_CFG4
#define DACBuffer_ABuf__PM_ACT_MSK 0x01u
#define DACBuffer_ABuf__PM_STBY_CFG CYREG_PM_STBY_CFG4
#define DACBuffer_ABuf__PM_STBY_MSK 0x01u
#define DACBuffer_ABuf__RSVD CYREG_OPAMP0_RSVD
#define DACBuffer_ABuf__SW CYREG_OPAMP0_SW
#define DACBuffer_ABuf__TR0 CYREG_OPAMP0_TR0
#define DACBuffer_ABuf__TR1 CYREG_OPAMP0_TR1

/* Output_LED */
#define Output_LED__0__AG CYREG_PRT3_AG
#define Output_LED__0__AMUX CYREG_PRT3_AMUX
#define Output_LED__0__BIE CYREG_PRT3_BIE
#define Output_LED__0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__0__BYP CYREG_PRT3_BYP
#define Output_LED__0__CTL CYREG_PRT3_CTL
#define Output_LED__0__DM0 CYREG_PRT3_DM0
#define Output_LED__0__DM1 CYREG_PRT3_DM1
#define Output_LED__0__DM2 CYREG_PRT3_DM2
#define Output_LED__0__DR CYREG_PRT3_DR
#define Output_LED__0__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Output_LED__0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__0__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__0__MASK 0x01u
#define Output_LED__0__PC CYREG_PRT3_PC0
#define Output_LED__0__PORT 3u
#define Output_LED__0__PRT CYREG_PRT3_PRT
#define Output_LED__0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__0__PS CYREG_PRT3_PS
#define Output_LED__0__SHIFT 0u
#define Output_LED__0__SLW CYREG_PRT3_SLW
#define Output_LED__1__AG CYREG_PRT3_AG
#define Output_LED__1__AMUX CYREG_PRT3_AMUX
#define Output_LED__1__BIE CYREG_PRT3_BIE
#define Output_LED__1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__1__BYP CYREG_PRT3_BYP
#define Output_LED__1__CTL CYREG_PRT3_CTL
#define Output_LED__1__DM0 CYREG_PRT3_DM0
#define Output_LED__1__DM1 CYREG_PRT3_DM1
#define Output_LED__1__DM2 CYREG_PRT3_DM2
#define Output_LED__1__DR CYREG_PRT3_DR
#define Output_LED__1__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__1__INTTYPE CYREG_PICU3_INTTYPE1
#define Output_LED__1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__1__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__1__MASK 0x02u
#define Output_LED__1__PC CYREG_PRT3_PC1
#define Output_LED__1__PORT 3u
#define Output_LED__1__PRT CYREG_PRT3_PRT
#define Output_LED__1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__1__PS CYREG_PRT3_PS
#define Output_LED__1__SHIFT 1u
#define Output_LED__1__SLW CYREG_PRT3_SLW
#define Output_LED__10__AG CYREG_PRT0_AG
#define Output_LED__10__AMUX CYREG_PRT0_AMUX
#define Output_LED__10__BIE CYREG_PRT0_BIE
#define Output_LED__10__BIT_MASK CYREG_PRT0_BIT_MASK
#define Output_LED__10__BYP CYREG_PRT0_BYP
#define Output_LED__10__CTL CYREG_PRT0_CTL
#define Output_LED__10__DM0 CYREG_PRT0_DM0
#define Output_LED__10__DM1 CYREG_PRT0_DM1
#define Output_LED__10__DM2 CYREG_PRT0_DM2
#define Output_LED__10__DR CYREG_PRT0_DR
#define Output_LED__10__INP_DIS CYREG_PRT0_INP_DIS
#define Output_LED__10__INTTYPE CYREG_PICU0_INTTYPE4
#define Output_LED__10__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Output_LED__10__LCD_EN CYREG_PRT0_LCD_EN
#define Output_LED__10__MASK 0x10u
#define Output_LED__10__PC CYREG_PRT0_PC4
#define Output_LED__10__PORT 0u
#define Output_LED__10__PRT CYREG_PRT0_PRT
#define Output_LED__10__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Output_LED__10__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Output_LED__10__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Output_LED__10__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Output_LED__10__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Output_LED__10__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Output_LED__10__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Output_LED__10__PS CYREG_PRT0_PS
#define Output_LED__10__SHIFT 4u
#define Output_LED__10__SLW CYREG_PRT0_SLW
#define Output_LED__11__AG CYREG_PRT0_AG
#define Output_LED__11__AMUX CYREG_PRT0_AMUX
#define Output_LED__11__BIE CYREG_PRT0_BIE
#define Output_LED__11__BIT_MASK CYREG_PRT0_BIT_MASK
#define Output_LED__11__BYP CYREG_PRT0_BYP
#define Output_LED__11__CTL CYREG_PRT0_CTL
#define Output_LED__11__DM0 CYREG_PRT0_DM0
#define Output_LED__11__DM1 CYREG_PRT0_DM1
#define Output_LED__11__DM2 CYREG_PRT0_DM2
#define Output_LED__11__DR CYREG_PRT0_DR
#define Output_LED__11__INP_DIS CYREG_PRT0_INP_DIS
#define Output_LED__11__INTTYPE CYREG_PICU0_INTTYPE5
#define Output_LED__11__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Output_LED__11__LCD_EN CYREG_PRT0_LCD_EN
#define Output_LED__11__MASK 0x20u
#define Output_LED__11__PC CYREG_PRT0_PC5
#define Output_LED__11__PORT 0u
#define Output_LED__11__PRT CYREG_PRT0_PRT
#define Output_LED__11__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Output_LED__11__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Output_LED__11__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Output_LED__11__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Output_LED__11__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Output_LED__11__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Output_LED__11__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Output_LED__11__PS CYREG_PRT0_PS
#define Output_LED__11__SHIFT 5u
#define Output_LED__11__SLW CYREG_PRT0_SLW
#define Output_LED__12__AG CYREG_PRT0_AG
#define Output_LED__12__AMUX CYREG_PRT0_AMUX
#define Output_LED__12__BIE CYREG_PRT0_BIE
#define Output_LED__12__BIT_MASK CYREG_PRT0_BIT_MASK
#define Output_LED__12__BYP CYREG_PRT0_BYP
#define Output_LED__12__CTL CYREG_PRT0_CTL
#define Output_LED__12__DM0 CYREG_PRT0_DM0
#define Output_LED__12__DM1 CYREG_PRT0_DM1
#define Output_LED__12__DM2 CYREG_PRT0_DM2
#define Output_LED__12__DR CYREG_PRT0_DR
#define Output_LED__12__INP_DIS CYREG_PRT0_INP_DIS
#define Output_LED__12__INTTYPE CYREG_PICU0_INTTYPE2
#define Output_LED__12__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Output_LED__12__LCD_EN CYREG_PRT0_LCD_EN
#define Output_LED__12__MASK 0x04u
#define Output_LED__12__PC CYREG_PRT0_PC2
#define Output_LED__12__PORT 0u
#define Output_LED__12__PRT CYREG_PRT0_PRT
#define Output_LED__12__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Output_LED__12__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Output_LED__12__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Output_LED__12__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Output_LED__12__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Output_LED__12__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Output_LED__12__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Output_LED__12__PS CYREG_PRT0_PS
#define Output_LED__12__SHIFT 2u
#define Output_LED__12__SLW CYREG_PRT0_SLW
#define Output_LED__13__AG CYREG_PRT0_AG
#define Output_LED__13__AMUX CYREG_PRT0_AMUX
#define Output_LED__13__BIE CYREG_PRT0_BIE
#define Output_LED__13__BIT_MASK CYREG_PRT0_BIT_MASK
#define Output_LED__13__BYP CYREG_PRT0_BYP
#define Output_LED__13__CTL CYREG_PRT0_CTL
#define Output_LED__13__DM0 CYREG_PRT0_DM0
#define Output_LED__13__DM1 CYREG_PRT0_DM1
#define Output_LED__13__DM2 CYREG_PRT0_DM2
#define Output_LED__13__DR CYREG_PRT0_DR
#define Output_LED__13__INP_DIS CYREG_PRT0_INP_DIS
#define Output_LED__13__INTTYPE CYREG_PICU0_INTTYPE3
#define Output_LED__13__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Output_LED__13__LCD_EN CYREG_PRT0_LCD_EN
#define Output_LED__13__MASK 0x08u
#define Output_LED__13__PC CYREG_PRT0_PC3
#define Output_LED__13__PORT 0u
#define Output_LED__13__PRT CYREG_PRT0_PRT
#define Output_LED__13__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Output_LED__13__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Output_LED__13__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Output_LED__13__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Output_LED__13__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Output_LED__13__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Output_LED__13__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Output_LED__13__PS CYREG_PRT0_PS
#define Output_LED__13__SHIFT 3u
#define Output_LED__13__SLW CYREG_PRT0_SLW
#define Output_LED__2__AG CYREG_PRT3_AG
#define Output_LED__2__AMUX CYREG_PRT3_AMUX
#define Output_LED__2__BIE CYREG_PRT3_BIE
#define Output_LED__2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__2__BYP CYREG_PRT3_BYP
#define Output_LED__2__CTL CYREG_PRT3_CTL
#define Output_LED__2__DM0 CYREG_PRT3_DM0
#define Output_LED__2__DM1 CYREG_PRT3_DM1
#define Output_LED__2__DM2 CYREG_PRT3_DM2
#define Output_LED__2__DR CYREG_PRT3_DR
#define Output_LED__2__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__2__INTTYPE CYREG_PICU3_INTTYPE2
#define Output_LED__2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__2__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__2__MASK 0x04u
#define Output_LED__2__PC CYREG_PRT3_PC2
#define Output_LED__2__PORT 3u
#define Output_LED__2__PRT CYREG_PRT3_PRT
#define Output_LED__2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__2__PS CYREG_PRT3_PS
#define Output_LED__2__SHIFT 2u
#define Output_LED__2__SLW CYREG_PRT3_SLW
#define Output_LED__3__AG CYREG_PRT3_AG
#define Output_LED__3__AMUX CYREG_PRT3_AMUX
#define Output_LED__3__BIE CYREG_PRT3_BIE
#define Output_LED__3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__3__BYP CYREG_PRT3_BYP
#define Output_LED__3__CTL CYREG_PRT3_CTL
#define Output_LED__3__DM0 CYREG_PRT3_DM0
#define Output_LED__3__DM1 CYREG_PRT3_DM1
#define Output_LED__3__DM2 CYREG_PRT3_DM2
#define Output_LED__3__DR CYREG_PRT3_DR
#define Output_LED__3__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__3__INTTYPE CYREG_PICU3_INTTYPE3
#define Output_LED__3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__3__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__3__MASK 0x08u
#define Output_LED__3__PC CYREG_PRT3_PC3
#define Output_LED__3__PORT 3u
#define Output_LED__3__PRT CYREG_PRT3_PRT
#define Output_LED__3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__3__PS CYREG_PRT3_PS
#define Output_LED__3__SHIFT 3u
#define Output_LED__3__SLW CYREG_PRT3_SLW
#define Output_LED__4__AG CYREG_PRT3_AG
#define Output_LED__4__AMUX CYREG_PRT3_AMUX
#define Output_LED__4__BIE CYREG_PRT3_BIE
#define Output_LED__4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__4__BYP CYREG_PRT3_BYP
#define Output_LED__4__CTL CYREG_PRT3_CTL
#define Output_LED__4__DM0 CYREG_PRT3_DM0
#define Output_LED__4__DM1 CYREG_PRT3_DM1
#define Output_LED__4__DM2 CYREG_PRT3_DM2
#define Output_LED__4__DR CYREG_PRT3_DR
#define Output_LED__4__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__4__INTTYPE CYREG_PICU3_INTTYPE4
#define Output_LED__4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__4__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__4__MASK 0x10u
#define Output_LED__4__PC CYREG_PRT3_PC4
#define Output_LED__4__PORT 3u
#define Output_LED__4__PRT CYREG_PRT3_PRT
#define Output_LED__4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__4__PS CYREG_PRT3_PS
#define Output_LED__4__SHIFT 4u
#define Output_LED__4__SLW CYREG_PRT3_SLW
#define Output_LED__5__AG CYREG_PRT3_AG
#define Output_LED__5__AMUX CYREG_PRT3_AMUX
#define Output_LED__5__BIE CYREG_PRT3_BIE
#define Output_LED__5__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__5__BYP CYREG_PRT3_BYP
#define Output_LED__5__CTL CYREG_PRT3_CTL
#define Output_LED__5__DM0 CYREG_PRT3_DM0
#define Output_LED__5__DM1 CYREG_PRT3_DM1
#define Output_LED__5__DM2 CYREG_PRT3_DM2
#define Output_LED__5__DR CYREG_PRT3_DR
#define Output_LED__5__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__5__INTTYPE CYREG_PICU3_INTTYPE5
#define Output_LED__5__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__5__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__5__MASK 0x20u
#define Output_LED__5__PC CYREG_PRT3_PC5
#define Output_LED__5__PORT 3u
#define Output_LED__5__PRT CYREG_PRT3_PRT
#define Output_LED__5__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__5__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__5__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__5__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__5__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__5__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__5__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__5__PS CYREG_PRT3_PS
#define Output_LED__5__SHIFT 5u
#define Output_LED__5__SLW CYREG_PRT3_SLW
#define Output_LED__6__AG CYREG_PRT3_AG
#define Output_LED__6__AMUX CYREG_PRT3_AMUX
#define Output_LED__6__BIE CYREG_PRT3_BIE
#define Output_LED__6__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__6__BYP CYREG_PRT3_BYP
#define Output_LED__6__CTL CYREG_PRT3_CTL
#define Output_LED__6__DM0 CYREG_PRT3_DM0
#define Output_LED__6__DM1 CYREG_PRT3_DM1
#define Output_LED__6__DM2 CYREG_PRT3_DM2
#define Output_LED__6__DR CYREG_PRT3_DR
#define Output_LED__6__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__6__INTTYPE CYREG_PICU3_INTTYPE6
#define Output_LED__6__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__6__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__6__MASK 0x40u
#define Output_LED__6__PC CYREG_PRT3_PC6
#define Output_LED__6__PORT 3u
#define Output_LED__6__PRT CYREG_PRT3_PRT
#define Output_LED__6__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__6__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__6__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__6__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__6__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__6__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__6__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__6__PS CYREG_PRT3_PS
#define Output_LED__6__SHIFT 6u
#define Output_LED__6__SLW CYREG_PRT3_SLW
#define Output_LED__7__AG CYREG_PRT3_AG
#define Output_LED__7__AMUX CYREG_PRT3_AMUX
#define Output_LED__7__BIE CYREG_PRT3_BIE
#define Output_LED__7__BIT_MASK CYREG_PRT3_BIT_MASK
#define Output_LED__7__BYP CYREG_PRT3_BYP
#define Output_LED__7__CTL CYREG_PRT3_CTL
#define Output_LED__7__DM0 CYREG_PRT3_DM0
#define Output_LED__7__DM1 CYREG_PRT3_DM1
#define Output_LED__7__DM2 CYREG_PRT3_DM2
#define Output_LED__7__DR CYREG_PRT3_DR
#define Output_LED__7__INP_DIS CYREG_PRT3_INP_DIS
#define Output_LED__7__INTTYPE CYREG_PICU3_INTTYPE7
#define Output_LED__7__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Output_LED__7__LCD_EN CYREG_PRT3_LCD_EN
#define Output_LED__7__MASK 0x80u
#define Output_LED__7__PC CYREG_PRT3_PC7
#define Output_LED__7__PORT 3u
#define Output_LED__7__PRT CYREG_PRT3_PRT
#define Output_LED__7__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Output_LED__7__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Output_LED__7__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Output_LED__7__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Output_LED__7__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Output_LED__7__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Output_LED__7__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Output_LED__7__PS CYREG_PRT3_PS
#define Output_LED__7__SHIFT 7u
#define Output_LED__7__SLW CYREG_PRT3_SLW
#define Output_LED__8__AG CYREG_PRT0_AG
#define Output_LED__8__AMUX CYREG_PRT0_AMUX
#define Output_LED__8__BIE CYREG_PRT0_BIE
#define Output_LED__8__BIT_MASK CYREG_PRT0_BIT_MASK
#define Output_LED__8__BYP CYREG_PRT0_BYP
#define Output_LED__8__CTL CYREG_PRT0_CTL
#define Output_LED__8__DM0 CYREG_PRT0_DM0
#define Output_LED__8__DM1 CYREG_PRT0_DM1
#define Output_LED__8__DM2 CYREG_PRT0_DM2
#define Output_LED__8__DR CYREG_PRT0_DR
#define Output_LED__8__INP_DIS CYREG_PRT0_INP_DIS
#define Output_LED__8__INTTYPE CYREG_PICU0_INTTYPE6
#define Output_LED__8__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Output_LED__8__LCD_EN CYREG_PRT0_LCD_EN
#define Output_LED__8__MASK 0x40u
#define Output_LED__8__PC CYREG_PRT0_PC6
#define Output_LED__8__PORT 0u
#define Output_LED__8__PRT CYREG_PRT0_PRT
#define Output_LED__8__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Output_LED__8__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Output_LED__8__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Output_LED__8__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Output_LED__8__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Output_LED__8__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Output_LED__8__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Output_LED__8__PS CYREG_PRT0_PS
#define Output_LED__8__SHIFT 6u
#define Output_LED__8__SLW CYREG_PRT0_SLW
#define Output_LED__9__AG CYREG_PRT0_AG
#define Output_LED__9__AMUX CYREG_PRT0_AMUX
#define Output_LED__9__BIE CYREG_PRT0_BIE
#define Output_LED__9__BIT_MASK CYREG_PRT0_BIT_MASK
#define Output_LED__9__BYP CYREG_PRT0_BYP
#define Output_LED__9__CTL CYREG_PRT0_CTL
#define Output_LED__9__DM0 CYREG_PRT0_DM0
#define Output_LED__9__DM1 CYREG_PRT0_DM1
#define Output_LED__9__DM2 CYREG_PRT0_DM2
#define Output_LED__9__DR CYREG_PRT0_DR
#define Output_LED__9__INP_DIS CYREG_PRT0_INP_DIS
#define Output_LED__9__INTTYPE CYREG_PICU0_INTTYPE7
#define Output_LED__9__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Output_LED__9__LCD_EN CYREG_PRT0_LCD_EN
#define Output_LED__9__MASK 0x80u
#define Output_LED__9__PC CYREG_PRT0_PC7
#define Output_LED__9__PORT 0u
#define Output_LED__9__PRT CYREG_PRT0_PRT
#define Output_LED__9__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Output_LED__9__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Output_LED__9__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Output_LED__9__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Output_LED__9__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Output_LED__9__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Output_LED__9__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Output_LED__9__PS CYREG_PRT0_PS
#define Output_LED__9__SHIFT 7u
#define Output_LED__9__SLW CYREG_PRT0_SLW

/* ReadInputs */
#define ReadInputs_TimerHW__CAP0 CYREG_TMR0_CAP0
#define ReadInputs_TimerHW__CAP1 CYREG_TMR0_CAP1
#define ReadInputs_TimerHW__CFG0 CYREG_TMR0_CFG0
#define ReadInputs_TimerHW__CFG1 CYREG_TMR0_CFG1
#define ReadInputs_TimerHW__CFG2 CYREG_TMR0_CFG2
#define ReadInputs_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define ReadInputs_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define ReadInputs_TimerHW__PER0 CYREG_TMR0_PER0
#define ReadInputs_TimerHW__PER1 CYREG_TMR0_PER1
#define ReadInputs_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define ReadInputs_TimerHW__PM_ACT_MSK 0x01u
#define ReadInputs_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define ReadInputs_TimerHW__PM_STBY_MSK 0x01u
#define ReadInputs_TimerHW__RT0 CYREG_TMR0_RT0
#define ReadInputs_TimerHW__RT1 CYREG_TMR0_RT1
#define ReadInputs_TimerHW__SR0 CYREG_TMR0_SR0

/* UpdateNote */
#define UpdateNote_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define UpdateNote_TimerUDB_rstSts_stsreg__0__POS 0
#define UpdateNote_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UpdateNote_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UpdateNote_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define UpdateNote_TimerUDB_rstSts_stsreg__2__POS 2
#define UpdateNote_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define UpdateNote_TimerUDB_rstSts_stsreg__3__POS 3
#define UpdateNote_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define UpdateNote_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define UpdateNote_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UpdateNote_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__A0_REG CYREG_B1_UDB06_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u2__A1_REG CYREG_B1_UDB06_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__D0_REG CYREG_B1_UDB06_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u2__D1_REG CYREG_B1_UDB06_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u2__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u2__F0_REG CYREG_B1_UDB06_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u2__F1_REG CYREG_B1_UDB06_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__A0_REG CYREG_B1_UDB07_A0
#define UpdateNote_TimerUDB_sT32_timerdp_u3__A1_REG CYREG_B1_UDB07_A1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__D0_REG CYREG_B1_UDB07_D0
#define UpdateNote_TimerUDB_sT32_timerdp_u3__D1_REG CYREG_B1_UDB07_D1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UpdateNote_TimerUDB_sT32_timerdp_u3__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UpdateNote_TimerUDB_sT32_timerdp_u3__F0_REG CYREG_B1_UDB07_F0
#define UpdateNote_TimerUDB_sT32_timerdp_u3__F1_REG CYREG_B1_UDB07_F1

/* KeyNote_Low */
#define KeyNote_Low_sts_sts_reg__0__MASK 0x01u
#define KeyNote_Low_sts_sts_reg__0__POS 0
#define KeyNote_Low_sts_sts_reg__1__MASK 0x02u
#define KeyNote_Low_sts_sts_reg__1__POS 1
#define KeyNote_Low_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define KeyNote_Low_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define KeyNote_Low_sts_sts_reg__2__MASK 0x04u
#define KeyNote_Low_sts_sts_reg__2__POS 2
#define KeyNote_Low_sts_sts_reg__3__MASK 0x08u
#define KeyNote_Low_sts_sts_reg__3__POS 3
#define KeyNote_Low_sts_sts_reg__4__MASK 0x10u
#define KeyNote_Low_sts_sts_reg__4__POS 4
#define KeyNote_Low_sts_sts_reg__5__MASK 0x20u
#define KeyNote_Low_sts_sts_reg__5__POS 5
#define KeyNote_Low_sts_sts_reg__6__MASK 0x40u
#define KeyNote_Low_sts_sts_reg__6__POS 6
#define KeyNote_Low_sts_sts_reg__7__MASK 0x80u
#define KeyNote_Low_sts_sts_reg__7__POS 7
#define KeyNote_Low_sts_sts_reg__MASK 0xFFu
#define KeyNote_Low_sts_sts_reg__MASK_REG CYREG_B0_UDB03_MSK
#define KeyNote_Low_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define KeyNote_Low_sts_sts_reg__STATUS_REG CYREG_B0_UDB03_ST

/* KeyNote_High */
#define KeyNote_High_sts_sts_reg__0__MASK 0x01u
#define KeyNote_High_sts_sts_reg__0__POS 0
#define KeyNote_High_sts_sts_reg__1__MASK 0x02u
#define KeyNote_High_sts_sts_reg__1__POS 1
#define KeyNote_High_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define KeyNote_High_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define KeyNote_High_sts_sts_reg__2__MASK 0x04u
#define KeyNote_High_sts_sts_reg__2__POS 2
#define KeyNote_High_sts_sts_reg__3__MASK 0x08u
#define KeyNote_High_sts_sts_reg__3__POS 3
#define KeyNote_High_sts_sts_reg__4__MASK 0x10u
#define KeyNote_High_sts_sts_reg__4__POS 4
#define KeyNote_High_sts_sts_reg__5__MASK 0x20u
#define KeyNote_High_sts_sts_reg__5__POS 5
#define KeyNote_High_sts_sts_reg__MASK 0x3Fu
#define KeyNote_High_sts_sts_reg__MASK_REG CYREG_B0_UDB04_MSK
#define KeyNote_High_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define KeyNote_High_sts_sts_reg__STATUS_REG CYREG_B0_UDB04_ST

/* Button_Switch */
#define Button_Switch__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define Button_Switch__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define Button_Switch__INTC_MASK 0x01u
#define Button_Switch__INTC_NUMBER 0u
#define Button_Switch__INTC_PRIOR_NUM 1u
#define Button_Switch__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define Button_Switch__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define Button_Switch__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Reg_1_Sync_ctrl_reg__4__POS 4
#define Control_Reg_1_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Reg_1_Sync_ctrl_reg__5__POS 5
#define Control_Reg_1_Sync_ctrl_reg__6__MASK 0x40u
#define Control_Reg_1_Sync_ctrl_reg__6__POS 6
#define Control_Reg_1_Sync_ctrl_reg__7__MASK 0x80u
#define Control_Reg_1_Sync_ctrl_reg__7__POS 7
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0xFFu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_2_Sync_ctrl_reg__1__POS 1
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define Control_Reg_2_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_2_Sync_ctrl_reg__2__POS 2
#define Control_Reg_2_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_2_Sync_ctrl_reg__3__POS 3
#define Control_Reg_2_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Reg_2_Sync_ctrl_reg__4__POS 4
#define Control_Reg_2_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Reg_2_Sync_ctrl_reg__5__POS 5
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB02_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB02_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x3Fu
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB02_MSK

/* VolumePedalIn */
#define VolumePedalIn__0__INTTYPE CYREG_PICU5_INTTYPE6
#define VolumePedalIn__0__MASK 0x40u
#define VolumePedalIn__0__PC CYREG_PRT5_PC6
#define VolumePedalIn__0__PORT 5u
#define VolumePedalIn__0__SHIFT 6u
#define VolumePedalIn__AG CYREG_PRT5_AG
#define VolumePedalIn__AMUX CYREG_PRT5_AMUX
#define VolumePedalIn__BIE CYREG_PRT5_BIE
#define VolumePedalIn__BIT_MASK CYREG_PRT5_BIT_MASK
#define VolumePedalIn__BYP CYREG_PRT5_BYP
#define VolumePedalIn__CTL CYREG_PRT5_CTL
#define VolumePedalIn__DM0 CYREG_PRT5_DM0
#define VolumePedalIn__DM1 CYREG_PRT5_DM1
#define VolumePedalIn__DM2 CYREG_PRT5_DM2
#define VolumePedalIn__DR CYREG_PRT5_DR
#define VolumePedalIn__INP_DIS CYREG_PRT5_INP_DIS
#define VolumePedalIn__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define VolumePedalIn__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define VolumePedalIn__LCD_EN CYREG_PRT5_LCD_EN
#define VolumePedalIn__MASK 0x40u
#define VolumePedalIn__PORT 5u
#define VolumePedalIn__PRT CYREG_PRT5_PRT
#define VolumePedalIn__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define VolumePedalIn__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define VolumePedalIn__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define VolumePedalIn__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define VolumePedalIn__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define VolumePedalIn__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define VolumePedalIn__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define VolumePedalIn__PS CYREG_PRT5_PS
#define VolumePedalIn__SHIFT 6u
#define VolumePedalIn__SLW CYREG_PRT5_SLW

/* ADC_VolumePedal */
#define ADC_VolumePedal_DEC__COHER CYREG_DEC_COHER
#define ADC_VolumePedal_DEC__CR CYREG_DEC_CR
#define ADC_VolumePedal_DEC__DR1 CYREG_DEC_DR1
#define ADC_VolumePedal_DEC__DR2 CYREG_DEC_DR2
#define ADC_VolumePedal_DEC__DR2H CYREG_DEC_DR2H
#define ADC_VolumePedal_DEC__GCOR CYREG_DEC_GCOR
#define ADC_VolumePedal_DEC__GCORH CYREG_DEC_GCORH
#define ADC_VolumePedal_DEC__GVAL CYREG_DEC_GVAL
#define ADC_VolumePedal_DEC__OCOR CYREG_DEC_OCOR
#define ADC_VolumePedal_DEC__OCORH CYREG_DEC_OCORH
#define ADC_VolumePedal_DEC__OCORM CYREG_DEC_OCORM
#define ADC_VolumePedal_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define ADC_VolumePedal_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define ADC_VolumePedal_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define ADC_VolumePedal_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define ADC_VolumePedal_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define ADC_VolumePedal_DEC__PM_ACT_MSK 0x01u
#define ADC_VolumePedal_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define ADC_VolumePedal_DEC__PM_STBY_MSK 0x01u
#define ADC_VolumePedal_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define ADC_VolumePedal_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define ADC_VolumePedal_DEC__SR CYREG_DEC_SR
#define ADC_VolumePedal_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define ADC_VolumePedal_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define ADC_VolumePedal_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define ADC_VolumePedal_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define ADC_VolumePedal_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define ADC_VolumePedal_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define ADC_VolumePedal_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define ADC_VolumePedal_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define ADC_VolumePedal_DSM__BUF0 CYREG_DSM0_BUF0
#define ADC_VolumePedal_DSM__BUF1 CYREG_DSM0_BUF1
#define ADC_VolumePedal_DSM__BUF2 CYREG_DSM0_BUF2
#define ADC_VolumePedal_DSM__BUF3 CYREG_DSM0_BUF3
#define ADC_VolumePedal_DSM__CLK CYREG_DSM0_CLK
#define ADC_VolumePedal_DSM__CR0 CYREG_DSM0_CR0
#define ADC_VolumePedal_DSM__CR1 CYREG_DSM0_CR1
#define ADC_VolumePedal_DSM__CR10 CYREG_DSM0_CR10
#define ADC_VolumePedal_DSM__CR11 CYREG_DSM0_CR11
#define ADC_VolumePedal_DSM__CR12 CYREG_DSM0_CR12
#define ADC_VolumePedal_DSM__CR13 CYREG_DSM0_CR13
#define ADC_VolumePedal_DSM__CR14 CYREG_DSM0_CR14
#define ADC_VolumePedal_DSM__CR15 CYREG_DSM0_CR15
#define ADC_VolumePedal_DSM__CR16 CYREG_DSM0_CR16
#define ADC_VolumePedal_DSM__CR17 CYREG_DSM0_CR17
#define ADC_VolumePedal_DSM__CR2 CYREG_DSM0_CR2
#define ADC_VolumePedal_DSM__CR3 CYREG_DSM0_CR3
#define ADC_VolumePedal_DSM__CR4 CYREG_DSM0_CR4
#define ADC_VolumePedal_DSM__CR5 CYREG_DSM0_CR5
#define ADC_VolumePedal_DSM__CR6 CYREG_DSM0_CR6
#define ADC_VolumePedal_DSM__CR7 CYREG_DSM0_CR7
#define ADC_VolumePedal_DSM__CR8 CYREG_DSM0_CR8
#define ADC_VolumePedal_DSM__CR9 CYREG_DSM0_CR9
#define ADC_VolumePedal_DSM__DEM0 CYREG_DSM0_DEM0
#define ADC_VolumePedal_DSM__DEM1 CYREG_DSM0_DEM1
#define ADC_VolumePedal_DSM__MISC CYREG_DSM0_MISC
#define ADC_VolumePedal_DSM__OUT0 CYREG_DSM0_OUT0
#define ADC_VolumePedal_DSM__OUT1 CYREG_DSM0_OUT1
#define ADC_VolumePedal_DSM__REF0 CYREG_DSM0_REF0
#define ADC_VolumePedal_DSM__REF1 CYREG_DSM0_REF1
#define ADC_VolumePedal_DSM__REF2 CYREG_DSM0_REF2
#define ADC_VolumePedal_DSM__REF3 CYREG_DSM0_REF3
#define ADC_VolumePedal_DSM__RSVD1 CYREG_DSM0_RSVD1
#define ADC_VolumePedal_DSM__SW0 CYREG_DSM0_SW0
#define ADC_VolumePedal_DSM__SW2 CYREG_DSM0_SW2
#define ADC_VolumePedal_DSM__SW3 CYREG_DSM0_SW3
#define ADC_VolumePedal_DSM__SW4 CYREG_DSM0_SW4
#define ADC_VolumePedal_DSM__SW6 CYREG_DSM0_SW6
#define ADC_VolumePedal_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define ADC_VolumePedal_DSM__TST0 CYREG_DSM0_TST0
#define ADC_VolumePedal_DSM__TST1 CYREG_DSM0_TST1
#define ADC_VolumePedal_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_VolumePedal_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_VolumePedal_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_VolumePedal_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define ADC_VolumePedal_Ext_CP_Clk__INDEX 0x00u
#define ADC_VolumePedal_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_VolumePedal_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define ADC_VolumePedal_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_VolumePedal_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define ADC_VolumePedal_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_VolumePedal_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_VolumePedal_IRQ__INTC_MASK 0x20000000u
#define ADC_VolumePedal_IRQ__INTC_NUMBER 29u
#define ADC_VolumePedal_IRQ__INTC_PRIOR_NUM 3u
#define ADC_VolumePedal_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_29
#define ADC_VolumePedal_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_VolumePedal_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_VolumePedal_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_VolumePedal_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_VolumePedal_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_VolumePedal_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_VolumePedal_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_VolumePedal_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_VolumePedal_theACLK__INDEX 0x00u
#define ADC_VolumePedal_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_VolumePedal_theACLK__PM_ACT_MSK 0x01u
#define ADC_VolumePedal_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_VolumePedal_theACLK__PM_STBY_MSK 0x01u

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Keys2NotewDisplay"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000001u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
