
adxl345-application-implement.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006984  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000470  08006ac8  08006ac8  00007ac8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f38  08006f38  00008200  2**0
                  CONTENTS
  4 .ARM          00000008  08006f38  08006f38  00007f38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006f40  08006f40  00008200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006f40  08006f40  00007f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006f44  08006f44  00007f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  08006f48  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ec  20000200  08007148  00008200  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003ec  08007148  000083ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00008200  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000613d  00000000  00000000  00008229  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001663  00000000  00000000  0000e366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  0000f9d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000527  00000000  00000000  000100b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000160ef  00000000  00000000  000105d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007d1c  00000000  00000000  000266c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086072  00000000  00000000  0002e3e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b4454  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d80  00000000  00000000  000b4498  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000047  00000000  00000000  000b7218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000200 	.word	0x20000200
 800015c:	00000000 	.word	0x00000000
 8000160:	08006aac 	.word	0x08006aac

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000204 	.word	0x20000204
 800017c:	08006aac 	.word	0x08006aac

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_fmul>:
 8000190:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000194:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000198:	bf1e      	ittt	ne
 800019a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800019e:	ea92 0f0c 	teqne	r2, ip
 80001a2:	ea93 0f0c 	teqne	r3, ip
 80001a6:	d06f      	beq.n	8000288 <__aeabi_fmul+0xf8>
 80001a8:	441a      	add	r2, r3
 80001aa:	ea80 0c01 	eor.w	ip, r0, r1
 80001ae:	0240      	lsls	r0, r0, #9
 80001b0:	bf18      	it	ne
 80001b2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80001b6:	d01e      	beq.n	80001f6 <__aeabi_fmul+0x66>
 80001b8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80001bc:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80001c0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80001c4:	fba0 3101 	umull	r3, r1, r0, r1
 80001c8:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80001cc:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001d0:	bf3e      	ittt	cc
 80001d2:	0049      	lslcc	r1, r1, #1
 80001d4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001d8:	005b      	lslcc	r3, r3, #1
 80001da:	ea40 0001 	orr.w	r0, r0, r1
 80001de:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001e2:	2afd      	cmp	r2, #253	@ 0xfd
 80001e4:	d81d      	bhi.n	8000222 <__aeabi_fmul+0x92>
 80001e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ee:	bf08      	it	eq
 80001f0:	f020 0001 	biceq.w	r0, r0, #1
 80001f4:	4770      	bx	lr
 80001f6:	f090 0f00 	teq	r0, #0
 80001fa:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001fe:	bf08      	it	eq
 8000200:	0249      	lsleq	r1, r1, #9
 8000202:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000206:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 800020a:	3a7f      	subs	r2, #127	@ 0x7f
 800020c:	bfc2      	ittt	gt
 800020e:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000212:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000216:	4770      	bxgt	lr
 8000218:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800021c:	f04f 0300 	mov.w	r3, #0
 8000220:	3a01      	subs	r2, #1
 8000222:	dc5d      	bgt.n	80002e0 <__aeabi_fmul+0x150>
 8000224:	f112 0f19 	cmn.w	r2, #25
 8000228:	bfdc      	itt	le
 800022a:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800022e:	4770      	bxle	lr
 8000230:	f1c2 0200 	rsb	r2, r2, #0
 8000234:	0041      	lsls	r1, r0, #1
 8000236:	fa21 f102 	lsr.w	r1, r1, r2
 800023a:	f1c2 0220 	rsb	r2, r2, #32
 800023e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000242:	ea5f 0031 	movs.w	r0, r1, rrx
 8000246:	f140 0000 	adc.w	r0, r0, #0
 800024a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800024e:	bf08      	it	eq
 8000250:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000254:	4770      	bx	lr
 8000256:	f092 0f00 	teq	r2, #0
 800025a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800025e:	bf02      	ittt	eq
 8000260:	0040      	lsleq	r0, r0, #1
 8000262:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000266:	3a01      	subeq	r2, #1
 8000268:	d0f9      	beq.n	800025e <__aeabi_fmul+0xce>
 800026a:	ea40 000c 	orr.w	r0, r0, ip
 800026e:	f093 0f00 	teq	r3, #0
 8000272:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000276:	bf02      	ittt	eq
 8000278:	0049      	lsleq	r1, r1, #1
 800027a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800027e:	3b01      	subeq	r3, #1
 8000280:	d0f9      	beq.n	8000276 <__aeabi_fmul+0xe6>
 8000282:	ea41 010c 	orr.w	r1, r1, ip
 8000286:	e78f      	b.n	80001a8 <__aeabi_fmul+0x18>
 8000288:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800028c:	ea92 0f0c 	teq	r2, ip
 8000290:	bf18      	it	ne
 8000292:	ea93 0f0c 	teqne	r3, ip
 8000296:	d00a      	beq.n	80002ae <__aeabi_fmul+0x11e>
 8000298:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800029c:	bf18      	it	ne
 800029e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80002a2:	d1d8      	bne.n	8000256 <__aeabi_fmul+0xc6>
 80002a4:	ea80 0001 	eor.w	r0, r0, r1
 80002a8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002ac:	4770      	bx	lr
 80002ae:	f090 0f00 	teq	r0, #0
 80002b2:	bf17      	itett	ne
 80002b4:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80002b8:	4608      	moveq	r0, r1
 80002ba:	f091 0f00 	teqne	r1, #0
 80002be:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80002c2:	d014      	beq.n	80002ee <__aeabi_fmul+0x15e>
 80002c4:	ea92 0f0c 	teq	r2, ip
 80002c8:	d101      	bne.n	80002ce <__aeabi_fmul+0x13e>
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	d10f      	bne.n	80002ee <__aeabi_fmul+0x15e>
 80002ce:	ea93 0f0c 	teq	r3, ip
 80002d2:	d103      	bne.n	80002dc <__aeabi_fmul+0x14c>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	bf18      	it	ne
 80002d8:	4608      	movne	r0, r1
 80002da:	d108      	bne.n	80002ee <__aeabi_fmul+0x15e>
 80002dc:	ea80 0001 	eor.w	r0, r0, r1
 80002e0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002e4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ec:	4770      	bx	lr
 80002ee:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002f2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002f6:	4770      	bx	lr

080002f8 <__aeabi_drsub>:
 80002f8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002fc:	e002      	b.n	8000304 <__adddf3>
 80002fe:	bf00      	nop

08000300 <__aeabi_dsub>:
 8000300:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000304 <__adddf3>:
 8000304:	b530      	push	{r4, r5, lr}
 8000306:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800030a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800030e:	ea94 0f05 	teq	r4, r5
 8000312:	bf08      	it	eq
 8000314:	ea90 0f02 	teqeq	r0, r2
 8000318:	bf1f      	itttt	ne
 800031a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800031e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000322:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000326:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800032a:	f000 80e2 	beq.w	80004f2 <__adddf3+0x1ee>
 800032e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000332:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000336:	bfb8      	it	lt
 8000338:	426d      	neglt	r5, r5
 800033a:	dd0c      	ble.n	8000356 <__adddf3+0x52>
 800033c:	442c      	add	r4, r5
 800033e:	ea80 0202 	eor.w	r2, r0, r2
 8000342:	ea81 0303 	eor.w	r3, r1, r3
 8000346:	ea82 0000 	eor.w	r0, r2, r0
 800034a:	ea83 0101 	eor.w	r1, r3, r1
 800034e:	ea80 0202 	eor.w	r2, r0, r2
 8000352:	ea81 0303 	eor.w	r3, r1, r3
 8000356:	2d36      	cmp	r5, #54	@ 0x36
 8000358:	bf88      	it	hi
 800035a:	bd30      	pophi	{r4, r5, pc}
 800035c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000360:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000364:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000368:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800036c:	d002      	beq.n	8000374 <__adddf3+0x70>
 800036e:	4240      	negs	r0, r0
 8000370:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000374:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000378:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800037c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000380:	d002      	beq.n	8000388 <__adddf3+0x84>
 8000382:	4252      	negs	r2, r2
 8000384:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000388:	ea94 0f05 	teq	r4, r5
 800038c:	f000 80a7 	beq.w	80004de <__adddf3+0x1da>
 8000390:	f1a4 0401 	sub.w	r4, r4, #1
 8000394:	f1d5 0e20 	rsbs	lr, r5, #32
 8000398:	db0d      	blt.n	80003b6 <__adddf3+0xb2>
 800039a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800039e:	fa22 f205 	lsr.w	r2, r2, r5
 80003a2:	1880      	adds	r0, r0, r2
 80003a4:	f141 0100 	adc.w	r1, r1, #0
 80003a8:	fa03 f20e 	lsl.w	r2, r3, lr
 80003ac:	1880      	adds	r0, r0, r2
 80003ae:	fa43 f305 	asr.w	r3, r3, r5
 80003b2:	4159      	adcs	r1, r3
 80003b4:	e00e      	b.n	80003d4 <__adddf3+0xd0>
 80003b6:	f1a5 0520 	sub.w	r5, r5, #32
 80003ba:	f10e 0e20 	add.w	lr, lr, #32
 80003be:	2a01      	cmp	r2, #1
 80003c0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003c4:	bf28      	it	cs
 80003c6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003ca:	fa43 f305 	asr.w	r3, r3, r5
 80003ce:	18c0      	adds	r0, r0, r3
 80003d0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003d4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d8:	d507      	bpl.n	80003ea <__adddf3+0xe6>
 80003da:	f04f 0e00 	mov.w	lr, #0
 80003de:	f1dc 0c00 	rsbs	ip, ip, #0
 80003e2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003e6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ea:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003ee:	d31b      	bcc.n	8000428 <__adddf3+0x124>
 80003f0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003f4:	d30c      	bcc.n	8000410 <__adddf3+0x10c>
 80003f6:	0849      	lsrs	r1, r1, #1
 80003f8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003fc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000400:	f104 0401 	add.w	r4, r4, #1
 8000404:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000408:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800040c:	f080 809a 	bcs.w	8000544 <__adddf3+0x240>
 8000410:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000414:	bf08      	it	eq
 8000416:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800041a:	f150 0000 	adcs.w	r0, r0, #0
 800041e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000422:	ea41 0105 	orr.w	r1, r1, r5
 8000426:	bd30      	pop	{r4, r5, pc}
 8000428:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800042c:	4140      	adcs	r0, r0
 800042e:	eb41 0101 	adc.w	r1, r1, r1
 8000432:	3c01      	subs	r4, #1
 8000434:	bf28      	it	cs
 8000436:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800043a:	d2e9      	bcs.n	8000410 <__adddf3+0x10c>
 800043c:	f091 0f00 	teq	r1, #0
 8000440:	bf04      	itt	eq
 8000442:	4601      	moveq	r1, r0
 8000444:	2000      	moveq	r0, #0
 8000446:	fab1 f381 	clz	r3, r1
 800044a:	bf08      	it	eq
 800044c:	3320      	addeq	r3, #32
 800044e:	f1a3 030b 	sub.w	r3, r3, #11
 8000452:	f1b3 0220 	subs.w	r2, r3, #32
 8000456:	da0c      	bge.n	8000472 <__adddf3+0x16e>
 8000458:	320c      	adds	r2, #12
 800045a:	dd08      	ble.n	800046e <__adddf3+0x16a>
 800045c:	f102 0c14 	add.w	ip, r2, #20
 8000460:	f1c2 020c 	rsb	r2, r2, #12
 8000464:	fa01 f00c 	lsl.w	r0, r1, ip
 8000468:	fa21 f102 	lsr.w	r1, r1, r2
 800046c:	e00c      	b.n	8000488 <__adddf3+0x184>
 800046e:	f102 0214 	add.w	r2, r2, #20
 8000472:	bfd8      	it	le
 8000474:	f1c2 0c20 	rsble	ip, r2, #32
 8000478:	fa01 f102 	lsl.w	r1, r1, r2
 800047c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000480:	bfdc      	itt	le
 8000482:	ea41 010c 	orrle.w	r1, r1, ip
 8000486:	4090      	lslle	r0, r2
 8000488:	1ae4      	subs	r4, r4, r3
 800048a:	bfa2      	ittt	ge
 800048c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000490:	4329      	orrge	r1, r5
 8000492:	bd30      	popge	{r4, r5, pc}
 8000494:	ea6f 0404 	mvn.w	r4, r4
 8000498:	3c1f      	subs	r4, #31
 800049a:	da1c      	bge.n	80004d6 <__adddf3+0x1d2>
 800049c:	340c      	adds	r4, #12
 800049e:	dc0e      	bgt.n	80004be <__adddf3+0x1ba>
 80004a0:	f104 0414 	add.w	r4, r4, #20
 80004a4:	f1c4 0220 	rsb	r2, r4, #32
 80004a8:	fa20 f004 	lsr.w	r0, r0, r4
 80004ac:	fa01 f302 	lsl.w	r3, r1, r2
 80004b0:	ea40 0003 	orr.w	r0, r0, r3
 80004b4:	fa21 f304 	lsr.w	r3, r1, r4
 80004b8:	ea45 0103 	orr.w	r1, r5, r3
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	f1c4 040c 	rsb	r4, r4, #12
 80004c2:	f1c4 0220 	rsb	r2, r4, #32
 80004c6:	fa20 f002 	lsr.w	r0, r0, r2
 80004ca:	fa01 f304 	lsl.w	r3, r1, r4
 80004ce:	ea40 0003 	orr.w	r0, r0, r3
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	fa21 f004 	lsr.w	r0, r1, r4
 80004da:	4629      	mov	r1, r5
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	f094 0f00 	teq	r4, #0
 80004e2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004e6:	bf06      	itte	eq
 80004e8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004ec:	3401      	addeq	r4, #1
 80004ee:	3d01      	subne	r5, #1
 80004f0:	e74e      	b.n	8000390 <__adddf3+0x8c>
 80004f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f6:	bf18      	it	ne
 80004f8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004fc:	d029      	beq.n	8000552 <__adddf3+0x24e>
 80004fe:	ea94 0f05 	teq	r4, r5
 8000502:	bf08      	it	eq
 8000504:	ea90 0f02 	teqeq	r0, r2
 8000508:	d005      	beq.n	8000516 <__adddf3+0x212>
 800050a:	ea54 0c00 	orrs.w	ip, r4, r0
 800050e:	bf04      	itt	eq
 8000510:	4619      	moveq	r1, r3
 8000512:	4610      	moveq	r0, r2
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	ea91 0f03 	teq	r1, r3
 800051a:	bf1e      	ittt	ne
 800051c:	2100      	movne	r1, #0
 800051e:	2000      	movne	r0, #0
 8000520:	bd30      	popne	{r4, r5, pc}
 8000522:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000526:	d105      	bne.n	8000534 <__adddf3+0x230>
 8000528:	0040      	lsls	r0, r0, #1
 800052a:	4149      	adcs	r1, r1
 800052c:	bf28      	it	cs
 800052e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000532:	bd30      	pop	{r4, r5, pc}
 8000534:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000538:	bf3c      	itt	cc
 800053a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800053e:	bd30      	popcc	{r4, r5, pc}
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000544:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000548:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800054c:	f04f 0000 	mov.w	r0, #0
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000556:	bf1a      	itte	ne
 8000558:	4619      	movne	r1, r3
 800055a:	4610      	movne	r0, r2
 800055c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000560:	bf1c      	itt	ne
 8000562:	460b      	movne	r3, r1
 8000564:	4602      	movne	r2, r0
 8000566:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800056a:	bf06      	itte	eq
 800056c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000570:	ea91 0f03 	teqeq	r1, r3
 8000574:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	bf00      	nop

0800057c <__aeabi_ui2d>:
 800057c:	f090 0f00 	teq	r0, #0
 8000580:	bf04      	itt	eq
 8000582:	2100      	moveq	r1, #0
 8000584:	4770      	bxeq	lr
 8000586:	b530      	push	{r4, r5, lr}
 8000588:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800058c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000590:	f04f 0500 	mov.w	r5, #0
 8000594:	f04f 0100 	mov.w	r1, #0
 8000598:	e750      	b.n	800043c <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_i2d>:
 800059c:	f090 0f00 	teq	r0, #0
 80005a0:	bf04      	itt	eq
 80005a2:	2100      	moveq	r1, #0
 80005a4:	4770      	bxeq	lr
 80005a6:	b530      	push	{r4, r5, lr}
 80005a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005b0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005b4:	bf48      	it	mi
 80005b6:	4240      	negmi	r0, r0
 80005b8:	f04f 0100 	mov.w	r1, #0
 80005bc:	e73e      	b.n	800043c <__adddf3+0x138>
 80005be:	bf00      	nop

080005c0 <__aeabi_f2d>:
 80005c0:	0042      	lsls	r2, r0, #1
 80005c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80005ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ce:	bf1f      	itttt	ne
 80005d0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005d4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005dc:	4770      	bxne	lr
 80005de:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005e2:	bf08      	it	eq
 80005e4:	4770      	bxeq	lr
 80005e6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ea:	bf04      	itt	eq
 80005ec:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005f0:	4770      	bxeq	lr
 80005f2:	b530      	push	{r4, r5, lr}
 80005f4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000600:	e71c      	b.n	800043c <__adddf3+0x138>
 8000602:	bf00      	nop

08000604 <__aeabi_ul2d>:
 8000604:	ea50 0201 	orrs.w	r2, r0, r1
 8000608:	bf08      	it	eq
 800060a:	4770      	bxeq	lr
 800060c:	b530      	push	{r4, r5, lr}
 800060e:	f04f 0500 	mov.w	r5, #0
 8000612:	e00a      	b.n	800062a <__aeabi_l2d+0x16>

08000614 <__aeabi_l2d>:
 8000614:	ea50 0201 	orrs.w	r2, r0, r1
 8000618:	bf08      	it	eq
 800061a:	4770      	bxeq	lr
 800061c:	b530      	push	{r4, r5, lr}
 800061e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000622:	d502      	bpl.n	800062a <__aeabi_l2d+0x16>
 8000624:	4240      	negs	r0, r0
 8000626:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800062a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800062e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000632:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000636:	f43f aed8 	beq.w	80003ea <__adddf3+0xe6>
 800063a:	f04f 0203 	mov.w	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800064a:	bf18      	it	ne
 800064c:	3203      	addne	r2, #3
 800064e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000652:	f1c2 0320 	rsb	r3, r2, #32
 8000656:	fa00 fc03 	lsl.w	ip, r0, r3
 800065a:	fa20 f002 	lsr.w	r0, r0, r2
 800065e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000662:	ea40 000e 	orr.w	r0, r0, lr
 8000666:	fa21 f102 	lsr.w	r1, r1, r2
 800066a:	4414      	add	r4, r2
 800066c:	e6bd      	b.n	80003ea <__adddf3+0xe6>
 800066e:	bf00      	nop

08000670 <__aeabi_dmul>:
 8000670:	b570      	push	{r4, r5, r6, lr}
 8000672:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000676:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800067a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800067e:	bf1d      	ittte	ne
 8000680:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000684:	ea94 0f0c 	teqne	r4, ip
 8000688:	ea95 0f0c 	teqne	r5, ip
 800068c:	f000 f8de 	bleq	800084c <__aeabi_dmul+0x1dc>
 8000690:	442c      	add	r4, r5
 8000692:	ea81 0603 	eor.w	r6, r1, r3
 8000696:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800069a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800069e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006a2:	bf18      	it	ne
 80006a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006b0:	d038      	beq.n	8000724 <__aeabi_dmul+0xb4>
 80006b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006b6:	f04f 0500 	mov.w	r5, #0
 80006ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006c6:	f04f 0600 	mov.w	r6, #0
 80006ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006ce:	f09c 0f00 	teq	ip, #0
 80006d2:	bf18      	it	ne
 80006d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006e4:	d204      	bcs.n	80006f0 <__aeabi_dmul+0x80>
 80006e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ea:	416d      	adcs	r5, r5
 80006ec:	eb46 0606 	adc.w	r6, r6, r6
 80006f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000700:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000704:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000708:	bf88      	it	hi
 800070a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800070e:	d81e      	bhi.n	800074e <__aeabi_dmul+0xde>
 8000710:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000714:	bf08      	it	eq
 8000716:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800071a:	f150 0000 	adcs.w	r0, r0, #0
 800071e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000728:	ea46 0101 	orr.w	r1, r6, r1
 800072c:	ea40 0002 	orr.w	r0, r0, r2
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000738:	bfc2      	ittt	gt
 800073a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800073e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000742:	bd70      	popgt	{r4, r5, r6, pc}
 8000744:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000748:	f04f 0e00 	mov.w	lr, #0
 800074c:	3c01      	subs	r4, #1
 800074e:	f300 80ab 	bgt.w	80008a8 <__aeabi_dmul+0x238>
 8000752:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000756:	bfde      	ittt	le
 8000758:	2000      	movle	r0, #0
 800075a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800075e:	bd70      	pople	{r4, r5, r6, pc}
 8000760:	f1c4 0400 	rsb	r4, r4, #0
 8000764:	3c20      	subs	r4, #32
 8000766:	da35      	bge.n	80007d4 <__aeabi_dmul+0x164>
 8000768:	340c      	adds	r4, #12
 800076a:	dc1b      	bgt.n	80007a4 <__aeabi_dmul+0x134>
 800076c:	f104 0414 	add.w	r4, r4, #20
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f305 	lsl.w	r3, r0, r5
 8000778:	fa20 f004 	lsr.w	r0, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000788:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000790:	fa21 f604 	lsr.w	r6, r1, r4
 8000794:	eb42 0106 	adc.w	r1, r2, r6
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 040c 	rsb	r4, r4, #12
 80007a8:	f1c4 0520 	rsb	r5, r4, #32
 80007ac:	fa00 f304 	lsl.w	r3, r0, r4
 80007b0:	fa20 f005 	lsr.w	r0, r0, r5
 80007b4:	fa01 f204 	lsl.w	r2, r1, r4
 80007b8:	ea40 0002 	orr.w	r0, r0, r2
 80007bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007c4:	f141 0100 	adc.w	r1, r1, #0
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f1c4 0520 	rsb	r5, r4, #32
 80007d8:	fa00 f205 	lsl.w	r2, r0, r5
 80007dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80007e0:	fa20 f304 	lsr.w	r3, r0, r4
 80007e4:	fa01 f205 	lsl.w	r2, r1, r5
 80007e8:	ea43 0302 	orr.w	r3, r3, r2
 80007ec:	fa21 f004 	lsr.w	r0, r1, r4
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	fa21 f204 	lsr.w	r2, r1, r4
 80007f8:	ea20 0002 	bic.w	r0, r0, r2
 80007fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000800:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000804:	bf08      	it	eq
 8000806:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800080a:	bd70      	pop	{r4, r5, r6, pc}
 800080c:	f094 0f00 	teq	r4, #0
 8000810:	d10f      	bne.n	8000832 <__aeabi_dmul+0x1c2>
 8000812:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000816:	0040      	lsls	r0, r0, #1
 8000818:	eb41 0101 	adc.w	r1, r1, r1
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	bf08      	it	eq
 8000822:	3c01      	subeq	r4, #1
 8000824:	d0f7      	beq.n	8000816 <__aeabi_dmul+0x1a6>
 8000826:	ea41 0106 	orr.w	r1, r1, r6
 800082a:	f095 0f00 	teq	r5, #0
 800082e:	bf18      	it	ne
 8000830:	4770      	bxne	lr
 8000832:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000836:	0052      	lsls	r2, r2, #1
 8000838:	eb43 0303 	adc.w	r3, r3, r3
 800083c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000840:	bf08      	it	eq
 8000842:	3d01      	subeq	r5, #1
 8000844:	d0f7      	beq.n	8000836 <__aeabi_dmul+0x1c6>
 8000846:	ea43 0306 	orr.w	r3, r3, r6
 800084a:	4770      	bx	lr
 800084c:	ea94 0f0c 	teq	r4, ip
 8000850:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000854:	bf18      	it	ne
 8000856:	ea95 0f0c 	teqne	r5, ip
 800085a:	d00c      	beq.n	8000876 <__aeabi_dmul+0x206>
 800085c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000866:	d1d1      	bne.n	800080c <__aeabi_dmul+0x19c>
 8000868:	ea81 0103 	eor.w	r1, r1, r3
 800086c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000870:	f04f 0000 	mov.w	r0, #0
 8000874:	bd70      	pop	{r4, r5, r6, pc}
 8000876:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800087a:	bf06      	itte	eq
 800087c:	4610      	moveq	r0, r2
 800087e:	4619      	moveq	r1, r3
 8000880:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000884:	d019      	beq.n	80008ba <__aeabi_dmul+0x24a>
 8000886:	ea94 0f0c 	teq	r4, ip
 800088a:	d102      	bne.n	8000892 <__aeabi_dmul+0x222>
 800088c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000890:	d113      	bne.n	80008ba <__aeabi_dmul+0x24a>
 8000892:	ea95 0f0c 	teq	r5, ip
 8000896:	d105      	bne.n	80008a4 <__aeabi_dmul+0x234>
 8000898:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800089c:	bf1c      	itt	ne
 800089e:	4610      	movne	r0, r2
 80008a0:	4619      	movne	r1, r3
 80008a2:	d10a      	bne.n	80008ba <__aeabi_dmul+0x24a>
 80008a4:	ea81 0103 	eor.w	r1, r1, r3
 80008a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008b4:	f04f 0000 	mov.w	r0, #0
 80008b8:	bd70      	pop	{r4, r5, r6, pc}
 80008ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008c2:	bd70      	pop	{r4, r5, r6, pc}

080008c4 <__aeabi_ddiv>:
 80008c4:	b570      	push	{r4, r5, r6, lr}
 80008c6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008ca:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008d2:	bf1d      	ittte	ne
 80008d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d8:	ea94 0f0c 	teqne	r4, ip
 80008dc:	ea95 0f0c 	teqne	r5, ip
 80008e0:	f000 f8a7 	bleq	8000a32 <__aeabi_ddiv+0x16e>
 80008e4:	eba4 0405 	sub.w	r4, r4, r5
 80008e8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008f4:	f000 8088 	beq.w	8000a08 <__aeabi_ddiv+0x144>
 80008f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008fc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000900:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000904:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000908:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800090c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000910:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000914:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000918:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800091c:	429d      	cmp	r5, r3
 800091e:	bf08      	it	eq
 8000920:	4296      	cmpeq	r6, r2
 8000922:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000926:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800092a:	d202      	bcs.n	8000932 <__aeabi_ddiv+0x6e>
 800092c:	085b      	lsrs	r3, r3, #1
 800092e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000932:	1ab6      	subs	r6, r6, r2
 8000934:	eb65 0503 	sbc.w	r5, r5, r3
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000942:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 000c 	orrcs.w	r0, r0, ip
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000988:	085b      	lsrs	r3, r3, #1
 800098a:	ea4f 0232 	mov.w	r2, r2, rrx
 800098e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000992:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000996:	bf22      	ittt	cs
 8000998:	1ab6      	subcs	r6, r6, r2
 800099a:	4675      	movcs	r5, lr
 800099c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009a0:	ea55 0e06 	orrs.w	lr, r5, r6
 80009a4:	d018      	beq.n	80009d8 <__aeabi_ddiv+0x114>
 80009a6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009aa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ae:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009b6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009ba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009be:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009c2:	d1c0      	bne.n	8000946 <__aeabi_ddiv+0x82>
 80009c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c8:	d10b      	bne.n	80009e2 <__aeabi_ddiv+0x11e>
 80009ca:	ea41 0100 	orr.w	r1, r1, r0
 80009ce:	f04f 0000 	mov.w	r0, #0
 80009d2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009d6:	e7b6      	b.n	8000946 <__aeabi_ddiv+0x82>
 80009d8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009dc:	bf04      	itt	eq
 80009de:	4301      	orreq	r1, r0
 80009e0:	2000      	moveq	r0, #0
 80009e2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009e6:	bf88      	it	hi
 80009e8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009ec:	f63f aeaf 	bhi.w	800074e <__aeabi_dmul+0xde>
 80009f0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009f4:	bf04      	itt	eq
 80009f6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009fe:	f150 0000 	adcs.w	r0, r0, #0
 8000a02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	pop	{r4, r5, r6, pc}
 8000a08:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a0c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a10:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a14:	bfc2      	ittt	gt
 8000a16:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a1a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a1e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a20:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a24:	f04f 0e00 	mov.w	lr, #0
 8000a28:	3c01      	subs	r4, #1
 8000a2a:	e690      	b.n	800074e <__aeabi_dmul+0xde>
 8000a2c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a30:	e68d      	b.n	800074e <__aeabi_dmul+0xde>
 8000a32:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a36:	ea94 0f0c 	teq	r4, ip
 8000a3a:	bf08      	it	eq
 8000a3c:	ea95 0f0c 	teqeq	r5, ip
 8000a40:	f43f af3b 	beq.w	80008ba <__aeabi_dmul+0x24a>
 8000a44:	ea94 0f0c 	teq	r4, ip
 8000a48:	d10a      	bne.n	8000a60 <__aeabi_ddiv+0x19c>
 8000a4a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a4e:	f47f af34 	bne.w	80008ba <__aeabi_dmul+0x24a>
 8000a52:	ea95 0f0c 	teq	r5, ip
 8000a56:	f47f af25 	bne.w	80008a4 <__aeabi_dmul+0x234>
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4619      	mov	r1, r3
 8000a5e:	e72c      	b.n	80008ba <__aeabi_dmul+0x24a>
 8000a60:	ea95 0f0c 	teq	r5, ip
 8000a64:	d106      	bne.n	8000a74 <__aeabi_ddiv+0x1b0>
 8000a66:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a6a:	f43f aefd 	beq.w	8000868 <__aeabi_dmul+0x1f8>
 8000a6e:	4610      	mov	r0, r2
 8000a70:	4619      	mov	r1, r3
 8000a72:	e722      	b.n	80008ba <__aeabi_dmul+0x24a>
 8000a74:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a7e:	f47f aec5 	bne.w	800080c <__aeabi_dmul+0x19c>
 8000a82:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a86:	f47f af0d 	bne.w	80008a4 <__aeabi_dmul+0x234>
 8000a8a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a8e:	f47f aeeb 	bne.w	8000868 <__aeabi_dmul+0x1f8>
 8000a92:	e712      	b.n	80008ba <__aeabi_dmul+0x24a>

08000a94 <__gedf2>:
 8000a94:	f04f 3cff 	mov.w	ip, #4294967295
 8000a98:	e006      	b.n	8000aa8 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__ledf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	e002      	b.n	8000aa8 <__cmpdf2+0x4>
 8000aa2:	bf00      	nop

08000aa4 <__cmpdf2>:
 8000aa4:	f04f 0c01 	mov.w	ip, #1
 8000aa8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab8:	bf18      	it	ne
 8000aba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000abe:	d01b      	beq.n	8000af8 <__cmpdf2+0x54>
 8000ac0:	b001      	add	sp, #4
 8000ac2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ac6:	bf0c      	ite	eq
 8000ac8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000acc:	ea91 0f03 	teqne	r1, r3
 8000ad0:	bf02      	ittt	eq
 8000ad2:	ea90 0f02 	teqeq	r0, r2
 8000ad6:	2000      	moveq	r0, #0
 8000ad8:	4770      	bxeq	lr
 8000ada:	f110 0f00 	cmn.w	r0, #0
 8000ade:	ea91 0f03 	teq	r1, r3
 8000ae2:	bf58      	it	pl
 8000ae4:	4299      	cmppl	r1, r3
 8000ae6:	bf08      	it	eq
 8000ae8:	4290      	cmpeq	r0, r2
 8000aea:	bf2c      	ite	cs
 8000aec:	17d8      	asrcs	r0, r3, #31
 8000aee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000af2:	f040 0001 	orr.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d102      	bne.n	8000b08 <__cmpdf2+0x64>
 8000b02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b06:	d107      	bne.n	8000b18 <__cmpdf2+0x74>
 8000b08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b10:	d1d6      	bne.n	8000ac0 <__cmpdf2+0x1c>
 8000b12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b16:	d0d3      	beq.n	8000ac0 <__cmpdf2+0x1c>
 8000b18:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_cdrcmple>:
 8000b20:	4684      	mov	ip, r0
 8000b22:	4610      	mov	r0, r2
 8000b24:	4662      	mov	r2, ip
 8000b26:	468c      	mov	ip, r1
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4663      	mov	r3, ip
 8000b2c:	e000      	b.n	8000b30 <__aeabi_cdcmpeq>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_cdcmpeq>:
 8000b30:	b501      	push	{r0, lr}
 8000b32:	f7ff ffb7 	bl	8000aa4 <__cmpdf2>
 8000b36:	2800      	cmp	r0, #0
 8000b38:	bf48      	it	mi
 8000b3a:	f110 0f00 	cmnmi.w	r0, #0
 8000b3e:	bd01      	pop	{r0, pc}

08000b40 <__aeabi_dcmpeq>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff fff4 	bl	8000b30 <__aeabi_cdcmpeq>
 8000b48:	bf0c      	ite	eq
 8000b4a:	2001      	moveq	r0, #1
 8000b4c:	2000      	movne	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmplt>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffea 	bl	8000b30 <__aeabi_cdcmpeq>
 8000b5c:	bf34      	ite	cc
 8000b5e:	2001      	movcc	r0, #1
 8000b60:	2000      	movcs	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmple>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffe0 	bl	8000b30 <__aeabi_cdcmpeq>
 8000b70:	bf94      	ite	ls
 8000b72:	2001      	movls	r0, #1
 8000b74:	2000      	movhi	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpge>:
 8000b7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b80:	f7ff ffce 	bl	8000b20 <__aeabi_cdrcmple>
 8000b84:	bf94      	ite	ls
 8000b86:	2001      	movls	r0, #1
 8000b88:	2000      	movhi	r0, #0
 8000b8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8e:	bf00      	nop

08000b90 <__aeabi_dcmpgt>:
 8000b90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b94:	f7ff ffc4 	bl	8000b20 <__aeabi_cdrcmple>
 8000b98:	bf34      	ite	cc
 8000b9a:	2001      	movcc	r0, #1
 8000b9c:	2000      	movcs	r0, #0
 8000b9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_dcmpun>:
 8000ba4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bac:	d102      	bne.n	8000bb4 <__aeabi_dcmpun+0x10>
 8000bae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bb2:	d10a      	bne.n	8000bca <__aeabi_dcmpun+0x26>
 8000bb4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bbc:	d102      	bne.n	8000bc4 <__aeabi_dcmpun+0x20>
 8000bbe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bc2:	d102      	bne.n	8000bca <__aeabi_dcmpun+0x26>
 8000bc4:	f04f 0000 	mov.w	r0, #0
 8000bc8:	4770      	bx	lr
 8000bca:	f04f 0001 	mov.w	r0, #1
 8000bce:	4770      	bx	lr

08000bd0 <__aeabi_d2iz>:
 8000bd0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd8:	d215      	bcs.n	8000c06 <__aeabi_d2iz+0x36>
 8000bda:	d511      	bpl.n	8000c00 <__aeabi_d2iz+0x30>
 8000bdc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000be0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000be4:	d912      	bls.n	8000c0c <__aeabi_d2iz+0x3c>
 8000be6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bf2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bf6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfa:	bf18      	it	ne
 8000bfc:	4240      	negne	r0, r0
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d105      	bne.n	8000c18 <__aeabi_d2iz+0x48>
 8000c0c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c10:	bf08      	it	eq
 8000c12:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <__aeabi_d2f>:
 8000c20:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c24:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c28:	bf24      	itt	cs
 8000c2a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c2e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c32:	d90d      	bls.n	8000c50 <__aeabi_d2f+0x30>
 8000c34:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c38:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c3c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c40:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c44:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c48:	bf08      	it	eq
 8000c4a:	f020 0001 	biceq.w	r0, r0, #1
 8000c4e:	4770      	bx	lr
 8000c50:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c54:	d121      	bne.n	8000c9a <__aeabi_d2f+0x7a>
 8000c56:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c5a:	bfbc      	itt	lt
 8000c5c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c60:	4770      	bxlt	lr
 8000c62:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c66:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c6a:	f1c2 0218 	rsb	r2, r2, #24
 8000c6e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c72:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c76:	fa20 f002 	lsr.w	r0, r0, r2
 8000c7a:	bf18      	it	ne
 8000c7c:	f040 0001 	orrne.w	r0, r0, #1
 8000c80:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c84:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c88:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c8c:	ea40 000c 	orr.w	r0, r0, ip
 8000c90:	fa23 f302 	lsr.w	r3, r3, r2
 8000c94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c98:	e7cc      	b.n	8000c34 <__aeabi_d2f+0x14>
 8000c9a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9e:	d107      	bne.n	8000cb0 <__aeabi_d2f+0x90>
 8000ca0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca4:	bf1e      	ittt	ne
 8000ca6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000caa:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cae:	4770      	bxne	lr
 8000cb0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cb4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cb8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_frsub>:
 8000cc0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cc4:	e002      	b.n	8000ccc <__addsf3>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_fsub>:
 8000cc8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ccc <__addsf3>:
 8000ccc:	0042      	lsls	r2, r0, #1
 8000cce:	bf1f      	itttt	ne
 8000cd0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cd4:	ea92 0f03 	teqne	r2, r3
 8000cd8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cdc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ce0:	d06a      	beq.n	8000db8 <__addsf3+0xec>
 8000ce2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ce6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cea:	bfc1      	itttt	gt
 8000cec:	18d2      	addgt	r2, r2, r3
 8000cee:	4041      	eorgt	r1, r0
 8000cf0:	4048      	eorgt	r0, r1
 8000cf2:	4041      	eorgt	r1, r0
 8000cf4:	bfb8      	it	lt
 8000cf6:	425b      	neglt	r3, r3
 8000cf8:	2b19      	cmp	r3, #25
 8000cfa:	bf88      	it	hi
 8000cfc:	4770      	bxhi	lr
 8000cfe:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d02:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d06:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d0a:	bf18      	it	ne
 8000d0c:	4240      	negne	r0, r0
 8000d0e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d12:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d16:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d1a:	bf18      	it	ne
 8000d1c:	4249      	negne	r1, r1
 8000d1e:	ea92 0f03 	teq	r2, r3
 8000d22:	d03f      	beq.n	8000da4 <__addsf3+0xd8>
 8000d24:	f1a2 0201 	sub.w	r2, r2, #1
 8000d28:	fa41 fc03 	asr.w	ip, r1, r3
 8000d2c:	eb10 000c 	adds.w	r0, r0, ip
 8000d30:	f1c3 0320 	rsb	r3, r3, #32
 8000d34:	fa01 f103 	lsl.w	r1, r1, r3
 8000d38:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d3c:	d502      	bpl.n	8000d44 <__addsf3+0x78>
 8000d3e:	4249      	negs	r1, r1
 8000d40:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d44:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d48:	d313      	bcc.n	8000d72 <__addsf3+0xa6>
 8000d4a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d4e:	d306      	bcc.n	8000d5e <__addsf3+0x92>
 8000d50:	0840      	lsrs	r0, r0, #1
 8000d52:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d56:	f102 0201 	add.w	r2, r2, #1
 8000d5a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d5c:	d251      	bcs.n	8000e02 <__addsf3+0x136>
 8000d5e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d62:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d66:	bf08      	it	eq
 8000d68:	f020 0001 	biceq.w	r0, r0, #1
 8000d6c:	ea40 0003 	orr.w	r0, r0, r3
 8000d70:	4770      	bx	lr
 8000d72:	0049      	lsls	r1, r1, #1
 8000d74:	eb40 0000 	adc.w	r0, r0, r0
 8000d78:	3a01      	subs	r2, #1
 8000d7a:	bf28      	it	cs
 8000d7c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d80:	d2ed      	bcs.n	8000d5e <__addsf3+0x92>
 8000d82:	fab0 fc80 	clz	ip, r0
 8000d86:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d8a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d8e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d92:	bfaa      	itet	ge
 8000d94:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d98:	4252      	neglt	r2, r2
 8000d9a:	4318      	orrge	r0, r3
 8000d9c:	bfbc      	itt	lt
 8000d9e:	40d0      	lsrlt	r0, r2
 8000da0:	4318      	orrlt	r0, r3
 8000da2:	4770      	bx	lr
 8000da4:	f092 0f00 	teq	r2, #0
 8000da8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dac:	bf06      	itte	eq
 8000dae:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000db2:	3201      	addeq	r2, #1
 8000db4:	3b01      	subne	r3, #1
 8000db6:	e7b5      	b.n	8000d24 <__addsf3+0x58>
 8000db8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dbc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dc0:	bf18      	it	ne
 8000dc2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dc6:	d021      	beq.n	8000e0c <__addsf3+0x140>
 8000dc8:	ea92 0f03 	teq	r2, r3
 8000dcc:	d004      	beq.n	8000dd8 <__addsf3+0x10c>
 8000dce:	f092 0f00 	teq	r2, #0
 8000dd2:	bf08      	it	eq
 8000dd4:	4608      	moveq	r0, r1
 8000dd6:	4770      	bx	lr
 8000dd8:	ea90 0f01 	teq	r0, r1
 8000ddc:	bf1c      	itt	ne
 8000dde:	2000      	movne	r0, #0
 8000de0:	4770      	bxne	lr
 8000de2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000de6:	d104      	bne.n	8000df2 <__addsf3+0x126>
 8000de8:	0040      	lsls	r0, r0, #1
 8000dea:	bf28      	it	cs
 8000dec:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000df0:	4770      	bx	lr
 8000df2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000df6:	bf3c      	itt	cc
 8000df8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000dfc:	4770      	bxcc	lr
 8000dfe:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e02:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e06:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e0a:	4770      	bx	lr
 8000e0c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e10:	bf16      	itet	ne
 8000e12:	4608      	movne	r0, r1
 8000e14:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e18:	4601      	movne	r1, r0
 8000e1a:	0242      	lsls	r2, r0, #9
 8000e1c:	bf06      	itte	eq
 8000e1e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e22:	ea90 0f01 	teqeq	r0, r1
 8000e26:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e2a:	4770      	bx	lr

08000e2c <__aeabi_ui2f>:
 8000e2c:	f04f 0300 	mov.w	r3, #0
 8000e30:	e004      	b.n	8000e3c <__aeabi_i2f+0x8>
 8000e32:	bf00      	nop

08000e34 <__aeabi_i2f>:
 8000e34:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e38:	bf48      	it	mi
 8000e3a:	4240      	negmi	r0, r0
 8000e3c:	ea5f 0c00 	movs.w	ip, r0
 8000e40:	bf08      	it	eq
 8000e42:	4770      	bxeq	lr
 8000e44:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e48:	4601      	mov	r1, r0
 8000e4a:	f04f 0000 	mov.w	r0, #0
 8000e4e:	e01c      	b.n	8000e8a <__aeabi_l2f+0x2a>

08000e50 <__aeabi_ul2f>:
 8000e50:	ea50 0201 	orrs.w	r2, r0, r1
 8000e54:	bf08      	it	eq
 8000e56:	4770      	bxeq	lr
 8000e58:	f04f 0300 	mov.w	r3, #0
 8000e5c:	e00a      	b.n	8000e74 <__aeabi_l2f+0x14>
 8000e5e:	bf00      	nop

08000e60 <__aeabi_l2f>:
 8000e60:	ea50 0201 	orrs.w	r2, r0, r1
 8000e64:	bf08      	it	eq
 8000e66:	4770      	bxeq	lr
 8000e68:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e6c:	d502      	bpl.n	8000e74 <__aeabi_l2f+0x14>
 8000e6e:	4240      	negs	r0, r0
 8000e70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e74:	ea5f 0c01 	movs.w	ip, r1
 8000e78:	bf02      	ittt	eq
 8000e7a:	4684      	moveq	ip, r0
 8000e7c:	4601      	moveq	r1, r0
 8000e7e:	2000      	moveq	r0, #0
 8000e80:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e84:	bf08      	it	eq
 8000e86:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e8a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e8e:	fabc f28c 	clz	r2, ip
 8000e92:	3a08      	subs	r2, #8
 8000e94:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e98:	db10      	blt.n	8000ebc <__aeabi_l2f+0x5c>
 8000e9a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ea4:	f1c2 0220 	rsb	r2, r2, #32
 8000ea8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000eac:	fa20 f202 	lsr.w	r2, r0, r2
 8000eb0:	eb43 0002 	adc.w	r0, r3, r2
 8000eb4:	bf08      	it	eq
 8000eb6:	f020 0001 	biceq.w	r0, r0, #1
 8000eba:	4770      	bx	lr
 8000ebc:	f102 0220 	add.w	r2, r2, #32
 8000ec0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ec4:	f1c2 0220 	rsb	r2, r2, #32
 8000ec8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ecc:	fa21 f202 	lsr.w	r2, r1, r2
 8000ed0:	eb43 0002 	adc.w	r0, r3, r2
 8000ed4:	bf08      	it	eq
 8000ed6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eda:	4770      	bx	lr

08000edc <__gesf2>:
 8000edc:	f04f 3cff 	mov.w	ip, #4294967295
 8000ee0:	e006      	b.n	8000ef0 <__cmpsf2+0x4>
 8000ee2:	bf00      	nop

08000ee4 <__lesf2>:
 8000ee4:	f04f 0c01 	mov.w	ip, #1
 8000ee8:	e002      	b.n	8000ef0 <__cmpsf2+0x4>
 8000eea:	bf00      	nop

08000eec <__cmpsf2>:
 8000eec:	f04f 0c01 	mov.w	ip, #1
 8000ef0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ef4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ef8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000efc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f00:	bf18      	it	ne
 8000f02:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f06:	d011      	beq.n	8000f2c <__cmpsf2+0x40>
 8000f08:	b001      	add	sp, #4
 8000f0a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f0e:	bf18      	it	ne
 8000f10:	ea90 0f01 	teqne	r0, r1
 8000f14:	bf58      	it	pl
 8000f16:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f1a:	bf88      	it	hi
 8000f1c:	17c8      	asrhi	r0, r1, #31
 8000f1e:	bf38      	it	cc
 8000f20:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f24:	bf18      	it	ne
 8000f26:	f040 0001 	orrne.w	r0, r0, #1
 8000f2a:	4770      	bx	lr
 8000f2c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f30:	d102      	bne.n	8000f38 <__cmpsf2+0x4c>
 8000f32:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f36:	d105      	bne.n	8000f44 <__cmpsf2+0x58>
 8000f38:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f3c:	d1e4      	bne.n	8000f08 <__cmpsf2+0x1c>
 8000f3e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f42:	d0e1      	beq.n	8000f08 <__cmpsf2+0x1c>
 8000f44:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <__aeabi_cfrcmple>:
 8000f4c:	4684      	mov	ip, r0
 8000f4e:	4608      	mov	r0, r1
 8000f50:	4661      	mov	r1, ip
 8000f52:	e7ff      	b.n	8000f54 <__aeabi_cfcmpeq>

08000f54 <__aeabi_cfcmpeq>:
 8000f54:	b50f      	push	{r0, r1, r2, r3, lr}
 8000f56:	f7ff ffc9 	bl	8000eec <__cmpsf2>
 8000f5a:	2800      	cmp	r0, #0
 8000f5c:	bf48      	it	mi
 8000f5e:	f110 0f00 	cmnmi.w	r0, #0
 8000f62:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000f64 <__aeabi_fcmpeq>:
 8000f64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f68:	f7ff fff4 	bl	8000f54 <__aeabi_cfcmpeq>
 8000f6c:	bf0c      	ite	eq
 8000f6e:	2001      	moveq	r0, #1
 8000f70:	2000      	movne	r0, #0
 8000f72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f76:	bf00      	nop

08000f78 <__aeabi_fcmplt>:
 8000f78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f7c:	f7ff ffea 	bl	8000f54 <__aeabi_cfcmpeq>
 8000f80:	bf34      	ite	cc
 8000f82:	2001      	movcc	r0, #1
 8000f84:	2000      	movcs	r0, #0
 8000f86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f8a:	bf00      	nop

08000f8c <__aeabi_fcmple>:
 8000f8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f90:	f7ff ffe0 	bl	8000f54 <__aeabi_cfcmpeq>
 8000f94:	bf94      	ite	ls
 8000f96:	2001      	movls	r0, #1
 8000f98:	2000      	movhi	r0, #0
 8000f9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f9e:	bf00      	nop

08000fa0 <__aeabi_fcmpge>:
 8000fa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fa4:	f7ff ffd2 	bl	8000f4c <__aeabi_cfrcmple>
 8000fa8:	bf94      	ite	ls
 8000faa:	2001      	movls	r0, #1
 8000fac:	2000      	movhi	r0, #0
 8000fae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_fcmpgt>:
 8000fb4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb8:	f7ff ffc8 	bl	8000f4c <__aeabi_cfrcmple>
 8000fbc:	bf34      	ite	cc
 8000fbe:	2001      	movcc	r0, #1
 8000fc0:	2000      	movcs	r0, #0
 8000fc2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_uldivmod>:
 8000fc8:	b953      	cbnz	r3, 8000fe0 <__aeabi_uldivmod+0x18>
 8000fca:	b94a      	cbnz	r2, 8000fe0 <__aeabi_uldivmod+0x18>
 8000fcc:	2900      	cmp	r1, #0
 8000fce:	bf08      	it	eq
 8000fd0:	2800      	cmpeq	r0, #0
 8000fd2:	bf1c      	itt	ne
 8000fd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000fd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000fdc:	f000 b968 	b.w	80012b0 <__aeabi_idiv0>
 8000fe0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fe4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fe8:	f000 f806 	bl	8000ff8 <__udivmoddi4>
 8000fec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ff0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ff4:	b004      	add	sp, #16
 8000ff6:	4770      	bx	lr

08000ff8 <__udivmoddi4>:
 8000ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ffc:	9d08      	ldr	r5, [sp, #32]
 8000ffe:	460c      	mov	r4, r1
 8001000:	2b00      	cmp	r3, #0
 8001002:	d14e      	bne.n	80010a2 <__udivmoddi4+0xaa>
 8001004:	4694      	mov	ip, r2
 8001006:	458c      	cmp	ip, r1
 8001008:	4686      	mov	lr, r0
 800100a:	fab2 f282 	clz	r2, r2
 800100e:	d962      	bls.n	80010d6 <__udivmoddi4+0xde>
 8001010:	b14a      	cbz	r2, 8001026 <__udivmoddi4+0x2e>
 8001012:	f1c2 0320 	rsb	r3, r2, #32
 8001016:	4091      	lsls	r1, r2
 8001018:	fa20 f303 	lsr.w	r3, r0, r3
 800101c:	fa0c fc02 	lsl.w	ip, ip, r2
 8001020:	4319      	orrs	r1, r3
 8001022:	fa00 fe02 	lsl.w	lr, r0, r2
 8001026:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800102a:	fbb1 f4f7 	udiv	r4, r1, r7
 800102e:	fb07 1114 	mls	r1, r7, r4, r1
 8001032:	fa1f f68c 	uxth.w	r6, ip
 8001036:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800103a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800103e:	fb04 f106 	mul.w	r1, r4, r6
 8001042:	4299      	cmp	r1, r3
 8001044:	d90a      	bls.n	800105c <__udivmoddi4+0x64>
 8001046:	eb1c 0303 	adds.w	r3, ip, r3
 800104a:	f104 30ff 	add.w	r0, r4, #4294967295
 800104e:	f080 8110 	bcs.w	8001272 <__udivmoddi4+0x27a>
 8001052:	4299      	cmp	r1, r3
 8001054:	f240 810d 	bls.w	8001272 <__udivmoddi4+0x27a>
 8001058:	3c02      	subs	r4, #2
 800105a:	4463      	add	r3, ip
 800105c:	1a59      	subs	r1, r3, r1
 800105e:	fbb1 f0f7 	udiv	r0, r1, r7
 8001062:	fb07 1110 	mls	r1, r7, r0, r1
 8001066:	fb00 f606 	mul.w	r6, r0, r6
 800106a:	fa1f f38e 	uxth.w	r3, lr
 800106e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001072:	429e      	cmp	r6, r3
 8001074:	d90a      	bls.n	800108c <__udivmoddi4+0x94>
 8001076:	eb1c 0303 	adds.w	r3, ip, r3
 800107a:	f100 31ff 	add.w	r1, r0, #4294967295
 800107e:	f080 80fa 	bcs.w	8001276 <__udivmoddi4+0x27e>
 8001082:	429e      	cmp	r6, r3
 8001084:	f240 80f7 	bls.w	8001276 <__udivmoddi4+0x27e>
 8001088:	4463      	add	r3, ip
 800108a:	3802      	subs	r0, #2
 800108c:	2100      	movs	r1, #0
 800108e:	1b9b      	subs	r3, r3, r6
 8001090:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001094:	b11d      	cbz	r5, 800109e <__udivmoddi4+0xa6>
 8001096:	40d3      	lsrs	r3, r2
 8001098:	2200      	movs	r2, #0
 800109a:	e9c5 3200 	strd	r3, r2, [r5]
 800109e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010a2:	428b      	cmp	r3, r1
 80010a4:	d905      	bls.n	80010b2 <__udivmoddi4+0xba>
 80010a6:	b10d      	cbz	r5, 80010ac <__udivmoddi4+0xb4>
 80010a8:	e9c5 0100 	strd	r0, r1, [r5]
 80010ac:	2100      	movs	r1, #0
 80010ae:	4608      	mov	r0, r1
 80010b0:	e7f5      	b.n	800109e <__udivmoddi4+0xa6>
 80010b2:	fab3 f183 	clz	r1, r3
 80010b6:	2900      	cmp	r1, #0
 80010b8:	d146      	bne.n	8001148 <__udivmoddi4+0x150>
 80010ba:	42a3      	cmp	r3, r4
 80010bc:	d302      	bcc.n	80010c4 <__udivmoddi4+0xcc>
 80010be:	4290      	cmp	r0, r2
 80010c0:	f0c0 80ee 	bcc.w	80012a0 <__udivmoddi4+0x2a8>
 80010c4:	1a86      	subs	r6, r0, r2
 80010c6:	eb64 0303 	sbc.w	r3, r4, r3
 80010ca:	2001      	movs	r0, #1
 80010cc:	2d00      	cmp	r5, #0
 80010ce:	d0e6      	beq.n	800109e <__udivmoddi4+0xa6>
 80010d0:	e9c5 6300 	strd	r6, r3, [r5]
 80010d4:	e7e3      	b.n	800109e <__udivmoddi4+0xa6>
 80010d6:	2a00      	cmp	r2, #0
 80010d8:	f040 808f 	bne.w	80011fa <__udivmoddi4+0x202>
 80010dc:	eba1 040c 	sub.w	r4, r1, ip
 80010e0:	2101      	movs	r1, #1
 80010e2:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80010e6:	fa1f f78c 	uxth.w	r7, ip
 80010ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80010ee:	fb08 4416 	mls	r4, r8, r6, r4
 80010f2:	fb07 f006 	mul.w	r0, r7, r6
 80010f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80010fa:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80010fe:	4298      	cmp	r0, r3
 8001100:	d908      	bls.n	8001114 <__udivmoddi4+0x11c>
 8001102:	eb1c 0303 	adds.w	r3, ip, r3
 8001106:	f106 34ff 	add.w	r4, r6, #4294967295
 800110a:	d202      	bcs.n	8001112 <__udivmoddi4+0x11a>
 800110c:	4298      	cmp	r0, r3
 800110e:	f200 80cb 	bhi.w	80012a8 <__udivmoddi4+0x2b0>
 8001112:	4626      	mov	r6, r4
 8001114:	1a1c      	subs	r4, r3, r0
 8001116:	fbb4 f0f8 	udiv	r0, r4, r8
 800111a:	fb08 4410 	mls	r4, r8, r0, r4
 800111e:	fb00 f707 	mul.w	r7, r0, r7
 8001122:	fa1f f38e 	uxth.w	r3, lr
 8001126:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800112a:	429f      	cmp	r7, r3
 800112c:	d908      	bls.n	8001140 <__udivmoddi4+0x148>
 800112e:	eb1c 0303 	adds.w	r3, ip, r3
 8001132:	f100 34ff 	add.w	r4, r0, #4294967295
 8001136:	d202      	bcs.n	800113e <__udivmoddi4+0x146>
 8001138:	429f      	cmp	r7, r3
 800113a:	f200 80ae 	bhi.w	800129a <__udivmoddi4+0x2a2>
 800113e:	4620      	mov	r0, r4
 8001140:	1bdb      	subs	r3, r3, r7
 8001142:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001146:	e7a5      	b.n	8001094 <__udivmoddi4+0x9c>
 8001148:	f1c1 0720 	rsb	r7, r1, #32
 800114c:	408b      	lsls	r3, r1
 800114e:	fa22 fc07 	lsr.w	ip, r2, r7
 8001152:	ea4c 0c03 	orr.w	ip, ip, r3
 8001156:	fa24 f607 	lsr.w	r6, r4, r7
 800115a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800115e:	fbb6 f8f9 	udiv	r8, r6, r9
 8001162:	fa1f fe8c 	uxth.w	lr, ip
 8001166:	fb09 6618 	mls	r6, r9, r8, r6
 800116a:	fa20 f307 	lsr.w	r3, r0, r7
 800116e:	408c      	lsls	r4, r1
 8001170:	fa00 fa01 	lsl.w	sl, r0, r1
 8001174:	fb08 f00e 	mul.w	r0, r8, lr
 8001178:	431c      	orrs	r4, r3
 800117a:	0c23      	lsrs	r3, r4, #16
 800117c:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001180:	4298      	cmp	r0, r3
 8001182:	fa02 f201 	lsl.w	r2, r2, r1
 8001186:	d90a      	bls.n	800119e <__udivmoddi4+0x1a6>
 8001188:	eb1c 0303 	adds.w	r3, ip, r3
 800118c:	f108 36ff 	add.w	r6, r8, #4294967295
 8001190:	f080 8081 	bcs.w	8001296 <__udivmoddi4+0x29e>
 8001194:	4298      	cmp	r0, r3
 8001196:	d97e      	bls.n	8001296 <__udivmoddi4+0x29e>
 8001198:	f1a8 0802 	sub.w	r8, r8, #2
 800119c:	4463      	add	r3, ip
 800119e:	1a1e      	subs	r6, r3, r0
 80011a0:	fbb6 f3f9 	udiv	r3, r6, r9
 80011a4:	fb09 6613 	mls	r6, r9, r3, r6
 80011a8:	fb03 fe0e 	mul.w	lr, r3, lr
 80011ac:	b2a4      	uxth	r4, r4
 80011ae:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 80011b2:	45a6      	cmp	lr, r4
 80011b4:	d908      	bls.n	80011c8 <__udivmoddi4+0x1d0>
 80011b6:	eb1c 0404 	adds.w	r4, ip, r4
 80011ba:	f103 30ff 	add.w	r0, r3, #4294967295
 80011be:	d266      	bcs.n	800128e <__udivmoddi4+0x296>
 80011c0:	45a6      	cmp	lr, r4
 80011c2:	d964      	bls.n	800128e <__udivmoddi4+0x296>
 80011c4:	3b02      	subs	r3, #2
 80011c6:	4464      	add	r4, ip
 80011c8:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80011cc:	fba0 8302 	umull	r8, r3, r0, r2
 80011d0:	eba4 040e 	sub.w	r4, r4, lr
 80011d4:	429c      	cmp	r4, r3
 80011d6:	46c6      	mov	lr, r8
 80011d8:	461e      	mov	r6, r3
 80011da:	d350      	bcc.n	800127e <__udivmoddi4+0x286>
 80011dc:	d04d      	beq.n	800127a <__udivmoddi4+0x282>
 80011de:	b155      	cbz	r5, 80011f6 <__udivmoddi4+0x1fe>
 80011e0:	ebba 030e 	subs.w	r3, sl, lr
 80011e4:	eb64 0406 	sbc.w	r4, r4, r6
 80011e8:	fa04 f707 	lsl.w	r7, r4, r7
 80011ec:	40cb      	lsrs	r3, r1
 80011ee:	431f      	orrs	r7, r3
 80011f0:	40cc      	lsrs	r4, r1
 80011f2:	e9c5 7400 	strd	r7, r4, [r5]
 80011f6:	2100      	movs	r1, #0
 80011f8:	e751      	b.n	800109e <__udivmoddi4+0xa6>
 80011fa:	fa0c fc02 	lsl.w	ip, ip, r2
 80011fe:	f1c2 0320 	rsb	r3, r2, #32
 8001202:	40d9      	lsrs	r1, r3
 8001204:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001208:	fa20 f303 	lsr.w	r3, r0, r3
 800120c:	fa00 fe02 	lsl.w	lr, r0, r2
 8001210:	fbb1 f0f8 	udiv	r0, r1, r8
 8001214:	fb08 1110 	mls	r1, r8, r0, r1
 8001218:	4094      	lsls	r4, r2
 800121a:	431c      	orrs	r4, r3
 800121c:	fa1f f78c 	uxth.w	r7, ip
 8001220:	0c23      	lsrs	r3, r4, #16
 8001222:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001226:	fb00 f107 	mul.w	r1, r0, r7
 800122a:	4299      	cmp	r1, r3
 800122c:	d908      	bls.n	8001240 <__udivmoddi4+0x248>
 800122e:	eb1c 0303 	adds.w	r3, ip, r3
 8001232:	f100 36ff 	add.w	r6, r0, #4294967295
 8001236:	d22c      	bcs.n	8001292 <__udivmoddi4+0x29a>
 8001238:	4299      	cmp	r1, r3
 800123a:	d92a      	bls.n	8001292 <__udivmoddi4+0x29a>
 800123c:	3802      	subs	r0, #2
 800123e:	4463      	add	r3, ip
 8001240:	1a5b      	subs	r3, r3, r1
 8001242:	fbb3 f1f8 	udiv	r1, r3, r8
 8001246:	fb08 3311 	mls	r3, r8, r1, r3
 800124a:	b2a4      	uxth	r4, r4
 800124c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001250:	fb01 f307 	mul.w	r3, r1, r7
 8001254:	42a3      	cmp	r3, r4
 8001256:	d908      	bls.n	800126a <__udivmoddi4+0x272>
 8001258:	eb1c 0404 	adds.w	r4, ip, r4
 800125c:	f101 36ff 	add.w	r6, r1, #4294967295
 8001260:	d213      	bcs.n	800128a <__udivmoddi4+0x292>
 8001262:	42a3      	cmp	r3, r4
 8001264:	d911      	bls.n	800128a <__udivmoddi4+0x292>
 8001266:	3902      	subs	r1, #2
 8001268:	4464      	add	r4, ip
 800126a:	1ae4      	subs	r4, r4, r3
 800126c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001270:	e73b      	b.n	80010ea <__udivmoddi4+0xf2>
 8001272:	4604      	mov	r4, r0
 8001274:	e6f2      	b.n	800105c <__udivmoddi4+0x64>
 8001276:	4608      	mov	r0, r1
 8001278:	e708      	b.n	800108c <__udivmoddi4+0x94>
 800127a:	45c2      	cmp	sl, r8
 800127c:	d2af      	bcs.n	80011de <__udivmoddi4+0x1e6>
 800127e:	ebb8 0e02 	subs.w	lr, r8, r2
 8001282:	eb63 060c 	sbc.w	r6, r3, ip
 8001286:	3801      	subs	r0, #1
 8001288:	e7a9      	b.n	80011de <__udivmoddi4+0x1e6>
 800128a:	4631      	mov	r1, r6
 800128c:	e7ed      	b.n	800126a <__udivmoddi4+0x272>
 800128e:	4603      	mov	r3, r0
 8001290:	e79a      	b.n	80011c8 <__udivmoddi4+0x1d0>
 8001292:	4630      	mov	r0, r6
 8001294:	e7d4      	b.n	8001240 <__udivmoddi4+0x248>
 8001296:	46b0      	mov	r8, r6
 8001298:	e781      	b.n	800119e <__udivmoddi4+0x1a6>
 800129a:	4463      	add	r3, ip
 800129c:	3802      	subs	r0, #2
 800129e:	e74f      	b.n	8001140 <__udivmoddi4+0x148>
 80012a0:	4606      	mov	r6, r0
 80012a2:	4623      	mov	r3, r4
 80012a4:	4608      	mov	r0, r1
 80012a6:	e711      	b.n	80010cc <__udivmoddi4+0xd4>
 80012a8:	3e02      	subs	r6, #2
 80012aa:	4463      	add	r3, ip
 80012ac:	e732      	b.n	8001114 <__udivmoddi4+0x11c>
 80012ae:	bf00      	nop

080012b0 <__aeabi_idiv0>:
 80012b0:	4770      	bx	lr
 80012b2:	bf00      	nop

080012b4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012bc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012c0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80012c4:	f003 0301 	and.w	r3, r3, #1
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d013      	beq.n	80012f4 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80012cc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012d0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80012d4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d00b      	beq.n	80012f4 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80012dc:	e000      	b.n	80012e0 <ITM_SendChar+0x2c>
    {
      __NOP();
 80012de:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80012e0:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d0f9      	beq.n	80012de <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80012ea:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80012f4:	687b      	ldr	r3, [r7, #4]
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr

08001300 <_write>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < len; i++)
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
 8001310:	e009      	b.n	8001326 <_write+0x26>
    {
        ITM_SendChar(*ptr++);
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	1c5a      	adds	r2, r3, #1
 8001316:	60ba      	str	r2, [r7, #8]
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	4618      	mov	r0, r3
 800131c:	f7ff ffca 	bl	80012b4 <ITM_SendChar>
    for (int i = 0; i < len; i++)
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	3301      	adds	r3, #1
 8001324:	617b      	str	r3, [r7, #20]
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	429a      	cmp	r2, r3
 800132c:	dbf1      	blt.n	8001312 <_write+0x12>
    }
    return len;
 800132e:	687b      	ldr	r3, [r7, #4]
}
 8001330:	4618      	mov	r0, r3
 8001332:	3718      	adds	r7, #24
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}

08001338 <adxl_write>:
 * To read Polling.
 * - Write to
 */

void adxl_write (uint8_t Reg, uint8_t data)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	460a      	mov	r2, r1
 8001342:	71fb      	strb	r3, [r7, #7]
 8001344:	4613      	mov	r3, r2
 8001346:	71bb      	strb	r3, [r7, #6]
	uint8_t writeBuf[2];
	writeBuf[0] = Reg|0x40;  // multi-byte write enabled
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800134e:	b2db      	uxtb	r3, r3
 8001350:	733b      	strb	r3, [r7, #12]
	writeBuf[1] = data;
 8001352:	79bb      	ldrb	r3, [r7, #6]
 8001354:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); // pull the cs pin low to enable the slave
 8001356:	2200      	movs	r2, #0
 8001358:	2140      	movs	r1, #64	@ 0x40
 800135a:	4809      	ldr	r0, [pc, #36]	@ (8001380 <adxl_write+0x48>)
 800135c:	f001 f8a4 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi1, writeBuf, 2, 100);  // transmit the address and data
 8001360:	f107 010c 	add.w	r1, r7, #12
 8001364:	2364      	movs	r3, #100	@ 0x64
 8001366:	2202      	movs	r2, #2
 8001368:	4806      	ldr	r0, [pc, #24]	@ (8001384 <adxl_write+0x4c>)
 800136a:	f001 fed8 	bl	800311e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET); // pull the cs pin high to disable the slave
 800136e:	2201      	movs	r2, #1
 8001370:	2140      	movs	r1, #64	@ 0x40
 8001372:	4803      	ldr	r0, [pc, #12]	@ (8001380 <adxl_write+0x48>)
 8001374:	f001 f898 	bl	80024a8 <HAL_GPIO_WritePin>
}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	40020400 	.word	0x40020400
 8001384:	2000021c 	.word	0x2000021c

08001388 <adxl_read>:

void adxl_read (uint8_t Reg, uint8_t *Buffer, size_t len)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b084      	sub	sp, #16
 800138c:	af00      	add	r7, sp, #0
 800138e:	4603      	mov	r3, r0
 8001390:	60b9      	str	r1, [r7, #8]
 8001392:	607a      	str	r2, [r7, #4]
 8001394:	73fb      	strb	r3, [r7, #15]
	Reg |= 0x80;  // read operation
 8001396:	7bfb      	ldrb	r3, [r7, #15]
 8001398:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800139c:	b2db      	uxtb	r3, r3
 800139e:	73fb      	strb	r3, [r7, #15]
	Reg |= 0x40;  // multi-byte read
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);  // pull the CS pin low to enable the slave
 80013aa:	2200      	movs	r2, #0
 80013ac:	2140      	movs	r1, #64	@ 0x40
 80013ae:	480d      	ldr	r0, [pc, #52]	@ (80013e4 <adxl_read+0x5c>)
 80013b0:	f001 f87a 	bl	80024a8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit (&hspi1, &Reg, 1, 100);  // send the address from where you want to read data
 80013b4:	f107 010f 	add.w	r1, r7, #15
 80013b8:	2364      	movs	r3, #100	@ 0x64
 80013ba:	2201      	movs	r2, #1
 80013bc:	480a      	ldr	r0, [pc, #40]	@ (80013e8 <adxl_read+0x60>)
 80013be:	f001 feae 	bl	800311e <HAL_SPI_Transmit>
	HAL_SPI_Receive (&hspi1, Buffer, len, 100);  // read 6 BYTES of data
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	2364      	movs	r3, #100	@ 0x64
 80013c8:	68b9      	ldr	r1, [r7, #8]
 80013ca:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <adxl_read+0x60>)
 80013cc:	f001 ffea 	bl	80033a4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin (GPIOB, GPIO_PIN_6, GPIO_PIN_SET);  // pull the CS pin high to disable the slave
 80013d0:	2201      	movs	r2, #1
 80013d2:	2140      	movs	r1, #64	@ 0x40
 80013d4:	4803      	ldr	r0, [pc, #12]	@ (80013e4 <adxl_read+0x5c>)
 80013d6:	f001 f867 	bl	80024a8 <HAL_GPIO_WritePin>
}
 80013da:	bf00      	nop
 80013dc:	3710      	adds	r7, #16
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40020400 	.word	0x40020400
 80013e8:	2000021c 	.word	0x2000021c

080013ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_7)
 80013f6:	88fb      	ldrh	r3, [r7, #6]
 80013f8:	2b80      	cmp	r3, #128	@ 0x80
 80013fa:	d12a      	bne.n	8001452 <HAL_GPIO_EXTI_Callback+0x66>
    {
//        printf("Interrupt detected\n");

        uint8_t int_source;
        adxl_read(INT_SOURCE, &int_source, 1);
 80013fc:	4b17      	ldr	r3, [pc, #92]	@ (800145c <HAL_GPIO_EXTI_Callback+0x70>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	f107 010f 	add.w	r1, r7, #15
 8001404:	2201      	movs	r2, #1
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff ffbe 	bl	8001388 <adxl_read>

        if (int_source & (1 << 5))
 800140c:	7bfb      	ldrb	r3, [r7, #15]
 800140e:	f003 0320 	and.w	r3, r3, #32
 8001412:	2b00      	cmp	r3, #0
 8001414:	d003      	beq.n	800141e <HAL_GPIO_EXTI_Callback+0x32>
        {
            printf("Double Tap detected.\n");
 8001416:	4812      	ldr	r0, [pc, #72]	@ (8001460 <HAL_GPIO_EXTI_Callback+0x74>)
 8001418:	f003 f942 	bl	80046a0 <puts>
        else if (int_source & (1 << 3))
        {
            printf("Inactivity detected.\n");
        }
    }
}
 800141c:	e019      	b.n	8001452 <HAL_GPIO_EXTI_Callback+0x66>
        else if (int_source & (1 << 6))
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001424:	2b00      	cmp	r3, #0
 8001426:	d003      	beq.n	8001430 <HAL_GPIO_EXTI_Callback+0x44>
            printf("Single Tap detected.\n");
 8001428:	480e      	ldr	r0, [pc, #56]	@ (8001464 <HAL_GPIO_EXTI_Callback+0x78>)
 800142a:	f003 f939 	bl	80046a0 <puts>
}
 800142e:	e010      	b.n	8001452 <HAL_GPIO_EXTI_Callback+0x66>
        else if (int_source & (1 << 4))
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	f003 0310 	and.w	r3, r3, #16
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_GPIO_EXTI_Callback+0x56>
            printf("Activity detected.\n");
 800143a:	480b      	ldr	r0, [pc, #44]	@ (8001468 <HAL_GPIO_EXTI_Callback+0x7c>)
 800143c:	f003 f930 	bl	80046a0 <puts>
}
 8001440:	e007      	b.n	8001452 <HAL_GPIO_EXTI_Callback+0x66>
        else if (int_source & (1 << 3))
 8001442:	7bfb      	ldrb	r3, [r7, #15]
 8001444:	f003 0308 	and.w	r3, r3, #8
 8001448:	2b00      	cmp	r3, #0
 800144a:	d002      	beq.n	8001452 <HAL_GPIO_EXTI_Callback+0x66>
            printf("Inactivity detected.\n");
 800144c:	4807      	ldr	r0, [pc, #28]	@ (800146c <HAL_GPIO_EXTI_Callback+0x80>)
 800144e:	f003 f927 	bl	80046a0 <puts>
}
 8001452:	bf00      	nop
 8001454:	3710      	adds	r7, #16
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	20000010 	.word	0x20000010
 8001460:	08006ac8 	.word	0x08006ac8
 8001464:	08006ae0 	.word	0x08006ae0
 8001468:	08006af8 	.word	0x08006af8
 800146c:	08006b0c 	.word	0x08006b0c

08001470 <adxl_init>:
//    }
//    __enable_irq();
//}

void adxl_init (void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	adxl_read(DEVICE, &chipID, 1);
 8001474:	4b41      	ldr	r3, [pc, #260]	@ (800157c <adxl_init+0x10c>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2201      	movs	r2, #1
 800147a:	4941      	ldr	r1, [pc, #260]	@ (8001580 <adxl_init+0x110>)
 800147c:	4618      	mov	r0, r3
 800147e:	f7ff ff83 	bl	8001388 <adxl_read>
	if (chipID == 0xE5)
 8001482:	4b3f      	ldr	r3, [pc, #252]	@ (8001580 <adxl_init+0x110>)
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	2be5      	cmp	r3, #229	@ 0xe5
 8001488:	d175      	bne.n	8001576 <adxl_init+0x106>
	{
		adxl_write (POWER_CTL, 0x00);		// Standby mode for initialize. (Reset all Bits.)
 800148a:	4b3e      	ldr	r3, [pc, #248]	@ (8001584 <adxl_init+0x114>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff51 	bl	8001338 <adxl_write>
		adxl_write (BW_RATE, 0x0D);			// Disable sleep mode and Output Data Rate 800Hz
 8001496:	4b3c      	ldr	r3, [pc, #240]	@ (8001588 <adxl_init+0x118>)
 8001498:	781b      	ldrb	r3, [r3, #0]
 800149a:	210d      	movs	r1, #13
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff ff4b 	bl	8001338 <adxl_write>
	////////// DATA FORMAT //////////
		// 00[0]01011		Set the interrupt to active high
		// 0000[1]011		Set in full resolution mode
		// 00001[0]11		Set in the right-justified mode
		// 000010[11]		Set the g range in // ±16 g
		adxl_write (DATA_FORMAT, 0x0B);
 80014a2:	4b3a      	ldr	r3, [pc, #232]	@ (800158c <adxl_init+0x11c>)
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	210b      	movs	r1, #11
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff ff45 	bl	8001338 <adxl_write>
	////////// OFFSET CALIBRATION //////////
		// The scale factor of offset is 15.6mg/LSB = 0.0156g/LSB
		// x_avg (100 samples) = -0.04989g
		// y_avg (100 samples) = -0.03662g
		// z_avg (100 samples) = 0.946931g
		adxl_write (OFSX, 0x03);			// Set offset x-axis 3 x 0.0156g = +0.0468g
 80014ae:	4b38      	ldr	r3, [pc, #224]	@ (8001590 <adxl_init+0x120>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2103      	movs	r1, #3
 80014b4:	4618      	mov	r0, r3
 80014b6:	f7ff ff3f 	bl	8001338 <adxl_write>
		adxl_write (OFSY, 0x03);			// Set offset y-axis 3 x 0.0156g = +0.0468g
 80014ba:	4b36      	ldr	r3, [pc, #216]	@ (8001594 <adxl_init+0x124>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	2103      	movs	r1, #3
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff ff39 	bl	8001338 <adxl_write>
		adxl_write (OFSZ, 0x03);			// Set offset z-axis 3 x 0.0156g = +0.0468g
 80014c6:	4b34      	ldr	r3, [pc, #208]	@ (8001598 <adxl_init+0x128>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	2103      	movs	r1, #3
 80014cc:	4618      	mov	r0, r3
 80014ce:	f7ff ff33 	bl	8001338 <adxl_write>

	////////// TAP DETECTION //////////
		// Threshold tap, the scale factor is 62.5mg/LSB = 0.0625g/LSB
		adxl_write (THRESH_TAP, 0x18);		// Set threshold 24 x 0.0625 = 1.5g
 80014d2:	4b32      	ldr	r3, [pc, #200]	@ (800159c <adxl_init+0x12c>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2118      	movs	r1, #24
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff2d 	bl	8001338 <adxl_write>
//		adxl_write (THRESH_TAP, 0xFF);		// Set threshold 256 x 0.0625 = 16g (Maximum)
		// Tap duration, the scale factor is 625us/LSB = 0.625ms/LSB
		adxl_write (DUR, 0x50);				// Set duration 80 x 0.625ms = 50ms
 80014de:	4b30      	ldr	r3, [pc, #192]	@ (80015a0 <adxl_init+0x130>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	2150      	movs	r1, #80	@ 0x50
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff ff27 	bl	8001338 <adxl_write>
		// Tap latency, the scale factor is 1.25ms/LSB
		adxl_write (Latent, 0x20);			// Set latency 32 x 1.25ms = 40ms
 80014ea:	4b2e      	ldr	r3, [pc, #184]	@ (80015a4 <adxl_init+0x134>)
 80014ec:	781b      	ldrb	r3, [r3, #0]
 80014ee:	2120      	movs	r1, #32
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff21 	bl	8001338 <adxl_write>
		// Tap Window, the scale factor is 1.25ms/LSB
		adxl_write (Window, 0xF0);			// Set window 240 x 1.25ms = 300ms
 80014f6:	4b2c      	ldr	r3, [pc, #176]	@ (80015a8 <adxl_init+0x138>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	21f0      	movs	r1, #240	@ 0xf0
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff1b 	bl	8001338 <adxl_write>
		// Tap Axes control
		adxl_write (TAP_AXES, 0x01),		// Enable z-axis for detect tap function
 8001502:	4b2a      	ldr	r3, [pc, #168]	@ (80015ac <adxl_init+0x13c>)
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	2101      	movs	r1, #1
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff ff15 	bl	8001338 <adxl_write>

	////////// ACTIVITY ANS INACTIVITY DETECTION //////////
		// Threshold activity, the scale factor is 62.5mg/LSB = 0.0625g/LSB
		adxl_write (THRESH_ACT, 0x03);		// set threshold activity 3 x 0.0625g = 0.1875g
 800150e:	4b28      	ldr	r3, [pc, #160]	@ (80015b0 <adxl_init+0x140>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2103      	movs	r1, #3
 8001514:	4618      	mov	r0, r3
 8001516:	f7ff ff0f 	bl	8001338 <adxl_write>
//		adxl_write (THRESH_ACT, 0x05);		// set threshold activity 4 x 0.0625g = 0.25g
		// Threshold inactivity, The scale factor of is 62.5mg/LSB = 0.0625g/LSB
		adxl_write (THRESH_INACT, 0x02);	// set threshold inactivity 2 x 0.0625g = 0.125g
 800151a:	4b26      	ldr	r3, [pc, #152]	@ (80015b4 <adxl_init+0x144>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	2102      	movs	r1, #2
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff ff09 	bl	8001338 <adxl_write>
//		adxl_write (THRESH_INACT, 0x05);	// set threshold inactivity 4 x 0.0625g = 0.25g
		// Time inactivity, the scale factor is 1sec/LSB
		adxl_write (TIME_INACT, 0x05);		// set time inactivity 5 x 1sec = 5sec
 8001526:	4b24      	ldr	r3, [pc, #144]	@ (80015b8 <adxl_init+0x148>)
 8001528:	781b      	ldrb	r3, [r3, #0]
 800152a:	2105      	movs	r1, #5
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff03 	bl	8001338 <adxl_write>
		// Control activity detection axis
		// ACT_ACT_CTL 0x60: 0110 0000 DC-coupled and detected X and Y axis
		// ACT_INACT_CTL 0x06: 0000 0110 DC-coupled and detected X and Y axis
		adxl_write (ACT_INACT_CTL, 0x66);
 8001532:	4b22      	ldr	r3, [pc, #136]	@ (80015bc <adxl_init+0x14c>)
 8001534:	781b      	ldrb	r3, [r3, #0]
 8001536:	2166      	movs	r1, #102	@ 0x66
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fefd 	bl	8001338 <adxl_write>

	////////// INTERRUPTS //////////
		adxl_write (INT_ENABLE, 0x00);		// Clear interrupt functions
 800153e:	4b20      	ldr	r3, [pc, #128]	@ (80015c0 <adxl_init+0x150>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2100      	movs	r1, #0
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff fef7 	bl	8001338 <adxl_write>
		adxl_write (INT_MAP, 0x78);			// Set Single-Double Tap INI1 and Activity&Inactivity INIT2
 800154a:	4b1e      	ldr	r3, [pc, #120]	@ (80015c4 <adxl_init+0x154>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2178      	movs	r1, #120	@ 0x78
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fef1 	bl	8001338 <adxl_write>
		adxl_write (INT_ENABLE, 0x78);		// Enable interrupt tap, activity and inactivity functions
 8001556:	4b1a      	ldr	r3, [pc, #104]	@ (80015c0 <adxl_init+0x150>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2178      	movs	r1, #120	@ 0x78
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff feeb 	bl	8001338 <adxl_write>

		adxl_write (POWER_CTL, 0x28);		// Charge power mode to measure mode and enable link bit
 8001562:	4b08      	ldr	r3, [pc, #32]	@ (8001584 <adxl_init+0x114>)
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	2128      	movs	r1, #40	@ 0x28
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fee5 	bl	8001338 <adxl_write>
		HAL_Delay(500);
 800156e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001572:	f000 fcd9 	bl	8001f28 <HAL_Delay>
	}
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000294 	.word	0x20000294
 8001580:	20000284 	.word	0x20000284
 8001584:	2000000d 	.word	0x2000000d
 8001588:	2000000c 	.word	0x2000000c
 800158c:	20000011 	.word	0x20000011
 8001590:	20000001 	.word	0x20000001
 8001594:	20000002 	.word	0x20000002
 8001598:	20000003 	.word	0x20000003
 800159c:	20000000 	.word	0x20000000
 80015a0:	20000004 	.word	0x20000004
 80015a4:	20000005 	.word	0x20000005
 80015a8:	20000006 	.word	0x20000006
 80015ac:	2000000b 	.word	0x2000000b
 80015b0:	20000007 	.word	0x20000007
 80015b4:	20000008 	.word	0x20000008
 80015b8:	20000009 	.word	0x20000009
 80015bc:	2000000a 	.word	0x2000000a
 80015c0:	2000000e 	.word	0x2000000e
 80015c4:	2000000f 	.word	0x2000000f

080015c8 <adxl_read_data>:
void adxl_read_data (void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
	adxl_read (DATAX0, XData, 2);
 80015cc:	4b44      	ldr	r3, [pc, #272]	@ (80016e0 <adxl_read_data+0x118>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2202      	movs	r2, #2
 80015d2:	4944      	ldr	r1, [pc, #272]	@ (80016e4 <adxl_read_data+0x11c>)
 80015d4:	4618      	mov	r0, r3
 80015d6:	f7ff fed7 	bl	8001388 <adxl_read>
	adxl_read (DATAY0, YData, 2);
 80015da:	4b43      	ldr	r3, [pc, #268]	@ (80016e8 <adxl_read_data+0x120>)
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	2202      	movs	r2, #2
 80015e0:	4942      	ldr	r1, [pc, #264]	@ (80016ec <adxl_read_data+0x124>)
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7ff fed0 	bl	8001388 <adxl_read>
	adxl_read (DATAZ0, ZData, 2);
 80015e8:	4b41      	ldr	r3, [pc, #260]	@ (80016f0 <adxl_read_data+0x128>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2202      	movs	r2, #2
 80015ee:	4941      	ldr	r1, [pc, #260]	@ (80016f4 <adxl_read_data+0x12c>)
 80015f0:	4618      	mov	r0, r3
 80015f2:	f7ff fec9 	bl	8001388 <adxl_read>

	x = ((XData[1] << 8) | XData[0]);
 80015f6:	4b3b      	ldr	r3, [pc, #236]	@ (80016e4 <adxl_read_data+0x11c>)
 80015f8:	785b      	ldrb	r3, [r3, #1]
 80015fa:	021b      	lsls	r3, r3, #8
 80015fc:	b21a      	sxth	r2, r3
 80015fe:	4b39      	ldr	r3, [pc, #228]	@ (80016e4 <adxl_read_data+0x11c>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	b21b      	sxth	r3, r3
 8001604:	4313      	orrs	r3, r2
 8001606:	b21a      	sxth	r2, r3
 8001608:	4b3b      	ldr	r3, [pc, #236]	@ (80016f8 <adxl_read_data+0x130>)
 800160a:	801a      	strh	r2, [r3, #0]
	y = ((YData[1] << 8) | YData[0]);
 800160c:	4b37      	ldr	r3, [pc, #220]	@ (80016ec <adxl_read_data+0x124>)
 800160e:	785b      	ldrb	r3, [r3, #1]
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	b21a      	sxth	r2, r3
 8001614:	4b35      	ldr	r3, [pc, #212]	@ (80016ec <adxl_read_data+0x124>)
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	b21b      	sxth	r3, r3
 800161a:	4313      	orrs	r3, r2
 800161c:	b21a      	sxth	r2, r3
 800161e:	4b37      	ldr	r3, [pc, #220]	@ (80016fc <adxl_read_data+0x134>)
 8001620:	801a      	strh	r2, [r3, #0]
	z = ((ZData[1] << 8) | ZData[0]);
 8001622:	4b34      	ldr	r3, [pc, #208]	@ (80016f4 <adxl_read_data+0x12c>)
 8001624:	785b      	ldrb	r3, [r3, #1]
 8001626:	021b      	lsls	r3, r3, #8
 8001628:	b21a      	sxth	r2, r3
 800162a:	4b32      	ldr	r3, [pc, #200]	@ (80016f4 <adxl_read_data+0x12c>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	b21b      	sxth	r3, r3
 8001630:	4313      	orrs	r3, r2
 8001632:	b21a      	sxth	r2, r3
 8001634:	4b32      	ldr	r3, [pc, #200]	@ (8001700 <adxl_read_data+0x138>)
 8001636:	801a      	strh	r2, [r3, #0]

	// Convert into 'g'
	xg = (float)x*0.0039 ;
 8001638:	4b2f      	ldr	r3, [pc, #188]	@ (80016f8 <adxl_read_data+0x130>)
 800163a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163e:	4618      	mov	r0, r3
 8001640:	f7ff fbf8 	bl	8000e34 <__aeabi_i2f>
 8001644:	4603      	mov	r3, r0
 8001646:	4618      	mov	r0, r3
 8001648:	f7fe ffba 	bl	80005c0 <__aeabi_f2d>
 800164c:	a322      	add	r3, pc, #136	@ (adr r3, 80016d8 <adxl_read_data+0x110>)
 800164e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001652:	f7ff f80d 	bl	8000670 <__aeabi_dmul>
 8001656:	4602      	mov	r2, r0
 8001658:	460b      	mov	r3, r1
 800165a:	4610      	mov	r0, r2
 800165c:	4619      	mov	r1, r3
 800165e:	f7ff fadf 	bl	8000c20 <__aeabi_d2f>
 8001662:	4603      	mov	r3, r0
 8001664:	4a27      	ldr	r2, [pc, #156]	@ (8001704 <adxl_read_data+0x13c>)
 8001666:	6013      	str	r3, [r2, #0]
	yg = (float)y*0.0039 ;
 8001668:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <adxl_read_data+0x134>)
 800166a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800166e:	4618      	mov	r0, r3
 8001670:	f7ff fbe0 	bl	8000e34 <__aeabi_i2f>
 8001674:	4603      	mov	r3, r0
 8001676:	4618      	mov	r0, r3
 8001678:	f7fe ffa2 	bl	80005c0 <__aeabi_f2d>
 800167c:	a316      	add	r3, pc, #88	@ (adr r3, 80016d8 <adxl_read_data+0x110>)
 800167e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001682:	f7fe fff5 	bl	8000670 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4610      	mov	r0, r2
 800168c:	4619      	mov	r1, r3
 800168e:	f7ff fac7 	bl	8000c20 <__aeabi_d2f>
 8001692:	4603      	mov	r3, r0
 8001694:	4a1c      	ldr	r2, [pc, #112]	@ (8001708 <adxl_read_data+0x140>)
 8001696:	6013      	str	r3, [r2, #0]
	zg = (float)z*0.0039 ;
 8001698:	4b19      	ldr	r3, [pc, #100]	@ (8001700 <adxl_read_data+0x138>)
 800169a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fbc8 	bl	8000e34 <__aeabi_i2f>
 80016a4:	4603      	mov	r3, r0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe ff8a 	bl	80005c0 <__aeabi_f2d>
 80016ac:	a30a      	add	r3, pc, #40	@ (adr r3, 80016d8 <adxl_read_data+0x110>)
 80016ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016b2:	f7fe ffdd 	bl	8000670 <__aeabi_dmul>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	f7ff faaf 	bl	8000c20 <__aeabi_d2f>
 80016c2:	4603      	mov	r3, r0
 80016c4:	4a11      	ldr	r2, [pc, #68]	@ (800170c <adxl_read_data+0x144>)
 80016c6:	6013      	str	r3, [r2, #0]

	HAL_Delay(100);
 80016c8:	2064      	movs	r0, #100	@ 0x64
 80016ca:	f000 fc2d 	bl	8001f28 <HAL_Delay>
}
 80016ce:	bf00      	nop
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	f3af 8000 	nop.w
 80016d8:	8e8a71de 	.word	0x8e8a71de
 80016dc:	3f6ff2e4 	.word	0x3f6ff2e4
 80016e0:	20000012 	.word	0x20000012
 80016e4:	20000274 	.word	0x20000274
 80016e8:	20000013 	.word	0x20000013
 80016ec:	20000278 	.word	0x20000278
 80016f0:	20000014 	.word	0x20000014
 80016f4:	2000027c 	.word	0x2000027c
 80016f8:	2000027e 	.word	0x2000027e
 80016fc:	20000280 	.word	0x20000280
 8001700:	20000282 	.word	0x20000282
 8001704:	20000288 	.word	0x20000288
 8001708:	2000028c 	.word	0x2000028c
 800170c:	20000290 	.word	0x20000290

08001710 <Detect_Bad_Tilt>:
 * Function to read the Bad Detection by changing the detect the angle of delta.
 *
 * The concept read the angle delta is by convert the coordinate from Cartesian to Spherical.
 */
void Detect_Bad_Tilt(float x_g, float y_g, float z_g)
{
 8001710:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001714:	b08f      	sub	sp, #60	@ 0x3c
 8001716:	af04      	add	r7, sp, #16
 8001718:	60f8      	str	r0, [r7, #12]
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
	//	r = sqrt(pow(x_g,2) + pow(y_g,2) + pow(z_g,2));
	//	delta_angle = acos(z_g/(r));
	//	phi_angle = atan(y_g/x_g);

	// REF an-1057
	theta_angle = atan(x_g / sqrt((y_g * y_g) + (z_g * z_g)));
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f7fe ff4e 	bl	80005c0 <__aeabi_f2d>
 8001724:	4604      	mov	r4, r0
 8001726:	460d      	mov	r5, r1
 8001728:	68b9      	ldr	r1, [r7, #8]
 800172a:	68b8      	ldr	r0, [r7, #8]
 800172c:	f7fe fd30 	bl	8000190 <__aeabi_fmul>
 8001730:	4603      	mov	r3, r0
 8001732:	461e      	mov	r6, r3
 8001734:	6879      	ldr	r1, [r7, #4]
 8001736:	6878      	ldr	r0, [r7, #4]
 8001738:	f7fe fd2a 	bl	8000190 <__aeabi_fmul>
 800173c:	4603      	mov	r3, r0
 800173e:	4619      	mov	r1, r3
 8001740:	4630      	mov	r0, r6
 8001742:	f7ff fac3 	bl	8000ccc <__addsf3>
 8001746:	4603      	mov	r3, r0
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe ff39 	bl	80005c0 <__aeabi_f2d>
 800174e:	4602      	mov	r2, r0
 8001750:	460b      	mov	r3, r1
 8001752:	4610      	mov	r0, r2
 8001754:	4619      	mov	r1, r3
 8001756:	f004 ff1b 	bl	8006590 <sqrt>
 800175a:	4602      	mov	r2, r0
 800175c:	460b      	mov	r3, r1
 800175e:	4620      	mov	r0, r4
 8001760:	4629      	mov	r1, r5
 8001762:	f7ff f8af 	bl	80008c4 <__aeabi_ddiv>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	4610      	mov	r0, r2
 800176c:	4619      	mov	r1, r3
 800176e:	f004 ff33 	bl	80065d8 <atan>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4610      	mov	r0, r2
 8001778:	4619      	mov	r1, r3
 800177a:	f7ff fa51 	bl	8000c20 <__aeabi_d2f>
 800177e:	4603      	mov	r3, r0
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
	psi_angle = atan(y_g /sqrt((x_g * x_g) + (z_g * z_g)) );
 8001782:	68b8      	ldr	r0, [r7, #8]
 8001784:	f7fe ff1c 	bl	80005c0 <__aeabi_f2d>
 8001788:	4604      	mov	r4, r0
 800178a:	460d      	mov	r5, r1
 800178c:	68f9      	ldr	r1, [r7, #12]
 800178e:	68f8      	ldr	r0, [r7, #12]
 8001790:	f7fe fcfe 	bl	8000190 <__aeabi_fmul>
 8001794:	4603      	mov	r3, r0
 8001796:	461e      	mov	r6, r3
 8001798:	6879      	ldr	r1, [r7, #4]
 800179a:	6878      	ldr	r0, [r7, #4]
 800179c:	f7fe fcf8 	bl	8000190 <__aeabi_fmul>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4619      	mov	r1, r3
 80017a4:	4630      	mov	r0, r6
 80017a6:	f7ff fa91 	bl	8000ccc <__addsf3>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe ff07 	bl	80005c0 <__aeabi_f2d>
 80017b2:	4602      	mov	r2, r0
 80017b4:	460b      	mov	r3, r1
 80017b6:	4610      	mov	r0, r2
 80017b8:	4619      	mov	r1, r3
 80017ba:	f004 fee9 	bl	8006590 <sqrt>
 80017be:	4602      	mov	r2, r0
 80017c0:	460b      	mov	r3, r1
 80017c2:	4620      	mov	r0, r4
 80017c4:	4629      	mov	r1, r5
 80017c6:	f7ff f87d 	bl	80008c4 <__aeabi_ddiv>
 80017ca:	4602      	mov	r2, r0
 80017cc:	460b      	mov	r3, r1
 80017ce:	4610      	mov	r0, r2
 80017d0:	4619      	mov	r1, r3
 80017d2:	f004 ff01 	bl	80065d8 <atan>
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4610      	mov	r0, r2
 80017dc:	4619      	mov	r1, r3
 80017de:	f7ff fa1f 	bl	8000c20 <__aeabi_d2f>
 80017e2:	4603      	mov	r3, r0
 80017e4:	623b      	str	r3, [r7, #32]
    phi_angle = atan(sqrt((x_g * x_g) + (y_g * y_g)) / z_g);
 80017e6:	68f9      	ldr	r1, [r7, #12]
 80017e8:	68f8      	ldr	r0, [r7, #12]
 80017ea:	f7fe fcd1 	bl	8000190 <__aeabi_fmul>
 80017ee:	4603      	mov	r3, r0
 80017f0:	461c      	mov	r4, r3
 80017f2:	68b9      	ldr	r1, [r7, #8]
 80017f4:	68b8      	ldr	r0, [r7, #8]
 80017f6:	f7fe fccb 	bl	8000190 <__aeabi_fmul>
 80017fa:	4603      	mov	r3, r0
 80017fc:	4619      	mov	r1, r3
 80017fe:	4620      	mov	r0, r4
 8001800:	f7ff fa64 	bl	8000ccc <__addsf3>
 8001804:	4603      	mov	r3, r0
 8001806:	4618      	mov	r0, r3
 8001808:	f7fe feda 	bl	80005c0 <__aeabi_f2d>
 800180c:	4602      	mov	r2, r0
 800180e:	460b      	mov	r3, r1
 8001810:	4610      	mov	r0, r2
 8001812:	4619      	mov	r1, r3
 8001814:	f004 febc 	bl	8006590 <sqrt>
 8001818:	4604      	mov	r4, r0
 800181a:	460d      	mov	r5, r1
 800181c:	6878      	ldr	r0, [r7, #4]
 800181e:	f7fe fecf 	bl	80005c0 <__aeabi_f2d>
 8001822:	4602      	mov	r2, r0
 8001824:	460b      	mov	r3, r1
 8001826:	4620      	mov	r0, r4
 8001828:	4629      	mov	r1, r5
 800182a:	f7ff f84b 	bl	80008c4 <__aeabi_ddiv>
 800182e:	4602      	mov	r2, r0
 8001830:	460b      	mov	r3, r1
 8001832:	4610      	mov	r0, r2
 8001834:	4619      	mov	r1, r3
 8001836:	f004 fecf 	bl	80065d8 <atan>
 800183a:	4602      	mov	r2, r0
 800183c:	460b      	mov	r3, r1
 800183e:	4610      	mov	r0, r2
 8001840:	4619      	mov	r1, r3
 8001842:	f7ff f9ed 	bl	8000c20 <__aeabi_d2f>
 8001846:	4603      	mov	r3, r0
 8001848:	61fb      	str	r3, [r7, #28]

	theta_deg = theta_angle * (180/3.14);
 800184a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800184c:	f7fe feb8 	bl	80005c0 <__aeabi_f2d>
 8001850:	a32f      	add	r3, pc, #188	@ (adr r3, 8001910 <Detect_Bad_Tilt+0x200>)
 8001852:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001856:	f7fe ff0b 	bl	8000670 <__aeabi_dmul>
 800185a:	4602      	mov	r2, r0
 800185c:	460b      	mov	r3, r1
 800185e:	4610      	mov	r0, r2
 8001860:	4619      	mov	r1, r3
 8001862:	f7ff f9dd 	bl	8000c20 <__aeabi_d2f>
 8001866:	4603      	mov	r3, r0
 8001868:	61bb      	str	r3, [r7, #24]
	psi_deg = psi_angle * (180/3.14);
 800186a:	6a38      	ldr	r0, [r7, #32]
 800186c:	f7fe fea8 	bl	80005c0 <__aeabi_f2d>
 8001870:	a327      	add	r3, pc, #156	@ (adr r3, 8001910 <Detect_Bad_Tilt+0x200>)
 8001872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001876:	f7fe fefb 	bl	8000670 <__aeabi_dmul>
 800187a:	4602      	mov	r2, r0
 800187c:	460b      	mov	r3, r1
 800187e:	4610      	mov	r0, r2
 8001880:	4619      	mov	r1, r3
 8001882:	f7ff f9cd 	bl	8000c20 <__aeabi_d2f>
 8001886:	4603      	mov	r3, r0
 8001888:	617b      	str	r3, [r7, #20]
	phi_deg = phi_angle * (180/3.14);
 800188a:	69f8      	ldr	r0, [r7, #28]
 800188c:	f7fe fe98 	bl	80005c0 <__aeabi_f2d>
 8001890:	a31f      	add	r3, pc, #124	@ (adr r3, 8001910 <Detect_Bad_Tilt+0x200>)
 8001892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001896:	f7fe feeb 	bl	8000670 <__aeabi_dmul>
 800189a:	4602      	mov	r2, r0
 800189c:	460b      	mov	r3, r1
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	f7ff f9bd 	bl	8000c20 <__aeabi_d2f>
 80018a6:	4603      	mov	r3, r0
 80018a8:	613b      	str	r3, [r7, #16]

	printf("Theta = %.2f	| 	Psi = %.2f 	|	Phi = %.2f\r\n", theta_deg, psi_deg, phi_deg);
 80018aa:	69b8      	ldr	r0, [r7, #24]
 80018ac:	f7fe fe88 	bl	80005c0 <__aeabi_f2d>
 80018b0:	4680      	mov	r8, r0
 80018b2:	4689      	mov	r9, r1
 80018b4:	6978      	ldr	r0, [r7, #20]
 80018b6:	f7fe fe83 	bl	80005c0 <__aeabi_f2d>
 80018ba:	4604      	mov	r4, r0
 80018bc:	460d      	mov	r5, r1
 80018be:	6938      	ldr	r0, [r7, #16]
 80018c0:	f7fe fe7e 	bl	80005c0 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018cc:	e9cd 4500 	strd	r4, r5, [sp]
 80018d0:	4642      	mov	r2, r8
 80018d2:	464b      	mov	r3, r9
 80018d4:	4810      	ldr	r0, [pc, #64]	@ (8001918 <Detect_Bad_Tilt+0x208>)
 80018d6:	f002 fe7b 	bl	80045d0 <iprintf>

	if (theta_deg >= 30.0 && theta_deg <= 90.0)
 80018da:	4910      	ldr	r1, [pc, #64]	@ (800191c <Detect_Bad_Tilt+0x20c>)
 80018dc:	69b8      	ldr	r0, [r7, #24]
 80018de:	f7ff fb5f 	bl	8000fa0 <__aeabi_fcmpge>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d100      	bne.n	80018ea <Detect_Bad_Tilt+0x1da>
	{
		printf("Bad Rider Detected!\r\n");
	}
}
 80018e8:	e00a      	b.n	8001900 <Detect_Bad_Tilt+0x1f0>
	if (theta_deg >= 30.0 && theta_deg <= 90.0)
 80018ea:	490d      	ldr	r1, [pc, #52]	@ (8001920 <Detect_Bad_Tilt+0x210>)
 80018ec:	69b8      	ldr	r0, [r7, #24]
 80018ee:	f7ff fb4d 	bl	8000f8c <__aeabi_fcmple>
 80018f2:	4603      	mov	r3, r0
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d100      	bne.n	80018fa <Detect_Bad_Tilt+0x1ea>
}
 80018f8:	e002      	b.n	8001900 <Detect_Bad_Tilt+0x1f0>
		printf("Bad Rider Detected!\r\n");
 80018fa:	480a      	ldr	r0, [pc, #40]	@ (8001924 <Detect_Bad_Tilt+0x214>)
 80018fc:	f002 fed0 	bl	80046a0 <puts>
}
 8001900:	bf00      	nop
 8001902:	372c      	adds	r7, #44	@ 0x2c
 8001904:	46bd      	mov	sp, r7
 8001906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800190a:	bf00      	nop
 800190c:	f3af 8000 	nop.w
 8001910:	61d59ae7 	.word	0x61d59ae7
 8001914:	404ca994 	.word	0x404ca994
 8001918:	08006b24 	.word	0x08006b24
 800191c:	41f00000 	.word	0x41f00000
 8001920:	42b40000 	.word	0x42b40000
 8001924:	08006b50 	.word	0x08006b50

08001928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001928:	b5b0      	push	{r4, r5, r7, lr}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800192c:	f000 fa8d 	bl	8001e4a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001930:	f000 f82a 	bl	8001988 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001934:	f000 f8ac 	bl	8001a90 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001938:	f000 f874 	bl	8001a24 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  adxl_init();
 800193c:	f7ff fd98 	bl	8001470 <adxl_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  adxl_read_data();
 8001940:	f7ff fe42 	bl	80015c8 <adxl_read_data>

	  Detect_Bad_Tilt(x,y,z);
 8001944:	4b0d      	ldr	r3, [pc, #52]	@ (800197c <main+0x54>)
 8001946:	f9b3 3000 	ldrsh.w	r3, [r3]
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff fa72 	bl	8000e34 <__aeabi_i2f>
 8001950:	4604      	mov	r4, r0
 8001952:	4b0b      	ldr	r3, [pc, #44]	@ (8001980 <main+0x58>)
 8001954:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff fa6b 	bl	8000e34 <__aeabi_i2f>
 800195e:	4605      	mov	r5, r0
 8001960:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <main+0x5c>)
 8001962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fa64 	bl	8000e34 <__aeabi_i2f>
 800196c:	4603      	mov	r3, r0
 800196e:	461a      	mov	r2, r3
 8001970:	4629      	mov	r1, r5
 8001972:	4620      	mov	r0, r4
 8001974:	f7ff fecc 	bl	8001710 <Detect_Bad_Tilt>
	  adxl_read_data();
 8001978:	bf00      	nop
 800197a:	e7e1      	b.n	8001940 <main+0x18>
 800197c:	2000027e 	.word	0x2000027e
 8001980:	20000280 	.word	0x20000280
 8001984:	20000282 	.word	0x20000282

08001988 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b092      	sub	sp, #72	@ 0x48
 800198c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800198e:	f107 0314 	add.w	r3, r7, #20
 8001992:	2234      	movs	r2, #52	@ 0x34
 8001994:	2100      	movs	r1, #0
 8001996:	4618      	mov	r0, r3
 8001998:	f002 ff62 	bl	8004860 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800199c:	463b      	mov	r3, r7
 800199e:	2200      	movs	r2, #0
 80019a0:	601a      	str	r2, [r3, #0]
 80019a2:	605a      	str	r2, [r3, #4]
 80019a4:	609a      	str	r2, [r3, #8]
 80019a6:	60da      	str	r2, [r3, #12]
 80019a8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019aa:	4b1d      	ldr	r3, [pc, #116]	@ (8001a20 <SystemClock_Config+0x98>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80019b2:	4a1b      	ldr	r2, [pc, #108]	@ (8001a20 <SystemClock_Config+0x98>)
 80019b4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019b8:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019ba:	2302      	movs	r3, #2
 80019bc:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019be:	2301      	movs	r3, #1
 80019c0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019c2:	2310      	movs	r3, #16
 80019c4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019c6:	2302      	movs	r3, #2
 80019c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019ca:	2300      	movs	r3, #0
 80019cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80019ce:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80019d2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 80019d4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019d8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019da:	f107 0314 	add.w	r3, r7, #20
 80019de:	4618      	mov	r0, r3
 80019e0:	f000 fd92 	bl	8002508 <HAL_RCC_OscConfig>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80019ea:	f000 f8b3 	bl	8001b54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019ee:	230f      	movs	r3, #15
 80019f0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019f2:	2303      	movs	r3, #3
 80019f4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019f6:	2300      	movs	r3, #0
 80019f8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019fa:	2300      	movs	r3, #0
 80019fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019fe:	2300      	movs	r3, #0
 8001a00:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001a02:	463b      	mov	r3, r7
 8001a04:	2101      	movs	r1, #1
 8001a06:	4618      	mov	r0, r3
 8001a08:	f001 f8ae 	bl	8002b68 <HAL_RCC_ClockConfig>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001a12:	f000 f89f 	bl	8001b54 <Error_Handler>
  }
}
 8001a16:	bf00      	nop
 8001a18:	3748      	adds	r7, #72	@ 0x48
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40007000 	.word	0x40007000

08001a24 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a28:	4b17      	ldr	r3, [pc, #92]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a2a:	4a18      	ldr	r2, [pc, #96]	@ (8001a8c <MX_SPI1_Init+0x68>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a30:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a34:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a36:	4b14      	ldr	r3, [pc, #80]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a3c:	4b12      	ldr	r3, [pc, #72]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001a42:	4b11      	ldr	r3, [pc, #68]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a44:	2202      	movs	r2, #2
 8001a46:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001a48:	4b0f      	ldr	r3, [pc, #60]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a54:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001a56:	4b0c      	ldr	r3, [pc, #48]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a58:	2218      	movs	r2, #24
 8001a5a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a62:	4b09      	ldr	r3, [pc, #36]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a68:	4b07      	ldr	r3, [pc, #28]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a6e:	4b06      	ldr	r3, [pc, #24]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a70:	220a      	movs	r2, #10
 8001a72:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a74:	4804      	ldr	r0, [pc, #16]	@ (8001a88 <MX_SPI1_Init+0x64>)
 8001a76:	f001 fac9 	bl	800300c <HAL_SPI_Init>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a80:	f000 f868 	bl	8001b54 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	2000021c 	.word	0x2000021c
 8001a8c:	40013000 	.word	0x40013000

08001a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
 8001aa4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	4b28      	ldr	r3, [pc, #160]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	4a27      	ldr	r2, [pc, #156]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001aac:	f043 0301 	orr.w	r3, r3, #1
 8001ab0:	61d3      	str	r3, [r2, #28]
 8001ab2:	4b25      	ldr	r3, [pc, #148]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ab4:	69db      	ldr	r3, [r3, #28]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001abe:	4b22      	ldr	r3, [pc, #136]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ac0:	69db      	ldr	r3, [r3, #28]
 8001ac2:	4a21      	ldr	r2, [pc, #132]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ac4:	f043 0304 	orr.w	r3, r3, #4
 8001ac8:	61d3      	str	r3, [r2, #28]
 8001aca:	4b1f      	ldr	r3, [pc, #124]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	f003 0304 	and.w	r3, r3, #4
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	4b1c      	ldr	r3, [pc, #112]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	4a1b      	ldr	r2, [pc, #108]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	61d3      	str	r3, [r2, #28]
 8001ae2:	4b19      	ldr	r3, [pc, #100]	@ (8001b48 <MX_GPIO_Init+0xb8>)
 8001ae4:	69db      	ldr	r3, [r3, #28]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001aee:	2200      	movs	r2, #0
 8001af0:	2140      	movs	r1, #64	@ 0x40
 8001af2:	4816      	ldr	r0, [pc, #88]	@ (8001b4c <MX_GPIO_Init+0xbc>)
 8001af4:	f000 fcd8 	bl	80024a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001af8:	2380      	movs	r3, #128	@ 0x80
 8001afa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001afc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001b00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b06:	f107 030c 	add.w	r3, r7, #12
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4810      	ldr	r0, [pc, #64]	@ (8001b50 <MX_GPIO_Init+0xc0>)
 8001b0e:	f000 fb3b 	bl	8002188 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b12:	2340      	movs	r3, #64	@ 0x40
 8001b14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b16:	2301      	movs	r3, #1
 8001b18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b22:	f107 030c 	add.w	r3, r7, #12
 8001b26:	4619      	mov	r1, r3
 8001b28:	4808      	ldr	r0, [pc, #32]	@ (8001b4c <MX_GPIO_Init+0xbc>)
 8001b2a:	f000 fb2d 	bl	8002188 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2100      	movs	r1, #0
 8001b32:	2017      	movs	r0, #23
 8001b34:	f000 faf1 	bl	800211a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b38:	2017      	movs	r0, #23
 8001b3a:	f000 fb0a 	bl	8002152 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b3e:	bf00      	nop
 8001b40:	3720      	adds	r7, #32
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	40023800 	.word	0x40023800
 8001b4c:	40020400 	.word	0x40020400
 8001b50:	40020800 	.word	0x40020800

08001b54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b54:	b480      	push	{r7}
 8001b56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b58:	b672      	cpsid	i
}
 8001b5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b5c:	bf00      	nop
 8001b5e:	e7fd      	b.n	8001b5c <Error_Handler+0x8>

08001b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b085      	sub	sp, #20
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8001b66:	4b14      	ldr	r3, [pc, #80]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6a:	4a13      	ldr	r2, [pc, #76]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b6c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001b70:	6253      	str	r3, [r2, #36]	@ 0x24
 8001b72:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b76:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b80:	6a1b      	ldr	r3, [r3, #32]
 8001b82:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b84:	f043 0301 	orr.w	r3, r3, #1
 8001b88:	6213      	str	r3, [r2, #32]
 8001b8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b8c:	6a1b      	ldr	r3, [r3, #32]
 8001b8e:	f003 0301 	and.w	r3, r3, #1
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b96:	4b08      	ldr	r3, [pc, #32]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b9a:	4a07      	ldr	r2, [pc, #28]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001b9c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ba0:	6253      	str	r3, [r2, #36]	@ 0x24
 8001ba2:	4b05      	ldr	r3, [pc, #20]	@ (8001bb8 <HAL_MspInit+0x58>)
 8001ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001baa:	607b      	str	r3, [r7, #4]
 8001bac:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bae:	bf00      	nop
 8001bb0:	3714      	adds	r7, #20
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr
 8001bb8:	40023800 	.word	0x40023800

08001bbc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b08a      	sub	sp, #40	@ 0x28
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc4:	f107 0314 	add.w	r3, r7, #20
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]
 8001bcc:	605a      	str	r2, [r3, #4]
 8001bce:	609a      	str	r2, [r3, #8]
 8001bd0:	60da      	str	r2, [r3, #12]
 8001bd2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a17      	ldr	r2, [pc, #92]	@ (8001c38 <HAL_SPI_MspInit+0x7c>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d127      	bne.n	8001c2e <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bde:	4b17      	ldr	r3, [pc, #92]	@ (8001c3c <HAL_SPI_MspInit+0x80>)
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	4a16      	ldr	r2, [pc, #88]	@ (8001c3c <HAL_SPI_MspInit+0x80>)
 8001be4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001be8:	6213      	str	r3, [r2, #32]
 8001bea:	4b14      	ldr	r3, [pc, #80]	@ (8001c3c <HAL_SPI_MspInit+0x80>)
 8001bec:	6a1b      	ldr	r3, [r3, #32]
 8001bee:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf6:	4b11      	ldr	r3, [pc, #68]	@ (8001c3c <HAL_SPI_MspInit+0x80>)
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	4a10      	ldr	r2, [pc, #64]	@ (8001c3c <HAL_SPI_MspInit+0x80>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	61d3      	str	r3, [r2, #28]
 8001c02:	4b0e      	ldr	r3, [pc, #56]	@ (8001c3c <HAL_SPI_MspInit+0x80>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c0e:	23e0      	movs	r3, #224	@ 0xe0
 8001c10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c12:	2302      	movs	r3, #2
 8001c14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c16:	2300      	movs	r3, #0
 8001c18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c1e:	2305      	movs	r3, #5
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c22:	f107 0314 	add.w	r3, r7, #20
 8001c26:	4619      	mov	r1, r3
 8001c28:	4805      	ldr	r0, [pc, #20]	@ (8001c40 <HAL_SPI_MspInit+0x84>)
 8001c2a:	f000 faad 	bl	8002188 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001c2e:	bf00      	nop
 8001c30:	3728      	adds	r7, #40	@ 0x28
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40013000 	.word	0x40013000
 8001c3c:	40023800 	.word	0x40023800
 8001c40:	40020000 	.word	0x40020000

08001c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <NMI_Handler+0x4>

08001c4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <HardFault_Handler+0x4>

08001c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <MemManage_Handler+0x4>

08001c5c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <BusFault_Handler+0x4>

08001c64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <UsageFault_Handler+0x4>

08001c6c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bc80      	pop	{r7}
 8001c76:	4770      	bx	lr

08001c78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr

08001c84 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c94:	f000 f92c 	bl	8001ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c98:	bf00      	nop
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001ca0:	2080      	movs	r0, #128	@ 0x80
 8001ca2:	f000 fc19 	bl	80024d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001ca6:	bf00      	nop
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0
  return 1;
 8001cae:	2301      	movs	r3, #1
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bc80      	pop	{r7}
 8001cb6:	4770      	bx	lr

08001cb8 <_kill>:

int _kill(int pid, int sig)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cc2:	f002 fe1f 	bl	8004904 <__errno>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2216      	movs	r2, #22
 8001cca:	601a      	str	r2, [r3, #0]
  return -1;
 8001ccc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <_exit>:

void _exit (int status)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b082      	sub	sp, #8
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001ce0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f7ff ffe7 	bl	8001cb8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cea:	bf00      	nop
 8001cec:	e7fd      	b.n	8001cea <_exit+0x12>

08001cee <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cee:	b580      	push	{r7, lr}
 8001cf0:	b086      	sub	sp, #24
 8001cf2:	af00      	add	r7, sp, #0
 8001cf4:	60f8      	str	r0, [r7, #12]
 8001cf6:	60b9      	str	r1, [r7, #8]
 8001cf8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	e00a      	b.n	8001d16 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d00:	f3af 8000 	nop.w
 8001d04:	4601      	mov	r1, r0
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	1c5a      	adds	r2, r3, #1
 8001d0a:	60ba      	str	r2, [r7, #8]
 8001d0c:	b2ca      	uxtb	r2, r1
 8001d0e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	3301      	adds	r3, #1
 8001d14:	617b      	str	r3, [r7, #20]
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	dbf0      	blt.n	8001d00 <_read+0x12>
  }

  return len;
 8001d1e:	687b      	ldr	r3, [r7, #4]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3718      	adds	r7, #24
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}

08001d28 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b083      	sub	sp, #12
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr

08001d3e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
 8001d46:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d4e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bc80      	pop	{r7}
 8001d5a:	4770      	bx	lr

08001d5c <_isatty>:

int _isatty(int file)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d64:	2301      	movs	r3, #1
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr

08001d70 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d7c:	2300      	movs	r3, #0
}
 8001d7e:	4618      	mov	r0, r3
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bc80      	pop	{r7}
 8001d86:	4770      	bx	lr

08001d88 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b086      	sub	sp, #24
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d90:	4a14      	ldr	r2, [pc, #80]	@ (8001de4 <_sbrk+0x5c>)
 8001d92:	4b15      	ldr	r3, [pc, #84]	@ (8001de8 <_sbrk+0x60>)
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d98:	697b      	ldr	r3, [r7, #20]
 8001d9a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d9c:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <_sbrk+0x64>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d102      	bne.n	8001daa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001da4:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <_sbrk+0x64>)
 8001da6:	4a12      	ldr	r2, [pc, #72]	@ (8001df0 <_sbrk+0x68>)
 8001da8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001daa:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d207      	bcs.n	8001dc8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001db8:	f002 fda4 	bl	8004904 <__errno>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	220c      	movs	r2, #12
 8001dc0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001dc6:	e009      	b.n	8001ddc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <_sbrk+0x64>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dce:	4b07      	ldr	r3, [pc, #28]	@ (8001dec <_sbrk+0x64>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4413      	add	r3, r2
 8001dd6:	4a05      	ldr	r2, [pc, #20]	@ (8001dec <_sbrk+0x64>)
 8001dd8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dda:	68fb      	ldr	r3, [r7, #12]
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	3718      	adds	r7, #24
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	20014000 	.word	0x20014000
 8001de8:	00000400 	.word	0x00000400
 8001dec:	20000298 	.word	0x20000298
 8001df0:	200003f0 	.word	0x200003f0

08001df4 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001df8:	bf00      	nop
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bc80      	pop	{r7}
 8001dfe:	4770      	bx	lr

08001e00 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e00:	f7ff fff8 	bl	8001df4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e04:	480b      	ldr	r0, [pc, #44]	@ (8001e34 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e06:	490c      	ldr	r1, [pc, #48]	@ (8001e38 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e08:	4a0c      	ldr	r2, [pc, #48]	@ (8001e3c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e0c:	e002      	b.n	8001e14 <LoopCopyDataInit>

08001e0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e12:	3304      	adds	r3, #4

08001e14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e18:	d3f9      	bcc.n	8001e0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e1a:	4a09      	ldr	r2, [pc, #36]	@ (8001e40 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e1c:	4c09      	ldr	r4, [pc, #36]	@ (8001e44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e20:	e001      	b.n	8001e26 <LoopFillZerobss>

08001e22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e24:	3204      	adds	r2, #4

08001e26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e28:	d3fb      	bcc.n	8001e22 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e2a:	f002 fd71 	bl	8004910 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e2e:	f7ff fd7b 	bl	8001928 <main>
  bx lr
 8001e32:	4770      	bx	lr
  ldr r0, =_sdata
 8001e34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e38:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 8001e3c:	08006f48 	.word	0x08006f48
  ldr r2, =_sbss
 8001e40:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8001e44:	200003ec 	.word	0x200003ec

08001e48 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e48:	e7fe      	b.n	8001e48 <ADC1_IRQHandler>

08001e4a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e4a:	b580      	push	{r7, lr}
 8001e4c:	b082      	sub	sp, #8
 8001e4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e50:	2300      	movs	r3, #0
 8001e52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e54:	2003      	movs	r0, #3
 8001e56:	f000 f955 	bl	8002104 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e5a:	200f      	movs	r0, #15
 8001e5c:	f000 f80e 	bl	8001e7c <HAL_InitTick>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d002      	beq.n	8001e6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	71fb      	strb	r3, [r7, #7]
 8001e6a:	e001      	b.n	8001e70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e6c:	f7ff fe78 	bl	8001b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e70:	79fb      	ldrb	r3, [r7, #7]
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
	...

08001e7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b084      	sub	sp, #16
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e84:	2300      	movs	r3, #0
 8001e86:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001e88:	4b16      	ldr	r3, [pc, #88]	@ (8001ee4 <HAL_InitTick+0x68>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d022      	beq.n	8001ed6 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001e90:	4b15      	ldr	r3, [pc, #84]	@ (8001ee8 <HAL_InitTick+0x6c>)
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b13      	ldr	r3, [pc, #76]	@ (8001ee4 <HAL_InitTick+0x68>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f000 f962 	bl	800216e <HAL_SYSTICK_Config>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d10f      	bne.n	8001ed0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2b0f      	cmp	r3, #15
 8001eb4:	d809      	bhi.n	8001eca <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	f04f 30ff 	mov.w	r0, #4294967295
 8001ebe:	f000 f92c 	bl	800211a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8001eec <HAL_InitTick+0x70>)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	e007      	b.n	8001eda <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	73fb      	strb	r3, [r7, #15]
 8001ece:	e004      	b.n	8001eda <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	73fb      	strb	r3, [r7, #15]
 8001ed4:	e001      	b.n	8001eda <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	20000020 	.word	0x20000020
 8001ee8:	20000018 	.word	0x20000018
 8001eec:	2000001c 	.word	0x2000001c

08001ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ef4:	4b05      	ldr	r3, [pc, #20]	@ (8001f0c <HAL_IncTick+0x1c>)
 8001ef6:	681a      	ldr	r2, [r3, #0]
 8001ef8:	4b05      	ldr	r3, [pc, #20]	@ (8001f10 <HAL_IncTick+0x20>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	4413      	add	r3, r2
 8001efe:	4a03      	ldr	r2, [pc, #12]	@ (8001f0c <HAL_IncTick+0x1c>)
 8001f00:	6013      	str	r3, [r2, #0]
}
 8001f02:	bf00      	nop
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bc80      	pop	{r7}
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	2000029c 	.word	0x2000029c
 8001f10:	20000020 	.word	0x20000020

08001f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  return uwTick;
 8001f18:	4b02      	ldr	r3, [pc, #8]	@ (8001f24 <HAL_GetTick+0x10>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bc80      	pop	{r7}
 8001f22:	4770      	bx	lr
 8001f24:	2000029c 	.word	0x2000029c

08001f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f30:	f7ff fff0 	bl	8001f14 <HAL_GetTick>
 8001f34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f40:	d004      	beq.n	8001f4c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f42:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <HAL_Delay+0x40>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68fa      	ldr	r2, [r7, #12]
 8001f48:	4413      	add	r3, r2
 8001f4a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f4c:	bf00      	nop
 8001f4e:	f7ff ffe1 	bl	8001f14 <HAL_GetTick>
 8001f52:	4602      	mov	r2, r0
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	68fa      	ldr	r2, [r7, #12]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d8f7      	bhi.n	8001f4e <HAL_Delay+0x26>
  {
  }
}
 8001f5e:	bf00      	nop
 8001f60:	bf00      	nop
 8001f62:	3710      	adds	r7, #16
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20000020 	.word	0x20000020

08001f6c <__NVIC_SetPriorityGrouping>:
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	f003 0307 	and.w	r3, r3, #7
 8001f7a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f82:	68ba      	ldr	r2, [r7, #8]
 8001f84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f88:	4013      	ands	r3, r2
 8001f8a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f9e:	4a04      	ldr	r2, [pc, #16]	@ (8001fb0 <__NVIC_SetPriorityGrouping+0x44>)
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	60d3      	str	r3, [r2, #12]
}
 8001fa4:	bf00      	nop
 8001fa6:	3714      	adds	r7, #20
 8001fa8:	46bd      	mov	sp, r7
 8001faa:	bc80      	pop	{r7}
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <__NVIC_GetPriorityGrouping>:
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fb8:	4b04      	ldr	r3, [pc, #16]	@ (8001fcc <__NVIC_GetPriorityGrouping+0x18>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	0a1b      	lsrs	r3, r3, #8
 8001fbe:	f003 0307 	and.w	r3, r3, #7
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	bc80      	pop	{r7}
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	e000ed00 	.word	0xe000ed00

08001fd0 <__NVIC_EnableIRQ>:
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	db0b      	blt.n	8001ffa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	f003 021f 	and.w	r2, r3, #31
 8001fe8:	4906      	ldr	r1, [pc, #24]	@ (8002004 <__NVIC_EnableIRQ+0x34>)
 8001fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fee:	095b      	lsrs	r3, r3, #5
 8001ff0:	2001      	movs	r0, #1
 8001ff2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001ffa:	bf00      	nop
 8001ffc:	370c      	adds	r7, #12
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr
 8002004:	e000e100 	.word	0xe000e100

08002008 <__NVIC_SetPriority>:
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	6039      	str	r1, [r7, #0]
 8002012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002018:	2b00      	cmp	r3, #0
 800201a:	db0a      	blt.n	8002032 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	b2da      	uxtb	r2, r3
 8002020:	490c      	ldr	r1, [pc, #48]	@ (8002054 <__NVIC_SetPriority+0x4c>)
 8002022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002026:	0112      	lsls	r2, r2, #4
 8002028:	b2d2      	uxtb	r2, r2
 800202a:	440b      	add	r3, r1
 800202c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002030:	e00a      	b.n	8002048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4908      	ldr	r1, [pc, #32]	@ (8002058 <__NVIC_SetPriority+0x50>)
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	f003 030f 	and.w	r3, r3, #15
 800203e:	3b04      	subs	r3, #4
 8002040:	0112      	lsls	r2, r2, #4
 8002042:	b2d2      	uxtb	r2, r2
 8002044:	440b      	add	r3, r1
 8002046:	761a      	strb	r2, [r3, #24]
}
 8002048:	bf00      	nop
 800204a:	370c      	adds	r7, #12
 800204c:	46bd      	mov	sp, r7
 800204e:	bc80      	pop	{r7}
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000e100 	.word	0xe000e100
 8002058:	e000ed00 	.word	0xe000ed00

0800205c <NVIC_EncodePriority>:
{
 800205c:	b480      	push	{r7}
 800205e:	b089      	sub	sp, #36	@ 0x24
 8002060:	af00      	add	r7, sp, #0
 8002062:	60f8      	str	r0, [r7, #12]
 8002064:	60b9      	str	r1, [r7, #8]
 8002066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	f003 0307 	and.w	r3, r3, #7
 800206e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f1c3 0307 	rsb	r3, r3, #7
 8002076:	2b04      	cmp	r3, #4
 8002078:	bf28      	it	cs
 800207a:	2304      	movcs	r3, #4
 800207c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	3304      	adds	r3, #4
 8002082:	2b06      	cmp	r3, #6
 8002084:	d902      	bls.n	800208c <NVIC_EncodePriority+0x30>
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	3b03      	subs	r3, #3
 800208a:	e000      	b.n	800208e <NVIC_EncodePriority+0x32>
 800208c:	2300      	movs	r3, #0
 800208e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002090:	f04f 32ff 	mov.w	r2, #4294967295
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43da      	mvns	r2, r3
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	401a      	ands	r2, r3
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020a4:	f04f 31ff 	mov.w	r1, #4294967295
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	fa01 f303 	lsl.w	r3, r1, r3
 80020ae:	43d9      	mvns	r1, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020b4:	4313      	orrs	r3, r2
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3724      	adds	r7, #36	@ 0x24
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bc80      	pop	{r7}
 80020be:	4770      	bx	lr

080020c0 <SysTick_Config>:
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b082      	sub	sp, #8
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020d0:	d301      	bcc.n	80020d6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80020d2:	2301      	movs	r3, #1
 80020d4:	e00f      	b.n	80020f6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002100 <SysTick_Config+0x40>)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3b01      	subs	r3, #1
 80020dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020de:	210f      	movs	r1, #15
 80020e0:	f04f 30ff 	mov.w	r0, #4294967295
 80020e4:	f7ff ff90 	bl	8002008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020e8:	4b05      	ldr	r3, [pc, #20]	@ (8002100 <SysTick_Config+0x40>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020ee:	4b04      	ldr	r3, [pc, #16]	@ (8002100 <SysTick_Config+0x40>)
 80020f0:	2207      	movs	r2, #7
 80020f2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80020f4:	2300      	movs	r3, #0
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	e000e010 	.word	0xe000e010

08002104 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b082      	sub	sp, #8
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800210c:	6878      	ldr	r0, [r7, #4]
 800210e:	f7ff ff2d 	bl	8001f6c <__NVIC_SetPriorityGrouping>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b086      	sub	sp, #24
 800211e:	af00      	add	r7, sp, #0
 8002120:	4603      	mov	r3, r0
 8002122:	60b9      	str	r1, [r7, #8]
 8002124:	607a      	str	r2, [r7, #4]
 8002126:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002128:	2300      	movs	r3, #0
 800212a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800212c:	f7ff ff42 	bl	8001fb4 <__NVIC_GetPriorityGrouping>
 8002130:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	68b9      	ldr	r1, [r7, #8]
 8002136:	6978      	ldr	r0, [r7, #20]
 8002138:	f7ff ff90 	bl	800205c <NVIC_EncodePriority>
 800213c:	4602      	mov	r2, r0
 800213e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002142:	4611      	mov	r1, r2
 8002144:	4618      	mov	r0, r3
 8002146:	f7ff ff5f 	bl	8002008 <__NVIC_SetPriority>
}
 800214a:	bf00      	nop
 800214c:	3718      	adds	r7, #24
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	4603      	mov	r3, r0
 800215a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800215c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002160:	4618      	mov	r0, r3
 8002162:	f7ff ff35 	bl	8001fd0 <__NVIC_EnableIRQ>
}
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800216e:	b580      	push	{r7, lr}
 8002170:	b082      	sub	sp, #8
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7ff ffa2 	bl	80020c0 <SysTick_Config>
 800217c:	4603      	mov	r3, r0
}
 800217e:	4618      	mov	r0, r3
 8002180:	3708      	adds	r7, #8
 8002182:	46bd      	mov	sp, r7
 8002184:	bd80      	pop	{r7, pc}
	...

08002188 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002188:	b480      	push	{r7}
 800218a:	b087      	sub	sp, #28
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002192:	2300      	movs	r3, #0
 8002194:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800219e:	e160      	b.n	8002462 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	2101      	movs	r1, #1
 80021a6:	697b      	ldr	r3, [r7, #20]
 80021a8:	fa01 f303 	lsl.w	r3, r1, r3
 80021ac:	4013      	ands	r3, r2
 80021ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	f000 8152 	beq.w	800245c <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d005      	beq.n	80021d0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80021cc:	2b02      	cmp	r3, #2
 80021ce:	d130      	bne.n	8002232 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	2203      	movs	r2, #3
 80021dc:	fa02 f303 	lsl.w	r3, r2, r3
 80021e0:	43db      	mvns	r3, r3
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	4013      	ands	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	68da      	ldr	r2, [r3, #12]
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	693a      	ldr	r2, [r7, #16]
 80021f6:	4313      	orrs	r3, r2
 80021f8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	693a      	ldr	r2, [r7, #16]
 80021fe:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002206:	2201      	movs	r2, #1
 8002208:	697b      	ldr	r3, [r7, #20]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43db      	mvns	r3, r3
 8002210:	693a      	ldr	r2, [r7, #16]
 8002212:	4013      	ands	r3, r2
 8002214:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	091b      	lsrs	r3, r3, #4
 800221c:	f003 0201 	and.w	r2, r3, #1
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	4313      	orrs	r3, r2
 800222a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	693a      	ldr	r2, [r7, #16]
 8002230:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f003 0303 	and.w	r3, r3, #3
 800223a:	2b03      	cmp	r3, #3
 800223c:	d017      	beq.n	800226e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	68db      	ldr	r3, [r3, #12]
 8002242:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	689a      	ldr	r2, [r3, #8]
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	693a      	ldr	r2, [r7, #16]
 8002264:	4313      	orrs	r3, r2
 8002266:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	693a      	ldr	r2, [r7, #16]
 800226c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	f003 0303 	and.w	r3, r3, #3
 8002276:	2b02      	cmp	r3, #2
 8002278:	d123      	bne.n	80022c2 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	08da      	lsrs	r2, r3, #3
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	3208      	adds	r2, #8
 8002282:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002286:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	220f      	movs	r2, #15
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43db      	mvns	r3, r3
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	4013      	ands	r3, r2
 800229c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	691a      	ldr	r2, [r3, #16]
 80022a2:	697b      	ldr	r3, [r7, #20]
 80022a4:	f003 0307 	and.w	r3, r3, #7
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	08da      	lsrs	r2, r3, #3
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3208      	adds	r2, #8
 80022bc:	6939      	ldr	r1, [r7, #16]
 80022be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	005b      	lsls	r3, r3, #1
 80022cc:	2203      	movs	r2, #3
 80022ce:	fa02 f303 	lsl.w	r3, r2, r3
 80022d2:	43db      	mvns	r3, r3
 80022d4:	693a      	ldr	r2, [r7, #16]
 80022d6:	4013      	ands	r3, r2
 80022d8:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 0203 	and.w	r2, r3, #3
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	693a      	ldr	r2, [r7, #16]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	693a      	ldr	r2, [r7, #16]
 80022f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022fe:	2b00      	cmp	r3, #0
 8002300:	f000 80ac 	beq.w	800245c <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002304:	4b5e      	ldr	r3, [pc, #376]	@ (8002480 <HAL_GPIO_Init+0x2f8>)
 8002306:	6a1b      	ldr	r3, [r3, #32]
 8002308:	4a5d      	ldr	r2, [pc, #372]	@ (8002480 <HAL_GPIO_Init+0x2f8>)
 800230a:	f043 0301 	orr.w	r3, r3, #1
 800230e:	6213      	str	r3, [r2, #32]
 8002310:	4b5b      	ldr	r3, [pc, #364]	@ (8002480 <HAL_GPIO_Init+0x2f8>)
 8002312:	6a1b      	ldr	r3, [r3, #32]
 8002314:	f003 0301 	and.w	r3, r3, #1
 8002318:	60bb      	str	r3, [r7, #8]
 800231a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800231c:	4a59      	ldr	r2, [pc, #356]	@ (8002484 <HAL_GPIO_Init+0x2fc>)
 800231e:	697b      	ldr	r3, [r7, #20]
 8002320:	089b      	lsrs	r3, r3, #2
 8002322:	3302      	adds	r3, #2
 8002324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002328:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 800232a:	697b      	ldr	r3, [r7, #20]
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	220f      	movs	r2, #15
 8002334:	fa02 f303 	lsl.w	r3, r2, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	693a      	ldr	r2, [r7, #16]
 800233c:	4013      	ands	r3, r2
 800233e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4a51      	ldr	r2, [pc, #324]	@ (8002488 <HAL_GPIO_Init+0x300>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d025      	beq.n	8002394 <HAL_GPIO_Init+0x20c>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a50      	ldr	r2, [pc, #320]	@ (800248c <HAL_GPIO_Init+0x304>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d01f      	beq.n	8002390 <HAL_GPIO_Init+0x208>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a4f      	ldr	r2, [pc, #316]	@ (8002490 <HAL_GPIO_Init+0x308>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d019      	beq.n	800238c <HAL_GPIO_Init+0x204>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a4e      	ldr	r2, [pc, #312]	@ (8002494 <HAL_GPIO_Init+0x30c>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d013      	beq.n	8002388 <HAL_GPIO_Init+0x200>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a4d      	ldr	r2, [pc, #308]	@ (8002498 <HAL_GPIO_Init+0x310>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d00d      	beq.n	8002384 <HAL_GPIO_Init+0x1fc>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a4c      	ldr	r2, [pc, #304]	@ (800249c <HAL_GPIO_Init+0x314>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d007      	beq.n	8002380 <HAL_GPIO_Init+0x1f8>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a4b      	ldr	r2, [pc, #300]	@ (80024a0 <HAL_GPIO_Init+0x318>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d101      	bne.n	800237c <HAL_GPIO_Init+0x1f4>
 8002378:	2306      	movs	r3, #6
 800237a:	e00c      	b.n	8002396 <HAL_GPIO_Init+0x20e>
 800237c:	2307      	movs	r3, #7
 800237e:	e00a      	b.n	8002396 <HAL_GPIO_Init+0x20e>
 8002380:	2305      	movs	r3, #5
 8002382:	e008      	b.n	8002396 <HAL_GPIO_Init+0x20e>
 8002384:	2304      	movs	r3, #4
 8002386:	e006      	b.n	8002396 <HAL_GPIO_Init+0x20e>
 8002388:	2303      	movs	r3, #3
 800238a:	e004      	b.n	8002396 <HAL_GPIO_Init+0x20e>
 800238c:	2302      	movs	r3, #2
 800238e:	e002      	b.n	8002396 <HAL_GPIO_Init+0x20e>
 8002390:	2301      	movs	r3, #1
 8002392:	e000      	b.n	8002396 <HAL_GPIO_Init+0x20e>
 8002394:	2300      	movs	r3, #0
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	f002 0203 	and.w	r2, r2, #3
 800239c:	0092      	lsls	r2, r2, #2
 800239e:	4093      	lsls	r3, r2
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80023a6:	4937      	ldr	r1, [pc, #220]	@ (8002484 <HAL_GPIO_Init+0x2fc>)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	089b      	lsrs	r3, r3, #2
 80023ac:	3302      	adds	r3, #2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80023b4:	4b3b      	ldr	r3, [pc, #236]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	43db      	mvns	r3, r3
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80023d8:	4a32      	ldr	r2, [pc, #200]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023de:	4b31      	ldr	r3, [pc, #196]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002402:	4a28      	ldr	r2, [pc, #160]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002408:	4b26      	ldr	r3, [pc, #152]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	43db      	mvns	r3, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800242c:	4a1d      	ldr	r2, [pc, #116]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002432:	4b1c      	ldr	r3, [pc, #112]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002456:	4a13      	ldr	r2, [pc, #76]	@ (80024a4 <HAL_GPIO_Init+0x31c>)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	3301      	adds	r3, #1
 8002460:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	fa22 f303 	lsr.w	r3, r2, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	f47f ae97 	bne.w	80021a0 <HAL_GPIO_Init+0x18>
  }
}
 8002472:	bf00      	nop
 8002474:	bf00      	nop
 8002476:	371c      	adds	r7, #28
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	40023800 	.word	0x40023800
 8002484:	40010000 	.word	0x40010000
 8002488:	40020000 	.word	0x40020000
 800248c:	40020400 	.word	0x40020400
 8002490:	40020800 	.word	0x40020800
 8002494:	40020c00 	.word	0x40020c00
 8002498:	40021000 	.word	0x40021000
 800249c:	40021400 	.word	0x40021400
 80024a0:	40021800 	.word	0x40021800
 80024a4:	40010400 	.word	0x40010400

080024a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b083      	sub	sp, #12
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	460b      	mov	r3, r1
 80024b2:	807b      	strh	r3, [r7, #2]
 80024b4:	4613      	mov	r3, r2
 80024b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024b8:	787b      	ldrb	r3, [r7, #1]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d003      	beq.n	80024c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024be:	887a      	ldrh	r2, [r7, #2]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80024c4:	e003      	b.n	80024ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80024c6:	887b      	ldrh	r3, [r7, #2]
 80024c8:	041a      	lsls	r2, r3, #16
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	619a      	str	r2, [r3, #24]
}
 80024ce:	bf00      	nop
 80024d0:	370c      	adds	r7, #12
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bc80      	pop	{r7}
 80024d6:	4770      	bx	lr

080024d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
 80024de:	4603      	mov	r3, r0
 80024e0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80024e2:	4b08      	ldr	r3, [pc, #32]	@ (8002504 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024e4:	695a      	ldr	r2, [r3, #20]
 80024e6:	88fb      	ldrh	r3, [r7, #6]
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d006      	beq.n	80024fc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80024ee:	4a05      	ldr	r2, [pc, #20]	@ (8002504 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80024f0:	88fb      	ldrh	r3, [r7, #6]
 80024f2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80024f4:	88fb      	ldrh	r3, [r7, #6]
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7fe ff78 	bl	80013ec <HAL_GPIO_EXTI_Callback>
  }
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40010400 	.word	0x40010400

08002508 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b088      	sub	sp, #32
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d101      	bne.n	800251a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e31d      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800251a:	4b94      	ldr	r3, [pc, #592]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 800251c:	689b      	ldr	r3, [r3, #8]
 800251e:	f003 030c 	and.w	r3, r3, #12
 8002522:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002524:	4b91      	ldr	r3, [pc, #580]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800252c:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d07b      	beq.n	8002632 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	2b08      	cmp	r3, #8
 800253e:	d006      	beq.n	800254e <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	2b0c      	cmp	r3, #12
 8002544:	d10f      	bne.n	8002566 <HAL_RCC_OscConfig+0x5e>
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800254c:	d10b      	bne.n	8002566 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800254e:	4b87      	ldr	r3, [pc, #540]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002556:	2b00      	cmp	r3, #0
 8002558:	d06a      	beq.n	8002630 <HAL_RCC_OscConfig+0x128>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d166      	bne.n	8002630 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e2f7      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b01      	cmp	r3, #1
 800256c:	d106      	bne.n	800257c <HAL_RCC_OscConfig+0x74>
 800256e:	4b7f      	ldr	r3, [pc, #508]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a7e      	ldr	r2, [pc, #504]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002574:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002578:	6013      	str	r3, [r2, #0]
 800257a:	e02d      	b.n	80025d8 <HAL_RCC_OscConfig+0xd0>
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d10c      	bne.n	800259e <HAL_RCC_OscConfig+0x96>
 8002584:	4b79      	ldr	r3, [pc, #484]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a78      	ldr	r2, [pc, #480]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 800258a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800258e:	6013      	str	r3, [r2, #0]
 8002590:	4b76      	ldr	r3, [pc, #472]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	4a75      	ldr	r2, [pc, #468]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002596:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800259a:	6013      	str	r3, [r2, #0]
 800259c:	e01c      	b.n	80025d8 <HAL_RCC_OscConfig+0xd0>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	2b05      	cmp	r3, #5
 80025a4:	d10c      	bne.n	80025c0 <HAL_RCC_OscConfig+0xb8>
 80025a6:	4b71      	ldr	r3, [pc, #452]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4a70      	ldr	r2, [pc, #448]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025b0:	6013      	str	r3, [r2, #0]
 80025b2:	4b6e      	ldr	r3, [pc, #440]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4a6d      	ldr	r2, [pc, #436]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025bc:	6013      	str	r3, [r2, #0]
 80025be:	e00b      	b.n	80025d8 <HAL_RCC_OscConfig+0xd0>
 80025c0:	4b6a      	ldr	r3, [pc, #424]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a69      	ldr	r2, [pc, #420]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	4b67      	ldr	r3, [pc, #412]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a66      	ldr	r2, [pc, #408]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d013      	beq.n	8002608 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e0:	f7ff fc98 	bl	8001f14 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80025e8:	f7ff fc94 	bl	8001f14 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b64      	cmp	r3, #100	@ 0x64
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e2ad      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80025fa:	4b5c      	ldr	r3, [pc, #368]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d0f0      	beq.n	80025e8 <HAL_RCC_OscConfig+0xe0>
 8002606:	e014      	b.n	8002632 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002608:	f7ff fc84 	bl	8001f14 <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002610:	f7ff fc80 	bl	8001f14 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b64      	cmp	r3, #100	@ 0x64
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e299      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002622:	4b52      	ldr	r3, [pc, #328]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1f0      	bne.n	8002610 <HAL_RCC_OscConfig+0x108>
 800262e:	e000      	b.n	8002632 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002630:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d05a      	beq.n	80026f4 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	2b04      	cmp	r3, #4
 8002642:	d005      	beq.n	8002650 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	2b0c      	cmp	r3, #12
 8002648:	d119      	bne.n	800267e <HAL_RCC_OscConfig+0x176>
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d116      	bne.n	800267e <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002650:	4b46      	ldr	r3, [pc, #280]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d005      	beq.n	8002668 <HAL_RCC_OscConfig+0x160>
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b01      	cmp	r3, #1
 8002662:	d001      	beq.n	8002668 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002664:	2301      	movs	r3, #1
 8002666:	e276      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002668:	4b40      	ldr	r3, [pc, #256]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	691b      	ldr	r3, [r3, #16]
 8002674:	021b      	lsls	r3, r3, #8
 8002676:	493d      	ldr	r1, [pc, #244]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002678:	4313      	orrs	r3, r2
 800267a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800267c:	e03a      	b.n	80026f4 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d020      	beq.n	80026c8 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002686:	4b3a      	ldr	r3, [pc, #232]	@ (8002770 <HAL_RCC_OscConfig+0x268>)
 8002688:	2201      	movs	r2, #1
 800268a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268c:	f7ff fc42 	bl	8001f14 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002694:	f7ff fc3e 	bl	8001f14 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b02      	cmp	r3, #2
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e257      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80026a6:	4b31      	ldr	r3, [pc, #196]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f003 0302 	and.w	r3, r3, #2
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b2:	4b2e      	ldr	r3, [pc, #184]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	691b      	ldr	r3, [r3, #16]
 80026be:	021b      	lsls	r3, r3, #8
 80026c0:	492a      	ldr	r1, [pc, #168]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	604b      	str	r3, [r1, #4]
 80026c6:	e015      	b.n	80026f4 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026c8:	4b29      	ldr	r3, [pc, #164]	@ (8002770 <HAL_RCC_OscConfig+0x268>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ce:	f7ff fc21 	bl	8001f14 <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80026d6:	f7ff fc1d 	bl	8001f14 <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e236      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80026e8:	4b20      	ldr	r3, [pc, #128]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d1f0      	bne.n	80026d6 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f003 0310 	and.w	r3, r3, #16
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	f000 80b8 	beq.w	8002872 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	2b00      	cmp	r3, #0
 8002706:	d170      	bne.n	80027ea <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002708:	4b18      	ldr	r3, [pc, #96]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002710:	2b00      	cmp	r3, #0
 8002712:	d005      	beq.n	8002720 <HAL_RCC_OscConfig+0x218>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d101      	bne.n	8002720 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e21a      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a1a      	ldr	r2, [r3, #32]
 8002724:	4b11      	ldr	r3, [pc, #68]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800272c:	429a      	cmp	r2, r3
 800272e:	d921      	bls.n	8002774 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	4618      	mov	r0, r3
 8002736:	f000 fc09 	bl	8002f4c <RCC_SetFlashLatencyFromMSIRange>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e208      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002744:	4b09      	ldr	r3, [pc, #36]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6a1b      	ldr	r3, [r3, #32]
 8002750:	4906      	ldr	r1, [pc, #24]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002752:	4313      	orrs	r3, r2
 8002754:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002756:	4b05      	ldr	r3, [pc, #20]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	061b      	lsls	r3, r3, #24
 8002764:	4901      	ldr	r1, [pc, #4]	@ (800276c <HAL_RCC_OscConfig+0x264>)
 8002766:	4313      	orrs	r3, r2
 8002768:	604b      	str	r3, [r1, #4]
 800276a:	e020      	b.n	80027ae <HAL_RCC_OscConfig+0x2a6>
 800276c:	40023800 	.word	0x40023800
 8002770:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002774:	4b99      	ldr	r3, [pc, #612]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6a1b      	ldr	r3, [r3, #32]
 8002780:	4996      	ldr	r1, [pc, #600]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002782:	4313      	orrs	r3, r2
 8002784:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002786:	4b95      	ldr	r3, [pc, #596]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	061b      	lsls	r3, r3, #24
 8002794:	4991      	ldr	r1, [pc, #580]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002796:	4313      	orrs	r3, r2
 8002798:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a1b      	ldr	r3, [r3, #32]
 800279e:	4618      	mov	r0, r3
 80027a0:	f000 fbd4 	bl	8002f4c <RCC_SetFlashLatencyFromMSIRange>
 80027a4:	4603      	mov	r3, r0
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d001      	beq.n	80027ae <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e1d3      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	0b5b      	lsrs	r3, r3, #13
 80027b4:	3301      	adds	r3, #1
 80027b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80027be:	4a87      	ldr	r2, [pc, #540]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80027c0:	6892      	ldr	r2, [r2, #8]
 80027c2:	0912      	lsrs	r2, r2, #4
 80027c4:	f002 020f 	and.w	r2, r2, #15
 80027c8:	4985      	ldr	r1, [pc, #532]	@ (80029e0 <HAL_RCC_OscConfig+0x4d8>)
 80027ca:	5c8a      	ldrb	r2, [r1, r2]
 80027cc:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80027ce:	4a85      	ldr	r2, [pc, #532]	@ (80029e4 <HAL_RCC_OscConfig+0x4dc>)
 80027d0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027d2:	4b85      	ldr	r3, [pc, #532]	@ (80029e8 <HAL_RCC_OscConfig+0x4e0>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff fb50 	bl	8001e7c <HAL_InitTick>
 80027dc:	4603      	mov	r3, r0
 80027de:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d045      	beq.n	8002872 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	e1b5      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d029      	beq.n	8002846 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80027f2:	4b7e      	ldr	r3, [pc, #504]	@ (80029ec <HAL_RCC_OscConfig+0x4e4>)
 80027f4:	2201      	movs	r2, #1
 80027f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027f8:	f7ff fb8c 	bl	8001f14 <HAL_GetTick>
 80027fc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80027fe:	e008      	b.n	8002812 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002800:	f7ff fb88 	bl	8001f14 <HAL_GetTick>
 8002804:	4602      	mov	r2, r0
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	1ad3      	subs	r3, r2, r3
 800280a:	2b02      	cmp	r3, #2
 800280c:	d901      	bls.n	8002812 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800280e:	2303      	movs	r3, #3
 8002810:	e1a1      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002812:	4b72      	ldr	r3, [pc, #456]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800281a:	2b00      	cmp	r3, #0
 800281c:	d0f0      	beq.n	8002800 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800281e:	4b6f      	ldr	r3, [pc, #444]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	496c      	ldr	r1, [pc, #432]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 800282c:	4313      	orrs	r3, r2
 800282e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002830:	4b6a      	ldr	r3, [pc, #424]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69db      	ldr	r3, [r3, #28]
 800283c:	061b      	lsls	r3, r3, #24
 800283e:	4967      	ldr	r1, [pc, #412]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002840:	4313      	orrs	r3, r2
 8002842:	604b      	str	r3, [r1, #4]
 8002844:	e015      	b.n	8002872 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002846:	4b69      	ldr	r3, [pc, #420]	@ (80029ec <HAL_RCC_OscConfig+0x4e4>)
 8002848:	2200      	movs	r2, #0
 800284a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800284c:	f7ff fb62 	bl	8001f14 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002852:	e008      	b.n	8002866 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002854:	f7ff fb5e 	bl	8001f14 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b02      	cmp	r3, #2
 8002860:	d901      	bls.n	8002866 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 8002862:	2303      	movs	r3, #3
 8002864:	e177      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002866:	4b5d      	ldr	r3, [pc, #372]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800286e:	2b00      	cmp	r3, #0
 8002870:	d1f0      	bne.n	8002854 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f003 0308 	and.w	r3, r3, #8
 800287a:	2b00      	cmp	r3, #0
 800287c:	d030      	beq.n	80028e0 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	695b      	ldr	r3, [r3, #20]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d016      	beq.n	80028b4 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002886:	4b5a      	ldr	r3, [pc, #360]	@ (80029f0 <HAL_RCC_OscConfig+0x4e8>)
 8002888:	2201      	movs	r2, #1
 800288a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288c:	f7ff fb42 	bl	8001f14 <HAL_GetTick>
 8002890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002892:	e008      	b.n	80028a6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002894:	f7ff fb3e 	bl	8001f14 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	693b      	ldr	r3, [r7, #16]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	2b02      	cmp	r3, #2
 80028a0:	d901      	bls.n	80028a6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e157      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80028a6:	4b4d      	ldr	r3, [pc, #308]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80028a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028aa:	f003 0302 	and.w	r3, r3, #2
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d0f0      	beq.n	8002894 <HAL_RCC_OscConfig+0x38c>
 80028b2:	e015      	b.n	80028e0 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028b4:	4b4e      	ldr	r3, [pc, #312]	@ (80029f0 <HAL_RCC_OscConfig+0x4e8>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028ba:	f7ff fb2b 	bl	8001f14 <HAL_GetTick>
 80028be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028c0:	e008      	b.n	80028d4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80028c2:	f7ff fb27 	bl	8001f14 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	2b02      	cmp	r3, #2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e140      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80028d4:	4b41      	ldr	r3, [pc, #260]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80028d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1f0      	bne.n	80028c2 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0304 	and.w	r3, r3, #4
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 80b5 	beq.w	8002a58 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028ee:	2300      	movs	r3, #0
 80028f0:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80028f2:	4b3a      	ldr	r3, [pc, #232]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80028f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10d      	bne.n	800291a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80028fe:	4b37      	ldr	r3, [pc, #220]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002902:	4a36      	ldr	r2, [pc, #216]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002908:	6253      	str	r3, [r2, #36]	@ 0x24
 800290a:	4b34      	ldr	r3, [pc, #208]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 800290c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002912:	60bb      	str	r3, [r7, #8]
 8002914:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002916:	2301      	movs	r3, #1
 8002918:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800291a:	4b36      	ldr	r3, [pc, #216]	@ (80029f4 <HAL_RCC_OscConfig+0x4ec>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002922:	2b00      	cmp	r3, #0
 8002924:	d118      	bne.n	8002958 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002926:	4b33      	ldr	r3, [pc, #204]	@ (80029f4 <HAL_RCC_OscConfig+0x4ec>)
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	4a32      	ldr	r2, [pc, #200]	@ (80029f4 <HAL_RCC_OscConfig+0x4ec>)
 800292c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002930:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002932:	f7ff faef 	bl	8001f14 <HAL_GetTick>
 8002936:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002938:	e008      	b.n	800294c <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800293a:	f7ff faeb 	bl	8001f14 <HAL_GetTick>
 800293e:	4602      	mov	r2, r0
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2b64      	cmp	r3, #100	@ 0x64
 8002946:	d901      	bls.n	800294c <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8002948:	2303      	movs	r3, #3
 800294a:	e104      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800294c:	4b29      	ldr	r3, [pc, #164]	@ (80029f4 <HAL_RCC_OscConfig+0x4ec>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002954:	2b00      	cmp	r3, #0
 8002956:	d0f0      	beq.n	800293a <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	689b      	ldr	r3, [r3, #8]
 800295c:	2b01      	cmp	r3, #1
 800295e:	d106      	bne.n	800296e <HAL_RCC_OscConfig+0x466>
 8002960:	4b1e      	ldr	r3, [pc, #120]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002962:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002964:	4a1d      	ldr	r2, [pc, #116]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002966:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800296a:	6353      	str	r3, [r2, #52]	@ 0x34
 800296c:	e02d      	b.n	80029ca <HAL_RCC_OscConfig+0x4c2>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d10c      	bne.n	8002990 <HAL_RCC_OscConfig+0x488>
 8002976:	4b19      	ldr	r3, [pc, #100]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800297a:	4a18      	ldr	r2, [pc, #96]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 800297c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002980:	6353      	str	r3, [r2, #52]	@ 0x34
 8002982:	4b16      	ldr	r3, [pc, #88]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002986:	4a15      	ldr	r2, [pc, #84]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 8002988:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800298c:	6353      	str	r3, [r2, #52]	@ 0x34
 800298e:	e01c      	b.n	80029ca <HAL_RCC_OscConfig+0x4c2>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	2b05      	cmp	r3, #5
 8002996:	d10c      	bne.n	80029b2 <HAL_RCC_OscConfig+0x4aa>
 8002998:	4b10      	ldr	r3, [pc, #64]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 800299a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800299c:	4a0f      	ldr	r2, [pc, #60]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 800299e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80029a2:	6353      	str	r3, [r2, #52]	@ 0x34
 80029a4:	4b0d      	ldr	r3, [pc, #52]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80029a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029a8:	4a0c      	ldr	r2, [pc, #48]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80029aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029ae:	6353      	str	r3, [r2, #52]	@ 0x34
 80029b0:	e00b      	b.n	80029ca <HAL_RCC_OscConfig+0x4c2>
 80029b2:	4b0a      	ldr	r3, [pc, #40]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80029b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029b6:	4a09      	ldr	r2, [pc, #36]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80029b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80029be:	4b07      	ldr	r3, [pc, #28]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80029c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029c2:	4a06      	ldr	r2, [pc, #24]	@ (80029dc <HAL_RCC_OscConfig+0x4d4>)
 80029c4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80029c8:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d024      	beq.n	8002a1c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029d2:	f7ff fa9f 	bl	8001f14 <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80029d8:	e019      	b.n	8002a0e <HAL_RCC_OscConfig+0x506>
 80029da:	bf00      	nop
 80029dc:	40023800 	.word	0x40023800
 80029e0:	08006b74 	.word	0x08006b74
 80029e4:	20000018 	.word	0x20000018
 80029e8:	2000001c 	.word	0x2000001c
 80029ec:	42470020 	.word	0x42470020
 80029f0:	42470680 	.word	0x42470680
 80029f4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80029f8:	f7ff fa8c 	bl	8001f14 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	693b      	ldr	r3, [r7, #16]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d901      	bls.n	8002a0e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e0a3      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002a0e:	4b54      	ldr	r3, [pc, #336]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002a10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d0ee      	beq.n	80029f8 <HAL_RCC_OscConfig+0x4f0>
 8002a1a:	e014      	b.n	8002a46 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a1c:	f7ff fa7a 	bl	8001f14 <HAL_GetTick>
 8002a20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a22:	e00a      	b.n	8002a3a <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a24:	f7ff fa76 	bl	8001f14 <HAL_GetTick>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	693b      	ldr	r3, [r7, #16]
 8002a2c:	1ad3      	subs	r3, r2, r3
 8002a2e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e08d      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002a3a:	4b49      	ldr	r3, [pc, #292]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a3e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1ee      	bne.n	8002a24 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a46:	7ffb      	ldrb	r3, [r7, #31]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	d105      	bne.n	8002a58 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a4c:	4b44      	ldr	r3, [pc, #272]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002a4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a50:	4a43      	ldr	r2, [pc, #268]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002a52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a56:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d079      	beq.n	8002b54 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a60:	69bb      	ldr	r3, [r7, #24]
 8002a62:	2b0c      	cmp	r3, #12
 8002a64:	d056      	beq.n	8002b14 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6a:	2b02      	cmp	r3, #2
 8002a6c:	d13b      	bne.n	8002ae6 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a6e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b64 <HAL_RCC_OscConfig+0x65c>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7ff fa4e 	bl	8001f14 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a7c:	f7ff fa4a 	bl	8001f14 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e063      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a8e:	4b34      	ldr	r3, [pc, #208]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002a9a:	4b31      	ldr	r3, [pc, #196]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aaa:	4319      	orrs	r1, r3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ab0:	430b      	orrs	r3, r1
 8002ab2:	492b      	ldr	r1, [pc, #172]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ab8:	4b2a      	ldr	r3, [pc, #168]	@ (8002b64 <HAL_RCC_OscConfig+0x65c>)
 8002aba:	2201      	movs	r2, #1
 8002abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002abe:	f7ff fa29 	bl	8001f14 <HAL_GetTick>
 8002ac2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ac4:	e008      	b.n	8002ad8 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ac6:	f7ff fa25 	bl	8001f14 <HAL_GetTick>
 8002aca:	4602      	mov	r2, r0
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d901      	bls.n	8002ad8 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8002ad4:	2303      	movs	r3, #3
 8002ad6:	e03e      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002ad8:	4b21      	ldr	r3, [pc, #132]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d0f0      	beq.n	8002ac6 <HAL_RCC_OscConfig+0x5be>
 8002ae4:	e036      	b.n	8002b54 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ae6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b64 <HAL_RCC_OscConfig+0x65c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aec:	f7ff fa12 	bl	8001f14 <HAL_GetTick>
 8002af0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002af2:	e008      	b.n	8002b06 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002af4:	f7ff fa0e 	bl	8001f14 <HAL_GetTick>
 8002af8:	4602      	mov	r2, r0
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	1ad3      	subs	r3, r2, r3
 8002afe:	2b02      	cmp	r3, #2
 8002b00:	d901      	bls.n	8002b06 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8002b02:	2303      	movs	r3, #3
 8002b04:	e027      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002b06:	4b16      	ldr	r3, [pc, #88]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d1f0      	bne.n	8002af4 <HAL_RCC_OscConfig+0x5ec>
 8002b12:	e01f      	b.n	8002b54 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e01a      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002b20:	4b0f      	ldr	r3, [pc, #60]	@ (8002b60 <HAL_RCC_OscConfig+0x658>)
 8002b22:	689b      	ldr	r3, [r3, #8]
 8002b24:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d10d      	bne.n	8002b50 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d106      	bne.n	8002b50 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d001      	beq.n	8002b54 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e000      	b.n	8002b56 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3720      	adds	r7, #32
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800
 8002b64:	42470060 	.word	0x42470060

08002b68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e11a      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b7c:	4b8f      	ldr	r3, [pc, #572]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f003 0301 	and.w	r3, r3, #1
 8002b84:	683a      	ldr	r2, [r7, #0]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d919      	bls.n	8002bbe <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d105      	bne.n	8002b9c <HAL_RCC_ClockConfig+0x34>
 8002b90:	4b8a      	ldr	r3, [pc, #552]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4a89      	ldr	r2, [pc, #548]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002b96:	f043 0304 	orr.w	r3, r3, #4
 8002b9a:	6013      	str	r3, [r2, #0]
 8002b9c:	4b87      	ldr	r3, [pc, #540]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f023 0201 	bic.w	r2, r3, #1
 8002ba4:	4985      	ldr	r1, [pc, #532]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bac:	4b83      	ldr	r3, [pc, #524]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 0301 	and.w	r3, r3, #1
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d001      	beq.n	8002bbe <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e0f9      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d008      	beq.n	8002bdc <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bca:	4b7d      	ldr	r3, [pc, #500]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	497a      	ldr	r1, [pc, #488]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f000 808e 	beq.w	8002d06 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2b02      	cmp	r3, #2
 8002bf0:	d107      	bne.n	8002c02 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002bf2:	4b73      	ldr	r3, [pc, #460]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d121      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e0d7      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	2b03      	cmp	r3, #3
 8002c08:	d107      	bne.n	8002c1a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d115      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e0cb      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	2b01      	cmp	r3, #1
 8002c20:	d107      	bne.n	8002c32 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c22:	4b67      	ldr	r3, [pc, #412]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d109      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e0bf      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002c32:	4b63      	ldr	r3, [pc, #396]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d101      	bne.n	8002c42 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e0b7      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c42:	4b5f      	ldr	r3, [pc, #380]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f023 0203 	bic.w	r2, r3, #3
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	495c      	ldr	r1, [pc, #368]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002c50:	4313      	orrs	r3, r2
 8002c52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002c54:	f7ff f95e 	bl	8001f14 <HAL_GetTick>
 8002c58:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d112      	bne.n	8002c88 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c62:	e00a      	b.n	8002c7a <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c64:	f7ff f956 	bl	8001f14 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e09b      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c7a:	4b51      	ldr	r3, [pc, #324]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002c7c:	689b      	ldr	r3, [r3, #8]
 8002c7e:	f003 030c 	and.w	r3, r3, #12
 8002c82:	2b08      	cmp	r3, #8
 8002c84:	d1ee      	bne.n	8002c64 <HAL_RCC_ClockConfig+0xfc>
 8002c86:	e03e      	b.n	8002d06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b03      	cmp	r3, #3
 8002c8e:	d112      	bne.n	8002cb6 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c90:	e00a      	b.n	8002ca8 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c92:	f7ff f93f 	bl	8001f14 <HAL_GetTick>
 8002c96:	4602      	mov	r2, r0
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ca0:	4293      	cmp	r3, r2
 8002ca2:	d901      	bls.n	8002ca8 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	e084      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ca8:	4b45      	ldr	r3, [pc, #276]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 030c 	and.w	r3, r3, #12
 8002cb0:	2b0c      	cmp	r3, #12
 8002cb2:	d1ee      	bne.n	8002c92 <HAL_RCC_ClockConfig+0x12a>
 8002cb4:	e027      	b.n	8002d06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d11d      	bne.n	8002cfa <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cbe:	e00a      	b.n	8002cd6 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cc0:	f7ff f928 	bl	8001f14 <HAL_GetTick>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d901      	bls.n	8002cd6 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	e06d      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002cd6:	4b3a      	ldr	r3, [pc, #232]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002cd8:	689b      	ldr	r3, [r3, #8]
 8002cda:	f003 030c 	and.w	r3, r3, #12
 8002cde:	2b04      	cmp	r3, #4
 8002ce0:	d1ee      	bne.n	8002cc0 <HAL_RCC_ClockConfig+0x158>
 8002ce2:	e010      	b.n	8002d06 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ce4:	f7ff f916 	bl	8001f14 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d901      	bls.n	8002cfa <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e05b      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002cfa:	4b31      	ldr	r3, [pc, #196]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002cfc:	689b      	ldr	r3, [r3, #8]
 8002cfe:	f003 030c 	and.w	r3, r3, #12
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d1ee      	bne.n	8002ce4 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d06:	4b2d      	ldr	r3, [pc, #180]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	683a      	ldr	r2, [r7, #0]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d219      	bcs.n	8002d48 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d14:	683b      	ldr	r3, [r7, #0]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d105      	bne.n	8002d26 <HAL_RCC_ClockConfig+0x1be>
 8002d1a:	4b28      	ldr	r3, [pc, #160]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a27      	ldr	r2, [pc, #156]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002d20:	f043 0304 	orr.w	r3, r3, #4
 8002d24:	6013      	str	r3, [r2, #0]
 8002d26:	4b25      	ldr	r3, [pc, #148]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f023 0201 	bic.w	r2, r3, #1
 8002d2e:	4923      	ldr	r1, [pc, #140]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d36:	4b21      	ldr	r3, [pc, #132]	@ (8002dbc <HAL_RCC_ClockConfig+0x254>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0301 	and.w	r3, r3, #1
 8002d3e:	683a      	ldr	r2, [r7, #0]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d001      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e034      	b.n	8002db2 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d008      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d54:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	4917      	ldr	r1, [pc, #92]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0308 	and.w	r3, r3, #8
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d009      	beq.n	8002d86 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d72:	4b13      	ldr	r3, [pc, #76]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	00db      	lsls	r3, r3, #3
 8002d80:	490f      	ldr	r1, [pc, #60]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002d82:	4313      	orrs	r3, r2
 8002d84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d86:	f000 f823 	bl	8002dd0 <HAL_RCC_GetSysClockFreq>
 8002d8a:	4602      	mov	r2, r0
 8002d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <HAL_RCC_ClockConfig+0x258>)
 8002d8e:	689b      	ldr	r3, [r3, #8]
 8002d90:	091b      	lsrs	r3, r3, #4
 8002d92:	f003 030f 	and.w	r3, r3, #15
 8002d96:	490b      	ldr	r1, [pc, #44]	@ (8002dc4 <HAL_RCC_ClockConfig+0x25c>)
 8002d98:	5ccb      	ldrb	r3, [r1, r3]
 8002d9a:	fa22 f303 	lsr.w	r3, r2, r3
 8002d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8002dc8 <HAL_RCC_ClockConfig+0x260>)
 8002da0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002da2:	4b0a      	ldr	r3, [pc, #40]	@ (8002dcc <HAL_RCC_ClockConfig+0x264>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff f868 	bl	8001e7c <HAL_InitTick>
 8002dac:	4603      	mov	r3, r0
 8002dae:	72fb      	strb	r3, [r7, #11]

  return status;
 8002db0:	7afb      	ldrb	r3, [r7, #11]
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	40023c00 	.word	0x40023c00
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	08006b74 	.word	0x08006b74
 8002dc8:	20000018 	.word	0x20000018
 8002dcc:	2000001c 	.word	0x2000001c

08002dd0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002dd4:	b08e      	sub	sp, #56	@ 0x38
 8002dd6:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8002dd8:	4b58      	ldr	r3, [pc, #352]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x16c>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002dde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002de0:	f003 030c 	and.w	r3, r3, #12
 8002de4:	2b0c      	cmp	r3, #12
 8002de6:	d00d      	beq.n	8002e04 <HAL_RCC_GetSysClockFreq+0x34>
 8002de8:	2b0c      	cmp	r3, #12
 8002dea:	f200 8092 	bhi.w	8002f12 <HAL_RCC_GetSysClockFreq+0x142>
 8002dee:	2b04      	cmp	r3, #4
 8002df0:	d002      	beq.n	8002df8 <HAL_RCC_GetSysClockFreq+0x28>
 8002df2:	2b08      	cmp	r3, #8
 8002df4:	d003      	beq.n	8002dfe <HAL_RCC_GetSysClockFreq+0x2e>
 8002df6:	e08c      	b.n	8002f12 <HAL_RCC_GetSysClockFreq+0x142>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002df8:	4b51      	ldr	r3, [pc, #324]	@ (8002f40 <HAL_RCC_GetSysClockFreq+0x170>)
 8002dfa:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002dfc:	e097      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002dfe:	4b51      	ldr	r3, [pc, #324]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x174>)
 8002e00:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002e02:	e094      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e06:	0c9b      	lsrs	r3, r3, #18
 8002e08:	f003 020f 	and.w	r2, r3, #15
 8002e0c:	4b4e      	ldr	r3, [pc, #312]	@ (8002f48 <HAL_RCC_GetSysClockFreq+0x178>)
 8002e0e:	5c9b      	ldrb	r3, [r3, r2]
 8002e10:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002e12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e14:	0d9b      	lsrs	r3, r3, #22
 8002e16:	f003 0303 	and.w	r3, r3, #3
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e1e:	4b47      	ldr	r3, [pc, #284]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x16c>)
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d021      	beq.n	8002e6e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	61bb      	str	r3, [r7, #24]
 8002e30:	61fa      	str	r2, [r7, #28]
 8002e32:	4b44      	ldr	r3, [pc, #272]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x174>)
 8002e34:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8002e38:	464a      	mov	r2, r9
 8002e3a:	fb03 f202 	mul.w	r2, r3, r2
 8002e3e:	2300      	movs	r3, #0
 8002e40:	4644      	mov	r4, r8
 8002e42:	fb04 f303 	mul.w	r3, r4, r3
 8002e46:	4413      	add	r3, r2
 8002e48:	4a3e      	ldr	r2, [pc, #248]	@ (8002f44 <HAL_RCC_GetSysClockFreq+0x174>)
 8002e4a:	4644      	mov	r4, r8
 8002e4c:	fba4 0102 	umull	r0, r1, r4, r2
 8002e50:	440b      	add	r3, r1
 8002e52:	4619      	mov	r1, r3
 8002e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e56:	2200      	movs	r2, #0
 8002e58:	613b      	str	r3, [r7, #16]
 8002e5a:	617a      	str	r2, [r7, #20]
 8002e5c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002e60:	f7fe f8b2 	bl	8000fc8 <__aeabi_uldivmod>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	4613      	mov	r3, r2
 8002e6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e6c:	e04e      	b.n	8002f0c <HAL_RCC_GetSysClockFreq+0x13c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e70:	2200      	movs	r2, #0
 8002e72:	469a      	mov	sl, r3
 8002e74:	4693      	mov	fp, r2
 8002e76:	4652      	mov	r2, sl
 8002e78:	465b      	mov	r3, fp
 8002e7a:	f04f 0000 	mov.w	r0, #0
 8002e7e:	f04f 0100 	mov.w	r1, #0
 8002e82:	0159      	lsls	r1, r3, #5
 8002e84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e88:	0150      	lsls	r0, r2, #5
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	ebb2 080a 	subs.w	r8, r2, sl
 8002e92:	eb63 090b 	sbc.w	r9, r3, fp
 8002e96:	f04f 0200 	mov.w	r2, #0
 8002e9a:	f04f 0300 	mov.w	r3, #0
 8002e9e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002ea2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002ea6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002eaa:	ebb2 0408 	subs.w	r4, r2, r8
 8002eae:	eb63 0509 	sbc.w	r5, r3, r9
 8002eb2:	f04f 0200 	mov.w	r2, #0
 8002eb6:	f04f 0300 	mov.w	r3, #0
 8002eba:	00eb      	lsls	r3, r5, #3
 8002ebc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ec0:	00e2      	lsls	r2, r4, #3
 8002ec2:	4614      	mov	r4, r2
 8002ec4:	461d      	mov	r5, r3
 8002ec6:	eb14 030a 	adds.w	r3, r4, sl
 8002eca:	603b      	str	r3, [r7, #0]
 8002ecc:	eb45 030b 	adc.w	r3, r5, fp
 8002ed0:	607b      	str	r3, [r7, #4]
 8002ed2:	f04f 0200 	mov.w	r2, #0
 8002ed6:	f04f 0300 	mov.w	r3, #0
 8002eda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002ede:	4629      	mov	r1, r5
 8002ee0:	028b      	lsls	r3, r1, #10
 8002ee2:	4620      	mov	r0, r4
 8002ee4:	4629      	mov	r1, r5
 8002ee6:	4604      	mov	r4, r0
 8002ee8:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8002eec:	4601      	mov	r1, r0
 8002eee:	028a      	lsls	r2, r1, #10
 8002ef0:	4610      	mov	r0, r2
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	60bb      	str	r3, [r7, #8]
 8002efa:	60fa      	str	r2, [r7, #12]
 8002efc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f00:	f7fe f862 	bl	8000fc8 <__aeabi_uldivmod>
 8002f04:	4602      	mov	r2, r0
 8002f06:	460b      	mov	r3, r1
 8002f08:	4613      	mov	r3, r2
 8002f0a:	637b      	str	r3, [r7, #52]	@ 0x34
      }
      sysclockfreq = pllvco;
 8002f0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f0e:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002f10:	e00d      	b.n	8002f2e <HAL_RCC_GetSysClockFreq+0x15e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002f12:	4b0a      	ldr	r3, [pc, #40]	@ (8002f3c <HAL_RCC_GetSysClockFreq+0x16c>)
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	0b5b      	lsrs	r3, r3, #13
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002f1e:	6a3b      	ldr	r3, [r7, #32]
 8002f20:	3301      	adds	r3, #1
 8002f22:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002f26:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8002f2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3738      	adds	r7, #56	@ 0x38
 8002f34:	46bd      	mov	sp, r7
 8002f36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40023800 	.word	0x40023800
 8002f40:	00f42400 	.word	0x00f42400
 8002f44:	016e3600 	.word	0x016e3600
 8002f48:	08006b68 	.word	0x08006b68

08002f4c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b087      	sub	sp, #28
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002f54:	2300      	movs	r3, #0
 8002f56:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8002f58:	4b29      	ldr	r3, [pc, #164]	@ (8003000 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d12c      	bne.n	8002fbe <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002f64:	4b26      	ldr	r3, [pc, #152]	@ (8003000 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d005      	beq.n	8002f7c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002f70:	4b24      	ldr	r3, [pc, #144]	@ (8003004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002f78:	617b      	str	r3, [r7, #20]
 8002f7a:	e016      	b.n	8002faa <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f7c:	4b20      	ldr	r3, [pc, #128]	@ (8003000 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f80:	4a1f      	ldr	r2, [pc, #124]	@ (8003000 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002f82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f86:	6253      	str	r3, [r2, #36]	@ 0x24
 8002f88:	4b1d      	ldr	r3, [pc, #116]	@ (8003000 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8002f94:	4b1b      	ldr	r3, [pc, #108]	@ (8003004 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8002f9c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f9e:	4b18      	ldr	r3, [pc, #96]	@ (8003000 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002fa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa2:	4a17      	ldr	r2, [pc, #92]	@ (8003000 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8002fa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fa8:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8002fb0:	d105      	bne.n	8002fbe <RCC_SetFlashLatencyFromMSIRange+0x72>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002fb8:	d101      	bne.n	8002fbe <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8002fba:	2301      	movs	r3, #1
 8002fbc:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d105      	bne.n	8002fd0 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8002fc4:	4b10      	ldr	r3, [pc, #64]	@ (8003008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a0f      	ldr	r2, [pc, #60]	@ (8003008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fca:	f043 0304 	orr.w	r3, r3, #4
 8002fce:	6013      	str	r3, [r2, #0]
 8002fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8003008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f023 0201 	bic.w	r2, r3, #1
 8002fd8:	490b      	ldr	r1, [pc, #44]	@ (8003008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002fe0:	4b09      	ldr	r3, [pc, #36]	@ (8003008 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d001      	beq.n	8002ff2 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8002fee:	2301      	movs	r3, #1
 8002ff0:	e000      	b.n	8002ff4 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	371c      	adds	r7, #28
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bc80      	pop	{r7}
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	40023800 	.word	0x40023800
 8003004:	40007000 	.word	0x40007000
 8003008:	40023c00 	.word	0x40023c00

0800300c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d101      	bne.n	800301e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e07b      	b.n	8003116 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on all devices in stm32l1xx series.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE if TI mode is not supported */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003022:	2b00      	cmp	r3, #0
 8003024:	d108      	bne.n	8003038 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800302e:	d009      	beq.n	8003044 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	61da      	str	r2, [r3, #28]
 8003036:	e005      	b.n	8003044 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fe fdac 	bl	8001bbc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800307a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	689b      	ldr	r3, [r3, #8]
 8003088:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800308c:	431a      	orrs	r2, r3
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	691b      	ldr	r3, [r3, #16]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	431a      	orrs	r2, r3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	f003 0301 	and.w	r3, r3, #1
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	699b      	ldr	r3, [r3, #24]
 80030b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80030be:	431a      	orrs	r2, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a1b      	ldr	r3, [r3, #32]
 80030c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c8:	ea42 0103 	orr.w	r1, r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	430a      	orrs	r2, r1
 80030da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

#if defined(SPI_CR2_FRF)
  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	0c1b      	lsrs	r3, r3, #16
 80030e2:	f003 0104 	and.w	r1, r3, #4
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	f003 0210 	and.w	r2, r3, #16
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	430a      	orrs	r2, r1
 80030f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	69da      	ldr	r2, [r3, #28]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003104:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2200      	movs	r2, #0
 800310a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	3708      	adds	r7, #8
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b088      	sub	sp, #32
 8003122:	af00      	add	r7, sp, #0
 8003124:	60f8      	str	r0, [r7, #12]
 8003126:	60b9      	str	r1, [r7, #8]
 8003128:	603b      	str	r3, [r7, #0]
 800312a:	4613      	mov	r3, r2
 800312c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800312e:	2300      	movs	r3, #0
 8003130:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003138:	2b01      	cmp	r3, #1
 800313a:	d101      	bne.n	8003140 <HAL_SPI_Transmit+0x22>
 800313c:	2302      	movs	r3, #2
 800313e:	e12d      	b.n	800339c <HAL_SPI_Transmit+0x27e>
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	2201      	movs	r2, #1
 8003144:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003148:	f7fe fee4 	bl	8001f14 <HAL_GetTick>
 800314c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800314e:	88fb      	ldrh	r3, [r7, #6]
 8003150:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b01      	cmp	r3, #1
 800315c:	d002      	beq.n	8003164 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800315e:	2302      	movs	r3, #2
 8003160:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003162:	e116      	b.n	8003392 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d002      	beq.n	8003170 <HAL_SPI_Transmit+0x52>
 800316a:	88fb      	ldrh	r3, [r7, #6]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d102      	bne.n	8003176 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003174:	e10d      	b.n	8003392 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2203      	movs	r2, #3
 800317a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	68ba      	ldr	r2, [r7, #8]
 8003188:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	88fa      	ldrh	r2, [r7, #6]
 800318e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	88fa      	ldrh	r2, [r7, #6]
 8003194:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	2200      	movs	r2, #0
 800319a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	2200      	movs	r2, #0
 80031a6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2200      	movs	r2, #0
 80031ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031bc:	d10f      	bne.n	80031de <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80031cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80031dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031e8:	2b40      	cmp	r3, #64	@ 0x40
 80031ea:	d007      	beq.n	80031fc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003204:	d14f      	bne.n	80032a6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d002      	beq.n	8003214 <HAL_SPI_Transmit+0xf6>
 800320e:	8afb      	ldrh	r3, [r7, #22]
 8003210:	2b01      	cmp	r3, #1
 8003212:	d142      	bne.n	800329a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003218:	881a      	ldrh	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003224:	1c9a      	adds	r2, r3, #2
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800322e:	b29b      	uxth	r3, r3
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003238:	e02f      	b.n	800329a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b02      	cmp	r3, #2
 8003246:	d112      	bne.n	800326e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800324c:	881a      	ldrh	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003258:	1c9a      	adds	r2, r3, #2
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003262:	b29b      	uxth	r3, r3
 8003264:	3b01      	subs	r3, #1
 8003266:	b29a      	uxth	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800326c:	e015      	b.n	800329a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800326e:	f7fe fe51 	bl	8001f14 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	683a      	ldr	r2, [r7, #0]
 800327a:	429a      	cmp	r2, r3
 800327c:	d803      	bhi.n	8003286 <HAL_SPI_Transmit+0x168>
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003284:	d102      	bne.n	800328c <HAL_SPI_Transmit+0x16e>
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	2b00      	cmp	r3, #0
 800328a:	d106      	bne.n	800329a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003298:	e07b      	b.n	8003392 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800329e:	b29b      	uxth	r3, r3
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d1ca      	bne.n	800323a <HAL_SPI_Transmit+0x11c>
 80032a4:	e050      	b.n	8003348 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d002      	beq.n	80032b4 <HAL_SPI_Transmit+0x196>
 80032ae:	8afb      	ldrh	r3, [r7, #22]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d144      	bne.n	800333e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	330c      	adds	r3, #12
 80032be:	7812      	ldrb	r2, [r2, #0]
 80032c0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032c6:	1c5a      	adds	r2, r3, #1
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	3b01      	subs	r3, #1
 80032d4:	b29a      	uxth	r2, r3
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80032da:	e030      	b.n	800333e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b02      	cmp	r3, #2
 80032e8:	d113      	bne.n	8003312 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	330c      	adds	r3, #12
 80032f4:	7812      	ldrb	r2, [r2, #0]
 80032f6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fc:	1c5a      	adds	r2, r3, #1
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003306:	b29b      	uxth	r3, r3
 8003308:	3b01      	subs	r3, #1
 800330a:	b29a      	uxth	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003310:	e015      	b.n	800333e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003312:	f7fe fdff 	bl	8001f14 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	69bb      	ldr	r3, [r7, #24]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	683a      	ldr	r2, [r7, #0]
 800331e:	429a      	cmp	r2, r3
 8003320:	d803      	bhi.n	800332a <HAL_SPI_Transmit+0x20c>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003328:	d102      	bne.n	8003330 <HAL_SPI_Transmit+0x212>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d106      	bne.n	800333e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003330:	2303      	movs	r3, #3
 8003332:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2201      	movs	r2, #1
 8003338:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800333c:	e029      	b.n	8003392 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003342:	b29b      	uxth	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1c9      	bne.n	80032dc <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	6839      	ldr	r1, [r7, #0]
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 fbdf 	bl	8003b10 <SPI_EndRxTxTransaction>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d002      	beq.n	800335e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2220      	movs	r2, #32
 800335c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2b00      	cmp	r3, #0
 8003364:	d10a      	bne.n	800337c <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003366:	2300      	movs	r3, #0
 8003368:	613b      	str	r3, [r7, #16]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	68db      	ldr	r3, [r3, #12]
 8003370:	613b      	str	r3, [r7, #16]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	613b      	str	r3, [r7, #16]
 800337a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003380:	2b00      	cmp	r3, #0
 8003382:	d002      	beq.n	800338a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	77fb      	strb	r3, [r7, #31]
 8003388:	e003      	b.n	8003392 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2201      	movs	r2, #1
 800338e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 800339a:	7ffb      	ldrb	r3, [r7, #31]
}
 800339c:	4618      	mov	r0, r3
 800339e:	3720      	adds	r7, #32
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}

080033a4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	60b9      	str	r1, [r7, #8]
 80033ae:	603b      	str	r3, [r7, #0]
 80033b0:	4613      	mov	r3, r2
 80033b2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d002      	beq.n	80033ca <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80033c4:	2302      	movs	r3, #2
 80033c6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80033c8:	e0fb      	b.n	80035c2 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80033d2:	d112      	bne.n	80033fa <HAL_SPI_Receive+0x56>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10e      	bne.n	80033fa <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2204      	movs	r2, #4
 80033e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80033e4:	88fa      	ldrh	r2, [r7, #6]
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	9300      	str	r3, [sp, #0]
 80033ea:	4613      	mov	r3, r2
 80033ec:	68ba      	ldr	r2, [r7, #8]
 80033ee:	68b9      	ldr	r1, [r7, #8]
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f000 f8ef 	bl	80035d4 <HAL_SPI_TransmitReceive>
 80033f6:	4603      	mov	r3, r0
 80033f8:	e0e8      	b.n	80035cc <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003400:	2b01      	cmp	r3, #1
 8003402:	d101      	bne.n	8003408 <HAL_SPI_Receive+0x64>
 8003404:	2302      	movs	r3, #2
 8003406:	e0e1      	b.n	80035cc <HAL_SPI_Receive+0x228>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003410:	f7fe fd80 	bl	8001f14 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d002      	beq.n	8003422 <HAL_SPI_Receive+0x7e>
 800341c:	88fb      	ldrh	r3, [r7, #6]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d102      	bne.n	8003428 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003426:	e0cc      	b.n	80035c2 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	2204      	movs	r2, #4
 800342c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	2200      	movs	r2, #0
 8003434:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	68ba      	ldr	r2, [r7, #8]
 800343a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	88fa      	ldrh	r2, [r7, #6]
 8003440:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	88fa      	ldrh	r2, [r7, #6]
 8003446:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	2200      	movs	r2, #0
 800344c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2200      	movs	r2, #0
 8003452:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2200      	movs	r2, #0
 8003458:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	2200      	movs	r2, #0
 800345e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	2200      	movs	r2, #0
 8003464:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800346e:	d10f      	bne.n	8003490 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800347e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	681a      	ldr	r2, [r3, #0]
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800348e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800349a:	2b40      	cmp	r3, #64	@ 0x40
 800349c:	d007      	beq.n	80034ae <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034ac:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	68db      	ldr	r3, [r3, #12]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d16a      	bne.n	800358c <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80034b6:	e032      	b.n	800351e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	f003 0301 	and.w	r3, r3, #1
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d115      	bne.n	80034f2 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f103 020c 	add.w	r2, r3, #12
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034d2:	7812      	ldrb	r2, [r2, #0]
 80034d4:	b2d2      	uxtb	r2, r2
 80034d6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034dc:	1c5a      	adds	r2, r3, #1
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	3b01      	subs	r3, #1
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80034f0:	e015      	b.n	800351e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034f2:	f7fe fd0f 	bl	8001f14 <HAL_GetTick>
 80034f6:	4602      	mov	r2, r0
 80034f8:	693b      	ldr	r3, [r7, #16]
 80034fa:	1ad3      	subs	r3, r2, r3
 80034fc:	683a      	ldr	r2, [r7, #0]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d803      	bhi.n	800350a <HAL_SPI_Receive+0x166>
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003508:	d102      	bne.n	8003510 <HAL_SPI_Receive+0x16c>
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d106      	bne.n	800351e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003510:	2303      	movs	r3, #3
 8003512:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2201      	movs	r2, #1
 8003518:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800351c:	e051      	b.n	80035c2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003522:	b29b      	uxth	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1c7      	bne.n	80034b8 <HAL_SPI_Receive+0x114>
 8003528:	e035      	b.n	8003596 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f003 0301 	and.w	r3, r3, #1
 8003534:	2b01      	cmp	r3, #1
 8003536:	d113      	bne.n	8003560 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003542:	b292      	uxth	r2, r2
 8003544:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800354a:	1c9a      	adds	r2, r3, #2
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003554:	b29b      	uxth	r3, r3
 8003556:	3b01      	subs	r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800355e:	e015      	b.n	800358c <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003560:	f7fe fcd8 	bl	8001f14 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	683a      	ldr	r2, [r7, #0]
 800356c:	429a      	cmp	r2, r3
 800356e:	d803      	bhi.n	8003578 <HAL_SPI_Receive+0x1d4>
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003576:	d102      	bne.n	800357e <HAL_SPI_Receive+0x1da>
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d106      	bne.n	800358c <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2201      	movs	r2, #1
 8003586:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800358a:	e01a      	b.n	80035c2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003590:	b29b      	uxth	r3, r3
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1c9      	bne.n	800352a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003596:	693a      	ldr	r2, [r7, #16]
 8003598:	6839      	ldr	r1, [r7, #0]
 800359a:	68f8      	ldr	r0, [r7, #12]
 800359c:	f000 fa52 	bl	8003a44 <SPI_EndRxTransaction>
 80035a0:	4603      	mov	r3, r0
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d002      	beq.n	80035ac <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2220      	movs	r2, #32
 80035aa:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d002      	beq.n	80035ba <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	75fb      	strb	r3, [r7, #23]
 80035b8:	e003      	b.n	80035c2 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2201      	movs	r2, #1
 80035be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	2200      	movs	r2, #0
 80035c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80035ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3718      	adds	r7, #24
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08c      	sub	sp, #48	@ 0x30
 80035d8:	af00      	add	r7, sp, #0
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	607a      	str	r2, [r7, #4]
 80035e0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80035e2:	2301      	movs	r3, #1
 80035e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80035e6:	2300      	movs	r3, #0
 80035e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d101      	bne.n	80035fa <HAL_SPI_TransmitReceive+0x26>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e198      	b.n	800392c <HAL_SPI_TransmitReceive+0x358>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003602:	f7fe fc87 	bl	8001f14 <HAL_GetTick>
 8003606:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800360e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003618:	887b      	ldrh	r3, [r7, #2]
 800361a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800361c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003620:	2b01      	cmp	r3, #1
 8003622:	d00f      	beq.n	8003644 <HAL_SPI_TransmitReceive+0x70>
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800362a:	d107      	bne.n	800363c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	689b      	ldr	r3, [r3, #8]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d103      	bne.n	800363c <HAL_SPI_TransmitReceive+0x68>
 8003634:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003638:	2b04      	cmp	r3, #4
 800363a:	d003      	beq.n	8003644 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800363c:	2302      	movs	r3, #2
 800363e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003642:	e16d      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003644:	68bb      	ldr	r3, [r7, #8]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d005      	beq.n	8003656 <HAL_SPI_TransmitReceive+0x82>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <HAL_SPI_TransmitReceive+0x82>
 8003650:	887b      	ldrh	r3, [r7, #2]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d103      	bne.n	800365e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800365c:	e160      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b04      	cmp	r3, #4
 8003668:	d003      	beq.n	8003672 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2205      	movs	r2, #5
 800366e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	687a      	ldr	r2, [r7, #4]
 800367c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	887a      	ldrh	r2, [r7, #2]
 8003682:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	887a      	ldrh	r2, [r7, #2]
 8003688:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	887a      	ldrh	r2, [r7, #2]
 8003694:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	887a      	ldrh	r2, [r7, #2]
 800369a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	2200      	movs	r2, #0
 80036a6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036b2:	2b40      	cmp	r3, #64	@ 0x40
 80036b4:	d007      	beq.n	80036c6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	68db      	ldr	r3, [r3, #12]
 80036ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80036ce:	d17c      	bne.n	80037ca <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d002      	beq.n	80036de <HAL_SPI_TransmitReceive+0x10a>
 80036d8:	8b7b      	ldrh	r3, [r7, #26]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d16a      	bne.n	80037b4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e2:	881a      	ldrh	r2, [r3, #0]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ee:	1c9a      	adds	r2, r3, #2
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	3b01      	subs	r3, #1
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003702:	e057      	b.n	80037b4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	689b      	ldr	r3, [r3, #8]
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	2b02      	cmp	r3, #2
 8003710:	d11b      	bne.n	800374a <HAL_SPI_TransmitReceive+0x176>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003716:	b29b      	uxth	r3, r3
 8003718:	2b00      	cmp	r3, #0
 800371a:	d016      	beq.n	800374a <HAL_SPI_TransmitReceive+0x176>
 800371c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800371e:	2b01      	cmp	r3, #1
 8003720:	d113      	bne.n	800374a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	881a      	ldrh	r2, [r3, #0]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003732:	1c9a      	adds	r2, r3, #2
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800373c:	b29b      	uxth	r3, r3
 800373e:	3b01      	subs	r3, #1
 8003740:	b29a      	uxth	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003746:	2300      	movs	r3, #0
 8003748:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	f003 0301 	and.w	r3, r3, #1
 8003754:	2b01      	cmp	r3, #1
 8003756:	d119      	bne.n	800378c <HAL_SPI_TransmitReceive+0x1b8>
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800375c:	b29b      	uxth	r3, r3
 800375e:	2b00      	cmp	r3, #0
 8003760:	d014      	beq.n	800378c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800376c:	b292      	uxth	r2, r2
 800376e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003774:	1c9a      	adds	r2, r3, #2
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800377e:	b29b      	uxth	r3, r3
 8003780:	3b01      	subs	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003788:	2301      	movs	r3, #1
 800378a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800378c:	f7fe fbc2 	bl	8001f14 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003798:	429a      	cmp	r2, r3
 800379a:	d80b      	bhi.n	80037b4 <HAL_SPI_TransmitReceive+0x1e0>
 800379c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800379e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037a2:	d007      	beq.n	80037b4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80037a4:	2303      	movs	r3, #3
 80037a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2201      	movs	r2, #1
 80037ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80037b2:	e0b5      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037b8:	b29b      	uxth	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1a2      	bne.n	8003704 <HAL_SPI_TransmitReceive+0x130>
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d19d      	bne.n	8003704 <HAL_SPI_TransmitReceive+0x130>
 80037c8:	e080      	b.n	80038cc <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d002      	beq.n	80037d8 <HAL_SPI_TransmitReceive+0x204>
 80037d2:	8b7b      	ldrh	r3, [r7, #26]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d16f      	bne.n	80038b8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	330c      	adds	r3, #12
 80037e2:	7812      	ldrb	r2, [r2, #0]
 80037e4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ea:	1c5a      	adds	r2, r3, #1
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	3b01      	subs	r3, #1
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80037fe:	e05b      	b.n	80038b8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b02      	cmp	r3, #2
 800380c:	d11c      	bne.n	8003848 <HAL_SPI_TransmitReceive+0x274>
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003812:	b29b      	uxth	r3, r3
 8003814:	2b00      	cmp	r3, #0
 8003816:	d017      	beq.n	8003848 <HAL_SPI_TransmitReceive+0x274>
 8003818:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800381a:	2b01      	cmp	r3, #1
 800381c:	d114      	bne.n	8003848 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	330c      	adds	r3, #12
 8003828:	7812      	ldrb	r2, [r2, #0]
 800382a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003830:	1c5a      	adds	r2, r3, #1
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800383a:	b29b      	uxth	r3, r3
 800383c:	3b01      	subs	r3, #1
 800383e:	b29a      	uxth	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003844:	2300      	movs	r3, #0
 8003846:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	2b01      	cmp	r3, #1
 8003854:	d119      	bne.n	800388a <HAL_SPI_TransmitReceive+0x2b6>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800385a:	b29b      	uxth	r3, r3
 800385c:	2b00      	cmp	r3, #0
 800385e:	d014      	beq.n	800388a <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	68da      	ldr	r2, [r3, #12]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800386a:	b2d2      	uxtb	r2, r2
 800386c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003872:	1c5a      	adds	r2, r3, #1
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800387c:	b29b      	uxth	r3, r3
 800387e:	3b01      	subs	r3, #1
 8003880:	b29a      	uxth	r2, r3
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003886:	2301      	movs	r3, #1
 8003888:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800388a:	f7fe fb43 	bl	8001f14 <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003896:	429a      	cmp	r2, r3
 8003898:	d803      	bhi.n	80038a2 <HAL_SPI_TransmitReceive+0x2ce>
 800389a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800389c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a0:	d102      	bne.n	80038a8 <HAL_SPI_TransmitReceive+0x2d4>
 80038a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d107      	bne.n	80038b8 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2201      	movs	r2, #1
 80038b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80038b6:	e033      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038bc:	b29b      	uxth	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d19e      	bne.n	8003800 <HAL_SPI_TransmitReceive+0x22c>
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d199      	bne.n	8003800 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80038cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80038d0:	68f8      	ldr	r0, [r7, #12]
 80038d2:	f000 f91d 	bl	8003b10 <SPI_EndRxTxTransaction>
 80038d6:	4603      	mov	r3, r0
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d006      	beq.n	80038ea <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2220      	movs	r2, #32
 80038e6:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 80038e8:	e01a      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	689b      	ldr	r3, [r3, #8]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10a      	bne.n	8003908 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80038f2:	2300      	movs	r3, #0
 80038f4:	617b      	str	r3, [r7, #20]
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	617b      	str	r3, [r7, #20]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800390c:	2b00      	cmp	r3, #0
 800390e:	d003      	beq.n	8003918 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003916:	e003      	b.n	8003920 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 800392c:	4618      	mov	r0, r3
 800392e:	3730      	adds	r7, #48	@ 0x30
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	4613      	mov	r3, r2
 8003942:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003944:	f7fe fae6 	bl	8001f14 <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800394c:	1a9b      	subs	r3, r3, r2
 800394e:	683a      	ldr	r2, [r7, #0]
 8003950:	4413      	add	r3, r2
 8003952:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003954:	f7fe fade 	bl	8001f14 <HAL_GetTick>
 8003958:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800395a:	4b39      	ldr	r3, [pc, #228]	@ (8003a40 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	015b      	lsls	r3, r3, #5
 8003960:	0d1b      	lsrs	r3, r3, #20
 8003962:	69fa      	ldr	r2, [r7, #28]
 8003964:	fb02 f303 	mul.w	r3, r2, r3
 8003968:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800396a:	e054      	b.n	8003a16 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003972:	d050      	beq.n	8003a16 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003974:	f7fe face 	bl	8001f14 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	69fa      	ldr	r2, [r7, #28]
 8003980:	429a      	cmp	r2, r3
 8003982:	d902      	bls.n	800398a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003984:	69fb      	ldr	r3, [r7, #28]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d13d      	bne.n	8003a06 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685a      	ldr	r2, [r3, #4]
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003998:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80039a2:	d111      	bne.n	80039c8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80039ac:	d004      	beq.n	80039b8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039b6:	d107      	bne.n	80039c8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039c6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039d0:	d10f      	bne.n	80039f2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80039e0:	601a      	str	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039f0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	2200      	movs	r2, #0
 80039fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e017      	b.n	8003a36 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d101      	bne.n	8003a10 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003a0c:	2300      	movs	r3, #0
 8003a0e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	3b01      	subs	r3, #1
 8003a14:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	689a      	ldr	r2, [r3, #8]
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	4013      	ands	r3, r2
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	bf0c      	ite	eq
 8003a26:	2301      	moveq	r3, #1
 8003a28:	2300      	movne	r3, #0
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	79fb      	ldrb	r3, [r7, #7]
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d19b      	bne.n	800396c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	3720      	adds	r7, #32
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	20000018 	.word	0x20000018

08003a44 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b086      	sub	sp, #24
 8003a48:	af02      	add	r7, sp, #8
 8003a4a:	60f8      	str	r0, [r7, #12]
 8003a4c:	60b9      	str	r1, [r7, #8]
 8003a4e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a58:	d111      	bne.n	8003a7e <SPI_EndRxTransaction+0x3a>
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a62:	d004      	beq.n	8003a6e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a6c:	d107      	bne.n	8003a7e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a7c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a86:	d12a      	bne.n	8003ade <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	689b      	ldr	r3, [r3, #8]
 8003a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a90:	d012      	beq.n	8003ab8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	9300      	str	r3, [sp, #0]
 8003a96:	68bb      	ldr	r3, [r7, #8]
 8003a98:	2200      	movs	r2, #0
 8003a9a:	2180      	movs	r1, #128	@ 0x80
 8003a9c:	68f8      	ldr	r0, [r7, #12]
 8003a9e:	f7ff ff49 	bl	8003934 <SPI_WaitFlagStateUntilTimeout>
 8003aa2:	4603      	mov	r3, r0
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d02d      	beq.n	8003b04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003aac:	f043 0220 	orr.w	r2, r3, #32
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	e026      	b.n	8003b06 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	2101      	movs	r1, #1
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f7ff ff36 	bl	8003934 <SPI_WaitFlagStateUntilTimeout>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d01a      	beq.n	8003b04 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad2:	f043 0220 	orr.w	r2, r3, #32
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8003ada:	2303      	movs	r3, #3
 8003adc:	e013      	b.n	8003b06 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	9300      	str	r3, [sp, #0]
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	2101      	movs	r1, #1
 8003ae8:	68f8      	ldr	r0, [r7, #12]
 8003aea:	f7ff ff23 	bl	8003934 <SPI_WaitFlagStateUntilTimeout>
 8003aee:	4603      	mov	r3, r0
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d007      	beq.n	8003b04 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af8:	f043 0220 	orr.w	r2, r3, #32
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003b00:	2303      	movs	r3, #3
 8003b02:	e000      	b.n	8003b06 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3710      	adds	r7, #16
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
	...

08003b10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b088      	sub	sp, #32
 8003b14:	af02      	add	r7, sp, #8
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003b1c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b8c <SPI_EndRxTxTransaction+0x7c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a1b      	ldr	r2, [pc, #108]	@ (8003b90 <SPI_EndRxTxTransaction+0x80>)
 8003b22:	fba2 2303 	umull	r2, r3, r2, r3
 8003b26:	0d5b      	lsrs	r3, r3, #21
 8003b28:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b2c:	fb02 f303 	mul.w	r3, r2, r3
 8003b30:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b3a:	d112      	bne.n	8003b62 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	9300      	str	r3, [sp, #0]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	2200      	movs	r2, #0
 8003b44:	2180      	movs	r1, #128	@ 0x80
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f7ff fef4 	bl	8003934 <SPI_WaitFlagStateUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d016      	beq.n	8003b80 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b56:	f043 0220 	orr.w	r2, r3, #32
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e00f      	b.n	8003b82 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00a      	beq.n	8003b7e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	3b01      	subs	r3, #1
 8003b6c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b78:	2b80      	cmp	r3, #128	@ 0x80
 8003b7a:	d0f2      	beq.n	8003b62 <SPI_EndRxTxTransaction+0x52>
 8003b7c:	e000      	b.n	8003b80 <SPI_EndRxTxTransaction+0x70>
        break;
 8003b7e:	bf00      	nop
  }

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3718      	adds	r7, #24
 8003b86:	46bd      	mov	sp, r7
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	bf00      	nop
 8003b8c:	20000018 	.word	0x20000018
 8003b90:	165e9f81 	.word	0x165e9f81

08003b94 <__cvt>:
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b9a:	461d      	mov	r5, r3
 8003b9c:	bfbb      	ittet	lt
 8003b9e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8003ba2:	461d      	movlt	r5, r3
 8003ba4:	2300      	movge	r3, #0
 8003ba6:	232d      	movlt	r3, #45	@ 0x2d
 8003ba8:	b088      	sub	sp, #32
 8003baa:	4614      	mov	r4, r2
 8003bac:	bfb8      	it	lt
 8003bae:	4614      	movlt	r4, r2
 8003bb0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8003bb2:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8003bb4:	7013      	strb	r3, [r2, #0]
 8003bb6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003bb8:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8003bbc:	f023 0820 	bic.w	r8, r3, #32
 8003bc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003bc4:	d005      	beq.n	8003bd2 <__cvt+0x3e>
 8003bc6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003bca:	d100      	bne.n	8003bce <__cvt+0x3a>
 8003bcc:	3601      	adds	r6, #1
 8003bce:	2302      	movs	r3, #2
 8003bd0:	e000      	b.n	8003bd4 <__cvt+0x40>
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	aa07      	add	r2, sp, #28
 8003bd6:	9204      	str	r2, [sp, #16]
 8003bd8:	aa06      	add	r2, sp, #24
 8003bda:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003bde:	e9cd 3600 	strd	r3, r6, [sp]
 8003be2:	4622      	mov	r2, r4
 8003be4:	462b      	mov	r3, r5
 8003be6:	f000 ff53 	bl	8004a90 <_dtoa_r>
 8003bea:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003bee:	4607      	mov	r7, r0
 8003bf0:	d119      	bne.n	8003c26 <__cvt+0x92>
 8003bf2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003bf4:	07db      	lsls	r3, r3, #31
 8003bf6:	d50e      	bpl.n	8003c16 <__cvt+0x82>
 8003bf8:	eb00 0906 	add.w	r9, r0, r6
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	2300      	movs	r3, #0
 8003c00:	4620      	mov	r0, r4
 8003c02:	4629      	mov	r1, r5
 8003c04:	f7fc ff9c 	bl	8000b40 <__aeabi_dcmpeq>
 8003c08:	b108      	cbz	r0, 8003c0e <__cvt+0x7a>
 8003c0a:	f8cd 901c 	str.w	r9, [sp, #28]
 8003c0e:	2230      	movs	r2, #48	@ 0x30
 8003c10:	9b07      	ldr	r3, [sp, #28]
 8003c12:	454b      	cmp	r3, r9
 8003c14:	d31e      	bcc.n	8003c54 <__cvt+0xc0>
 8003c16:	4638      	mov	r0, r7
 8003c18:	9b07      	ldr	r3, [sp, #28]
 8003c1a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003c1c:	1bdb      	subs	r3, r3, r7
 8003c1e:	6013      	str	r3, [r2, #0]
 8003c20:	b008      	add	sp, #32
 8003c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c26:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003c2a:	eb00 0906 	add.w	r9, r0, r6
 8003c2e:	d1e5      	bne.n	8003bfc <__cvt+0x68>
 8003c30:	7803      	ldrb	r3, [r0, #0]
 8003c32:	2b30      	cmp	r3, #48	@ 0x30
 8003c34:	d10a      	bne.n	8003c4c <__cvt+0xb8>
 8003c36:	2200      	movs	r2, #0
 8003c38:	2300      	movs	r3, #0
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	4629      	mov	r1, r5
 8003c3e:	f7fc ff7f 	bl	8000b40 <__aeabi_dcmpeq>
 8003c42:	b918      	cbnz	r0, 8003c4c <__cvt+0xb8>
 8003c44:	f1c6 0601 	rsb	r6, r6, #1
 8003c48:	f8ca 6000 	str.w	r6, [sl]
 8003c4c:	f8da 3000 	ldr.w	r3, [sl]
 8003c50:	4499      	add	r9, r3
 8003c52:	e7d3      	b.n	8003bfc <__cvt+0x68>
 8003c54:	1c59      	adds	r1, r3, #1
 8003c56:	9107      	str	r1, [sp, #28]
 8003c58:	701a      	strb	r2, [r3, #0]
 8003c5a:	e7d9      	b.n	8003c10 <__cvt+0x7c>

08003c5c <__exponent>:
 8003c5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003c5e:	2900      	cmp	r1, #0
 8003c60:	bfb6      	itet	lt
 8003c62:	232d      	movlt	r3, #45	@ 0x2d
 8003c64:	232b      	movge	r3, #43	@ 0x2b
 8003c66:	4249      	neglt	r1, r1
 8003c68:	2909      	cmp	r1, #9
 8003c6a:	7002      	strb	r2, [r0, #0]
 8003c6c:	7043      	strb	r3, [r0, #1]
 8003c6e:	dd29      	ble.n	8003cc4 <__exponent+0x68>
 8003c70:	f10d 0307 	add.w	r3, sp, #7
 8003c74:	461d      	mov	r5, r3
 8003c76:	270a      	movs	r7, #10
 8003c78:	fbb1 f6f7 	udiv	r6, r1, r7
 8003c7c:	461a      	mov	r2, r3
 8003c7e:	fb07 1416 	mls	r4, r7, r6, r1
 8003c82:	3430      	adds	r4, #48	@ 0x30
 8003c84:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003c88:	460c      	mov	r4, r1
 8003c8a:	2c63      	cmp	r4, #99	@ 0x63
 8003c8c:	4631      	mov	r1, r6
 8003c8e:	f103 33ff 	add.w	r3, r3, #4294967295
 8003c92:	dcf1      	bgt.n	8003c78 <__exponent+0x1c>
 8003c94:	3130      	adds	r1, #48	@ 0x30
 8003c96:	1e94      	subs	r4, r2, #2
 8003c98:	f803 1c01 	strb.w	r1, [r3, #-1]
 8003c9c:	4623      	mov	r3, r4
 8003c9e:	1c41      	adds	r1, r0, #1
 8003ca0:	42ab      	cmp	r3, r5
 8003ca2:	d30a      	bcc.n	8003cba <__exponent+0x5e>
 8003ca4:	f10d 0309 	add.w	r3, sp, #9
 8003ca8:	1a9b      	subs	r3, r3, r2
 8003caa:	42ac      	cmp	r4, r5
 8003cac:	bf88      	it	hi
 8003cae:	2300      	movhi	r3, #0
 8003cb0:	3302      	adds	r3, #2
 8003cb2:	4403      	add	r3, r0
 8003cb4:	1a18      	subs	r0, r3, r0
 8003cb6:	b003      	add	sp, #12
 8003cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003cba:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003cbe:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003cc2:	e7ed      	b.n	8003ca0 <__exponent+0x44>
 8003cc4:	2330      	movs	r3, #48	@ 0x30
 8003cc6:	3130      	adds	r1, #48	@ 0x30
 8003cc8:	7083      	strb	r3, [r0, #2]
 8003cca:	70c1      	strb	r1, [r0, #3]
 8003ccc:	1d03      	adds	r3, r0, #4
 8003cce:	e7f1      	b.n	8003cb4 <__exponent+0x58>

08003cd0 <_printf_float>:
 8003cd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003cd4:	b091      	sub	sp, #68	@ 0x44
 8003cd6:	460c      	mov	r4, r1
 8003cd8:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003cdc:	4616      	mov	r6, r2
 8003cde:	461f      	mov	r7, r3
 8003ce0:	4605      	mov	r5, r0
 8003ce2:	f000 fdc5 	bl	8004870 <_localeconv_r>
 8003ce6:	6803      	ldr	r3, [r0, #0]
 8003ce8:	4618      	mov	r0, r3
 8003cea:	9308      	str	r3, [sp, #32]
 8003cec:	f7fc fa48 	bl	8000180 <strlen>
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	930e      	str	r3, [sp, #56]	@ 0x38
 8003cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8003cf8:	9009      	str	r0, [sp, #36]	@ 0x24
 8003cfa:	3307      	adds	r3, #7
 8003cfc:	f023 0307 	bic.w	r3, r3, #7
 8003d00:	f103 0208 	add.w	r2, r3, #8
 8003d04:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003d08:	f8d4 b000 	ldr.w	fp, [r4]
 8003d0c:	f8c8 2000 	str.w	r2, [r8]
 8003d10:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003d14:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003d18:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003d1a:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003d22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003d26:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003d2a:	4b9c      	ldr	r3, [pc, #624]	@ (8003f9c <_printf_float+0x2cc>)
 8003d2c:	f7fc ff3a 	bl	8000ba4 <__aeabi_dcmpun>
 8003d30:	bb70      	cbnz	r0, 8003d90 <_printf_float+0xc0>
 8003d32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003d36:	f04f 32ff 	mov.w	r2, #4294967295
 8003d3a:	4b98      	ldr	r3, [pc, #608]	@ (8003f9c <_printf_float+0x2cc>)
 8003d3c:	f7fc ff14 	bl	8000b68 <__aeabi_dcmple>
 8003d40:	bb30      	cbnz	r0, 8003d90 <_printf_float+0xc0>
 8003d42:	2200      	movs	r2, #0
 8003d44:	2300      	movs	r3, #0
 8003d46:	4640      	mov	r0, r8
 8003d48:	4649      	mov	r1, r9
 8003d4a:	f7fc ff03 	bl	8000b54 <__aeabi_dcmplt>
 8003d4e:	b110      	cbz	r0, 8003d56 <_printf_float+0x86>
 8003d50:	232d      	movs	r3, #45	@ 0x2d
 8003d52:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d56:	4a92      	ldr	r2, [pc, #584]	@ (8003fa0 <_printf_float+0x2d0>)
 8003d58:	4b92      	ldr	r3, [pc, #584]	@ (8003fa4 <_printf_float+0x2d4>)
 8003d5a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003d5e:	bf94      	ite	ls
 8003d60:	4690      	movls	r8, r2
 8003d62:	4698      	movhi	r8, r3
 8003d64:	2303      	movs	r3, #3
 8003d66:	f04f 0900 	mov.w	r9, #0
 8003d6a:	6123      	str	r3, [r4, #16]
 8003d6c:	f02b 0304 	bic.w	r3, fp, #4
 8003d70:	6023      	str	r3, [r4, #0]
 8003d72:	4633      	mov	r3, r6
 8003d74:	4621      	mov	r1, r4
 8003d76:	4628      	mov	r0, r5
 8003d78:	9700      	str	r7, [sp, #0]
 8003d7a:	aa0f      	add	r2, sp, #60	@ 0x3c
 8003d7c:	f000 f9d4 	bl	8004128 <_printf_common>
 8003d80:	3001      	adds	r0, #1
 8003d82:	f040 8090 	bne.w	8003ea6 <_printf_float+0x1d6>
 8003d86:	f04f 30ff 	mov.w	r0, #4294967295
 8003d8a:	b011      	add	sp, #68	@ 0x44
 8003d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d90:	4642      	mov	r2, r8
 8003d92:	464b      	mov	r3, r9
 8003d94:	4640      	mov	r0, r8
 8003d96:	4649      	mov	r1, r9
 8003d98:	f7fc ff04 	bl	8000ba4 <__aeabi_dcmpun>
 8003d9c:	b148      	cbz	r0, 8003db2 <_printf_float+0xe2>
 8003d9e:	464b      	mov	r3, r9
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	bfb8      	it	lt
 8003da4:	232d      	movlt	r3, #45	@ 0x2d
 8003da6:	4a80      	ldr	r2, [pc, #512]	@ (8003fa8 <_printf_float+0x2d8>)
 8003da8:	bfb8      	it	lt
 8003daa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003dae:	4b7f      	ldr	r3, [pc, #508]	@ (8003fac <_printf_float+0x2dc>)
 8003db0:	e7d3      	b.n	8003d5a <_printf_float+0x8a>
 8003db2:	6863      	ldr	r3, [r4, #4]
 8003db4:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	d13f      	bne.n	8003e3c <_printf_float+0x16c>
 8003dbc:	2306      	movs	r3, #6
 8003dbe:	6063      	str	r3, [r4, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8003dc6:	6023      	str	r3, [r4, #0]
 8003dc8:	9206      	str	r2, [sp, #24]
 8003dca:	aa0e      	add	r2, sp, #56	@ 0x38
 8003dcc:	e9cd a204 	strd	sl, r2, [sp, #16]
 8003dd0:	aa0d      	add	r2, sp, #52	@ 0x34
 8003dd2:	9203      	str	r2, [sp, #12]
 8003dd4:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003dd8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003ddc:	6863      	ldr	r3, [r4, #4]
 8003dde:	4642      	mov	r2, r8
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	4628      	mov	r0, r5
 8003de4:	464b      	mov	r3, r9
 8003de6:	910a      	str	r1, [sp, #40]	@ 0x28
 8003de8:	f7ff fed4 	bl	8003b94 <__cvt>
 8003dec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003dee:	4680      	mov	r8, r0
 8003df0:	2947      	cmp	r1, #71	@ 0x47
 8003df2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003df4:	d128      	bne.n	8003e48 <_printf_float+0x178>
 8003df6:	1cc8      	adds	r0, r1, #3
 8003df8:	db02      	blt.n	8003e00 <_printf_float+0x130>
 8003dfa:	6863      	ldr	r3, [r4, #4]
 8003dfc:	4299      	cmp	r1, r3
 8003dfe:	dd40      	ble.n	8003e82 <_printf_float+0x1b2>
 8003e00:	f1aa 0a02 	sub.w	sl, sl, #2
 8003e04:	fa5f fa8a 	uxtb.w	sl, sl
 8003e08:	4652      	mov	r2, sl
 8003e0a:	3901      	subs	r1, #1
 8003e0c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003e10:	910d      	str	r1, [sp, #52]	@ 0x34
 8003e12:	f7ff ff23 	bl	8003c5c <__exponent>
 8003e16:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003e18:	4681      	mov	r9, r0
 8003e1a:	1813      	adds	r3, r2, r0
 8003e1c:	2a01      	cmp	r2, #1
 8003e1e:	6123      	str	r3, [r4, #16]
 8003e20:	dc02      	bgt.n	8003e28 <_printf_float+0x158>
 8003e22:	6822      	ldr	r2, [r4, #0]
 8003e24:	07d2      	lsls	r2, r2, #31
 8003e26:	d501      	bpl.n	8003e2c <_printf_float+0x15c>
 8003e28:	3301      	adds	r3, #1
 8003e2a:	6123      	str	r3, [r4, #16]
 8003e2c:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d09e      	beq.n	8003d72 <_printf_float+0xa2>
 8003e34:	232d      	movs	r3, #45	@ 0x2d
 8003e36:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003e3a:	e79a      	b.n	8003d72 <_printf_float+0xa2>
 8003e3c:	2947      	cmp	r1, #71	@ 0x47
 8003e3e:	d1bf      	bne.n	8003dc0 <_printf_float+0xf0>
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d1bd      	bne.n	8003dc0 <_printf_float+0xf0>
 8003e44:	2301      	movs	r3, #1
 8003e46:	e7ba      	b.n	8003dbe <_printf_float+0xee>
 8003e48:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003e4c:	d9dc      	bls.n	8003e08 <_printf_float+0x138>
 8003e4e:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003e52:	d118      	bne.n	8003e86 <_printf_float+0x1b6>
 8003e54:	2900      	cmp	r1, #0
 8003e56:	6863      	ldr	r3, [r4, #4]
 8003e58:	dd0b      	ble.n	8003e72 <_printf_float+0x1a2>
 8003e5a:	6121      	str	r1, [r4, #16]
 8003e5c:	b913      	cbnz	r3, 8003e64 <_printf_float+0x194>
 8003e5e:	6822      	ldr	r2, [r4, #0]
 8003e60:	07d0      	lsls	r0, r2, #31
 8003e62:	d502      	bpl.n	8003e6a <_printf_float+0x19a>
 8003e64:	3301      	adds	r3, #1
 8003e66:	440b      	add	r3, r1
 8003e68:	6123      	str	r3, [r4, #16]
 8003e6a:	f04f 0900 	mov.w	r9, #0
 8003e6e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003e70:	e7dc      	b.n	8003e2c <_printf_float+0x15c>
 8003e72:	b913      	cbnz	r3, 8003e7a <_printf_float+0x1aa>
 8003e74:	6822      	ldr	r2, [r4, #0]
 8003e76:	07d2      	lsls	r2, r2, #31
 8003e78:	d501      	bpl.n	8003e7e <_printf_float+0x1ae>
 8003e7a:	3302      	adds	r3, #2
 8003e7c:	e7f4      	b.n	8003e68 <_printf_float+0x198>
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e7f2      	b.n	8003e68 <_printf_float+0x198>
 8003e82:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003e86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003e88:	4299      	cmp	r1, r3
 8003e8a:	db05      	blt.n	8003e98 <_printf_float+0x1c8>
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	6121      	str	r1, [r4, #16]
 8003e90:	07d8      	lsls	r0, r3, #31
 8003e92:	d5ea      	bpl.n	8003e6a <_printf_float+0x19a>
 8003e94:	1c4b      	adds	r3, r1, #1
 8003e96:	e7e7      	b.n	8003e68 <_printf_float+0x198>
 8003e98:	2900      	cmp	r1, #0
 8003e9a:	bfcc      	ite	gt
 8003e9c:	2201      	movgt	r2, #1
 8003e9e:	f1c1 0202 	rsble	r2, r1, #2
 8003ea2:	4413      	add	r3, r2
 8003ea4:	e7e0      	b.n	8003e68 <_printf_float+0x198>
 8003ea6:	6823      	ldr	r3, [r4, #0]
 8003ea8:	055a      	lsls	r2, r3, #21
 8003eaa:	d407      	bmi.n	8003ebc <_printf_float+0x1ec>
 8003eac:	6923      	ldr	r3, [r4, #16]
 8003eae:	4642      	mov	r2, r8
 8003eb0:	4631      	mov	r1, r6
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	47b8      	blx	r7
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	d12b      	bne.n	8003f12 <_printf_float+0x242>
 8003eba:	e764      	b.n	8003d86 <_printf_float+0xb6>
 8003ebc:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003ec0:	f240 80dc 	bls.w	800407c <_printf_float+0x3ac>
 8003ec4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003ec8:	2200      	movs	r2, #0
 8003eca:	2300      	movs	r3, #0
 8003ecc:	f7fc fe38 	bl	8000b40 <__aeabi_dcmpeq>
 8003ed0:	2800      	cmp	r0, #0
 8003ed2:	d033      	beq.n	8003f3c <_printf_float+0x26c>
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	4631      	mov	r1, r6
 8003ed8:	4628      	mov	r0, r5
 8003eda:	4a35      	ldr	r2, [pc, #212]	@ (8003fb0 <_printf_float+0x2e0>)
 8003edc:	47b8      	blx	r7
 8003ede:	3001      	adds	r0, #1
 8003ee0:	f43f af51 	beq.w	8003d86 <_printf_float+0xb6>
 8003ee4:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003ee8:	4543      	cmp	r3, r8
 8003eea:	db02      	blt.n	8003ef2 <_printf_float+0x222>
 8003eec:	6823      	ldr	r3, [r4, #0]
 8003eee:	07d8      	lsls	r0, r3, #31
 8003ef0:	d50f      	bpl.n	8003f12 <_printf_float+0x242>
 8003ef2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ef6:	4631      	mov	r1, r6
 8003ef8:	4628      	mov	r0, r5
 8003efa:	47b8      	blx	r7
 8003efc:	3001      	adds	r0, #1
 8003efe:	f43f af42 	beq.w	8003d86 <_printf_float+0xb6>
 8003f02:	f04f 0900 	mov.w	r9, #0
 8003f06:	f108 38ff 	add.w	r8, r8, #4294967295
 8003f0a:	f104 0a1a 	add.w	sl, r4, #26
 8003f0e:	45c8      	cmp	r8, r9
 8003f10:	dc09      	bgt.n	8003f26 <_printf_float+0x256>
 8003f12:	6823      	ldr	r3, [r4, #0]
 8003f14:	079b      	lsls	r3, r3, #30
 8003f16:	f100 8102 	bmi.w	800411e <_printf_float+0x44e>
 8003f1a:	68e0      	ldr	r0, [r4, #12]
 8003f1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003f1e:	4298      	cmp	r0, r3
 8003f20:	bfb8      	it	lt
 8003f22:	4618      	movlt	r0, r3
 8003f24:	e731      	b.n	8003d8a <_printf_float+0xba>
 8003f26:	2301      	movs	r3, #1
 8003f28:	4652      	mov	r2, sl
 8003f2a:	4631      	mov	r1, r6
 8003f2c:	4628      	mov	r0, r5
 8003f2e:	47b8      	blx	r7
 8003f30:	3001      	adds	r0, #1
 8003f32:	f43f af28 	beq.w	8003d86 <_printf_float+0xb6>
 8003f36:	f109 0901 	add.w	r9, r9, #1
 8003f3a:	e7e8      	b.n	8003f0e <_printf_float+0x23e>
 8003f3c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	dc38      	bgt.n	8003fb4 <_printf_float+0x2e4>
 8003f42:	2301      	movs	r3, #1
 8003f44:	4631      	mov	r1, r6
 8003f46:	4628      	mov	r0, r5
 8003f48:	4a19      	ldr	r2, [pc, #100]	@ (8003fb0 <_printf_float+0x2e0>)
 8003f4a:	47b8      	blx	r7
 8003f4c:	3001      	adds	r0, #1
 8003f4e:	f43f af1a 	beq.w	8003d86 <_printf_float+0xb6>
 8003f52:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003f56:	ea59 0303 	orrs.w	r3, r9, r3
 8003f5a:	d102      	bne.n	8003f62 <_printf_float+0x292>
 8003f5c:	6823      	ldr	r3, [r4, #0]
 8003f5e:	07d9      	lsls	r1, r3, #31
 8003f60:	d5d7      	bpl.n	8003f12 <_printf_float+0x242>
 8003f62:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003f66:	4631      	mov	r1, r6
 8003f68:	4628      	mov	r0, r5
 8003f6a:	47b8      	blx	r7
 8003f6c:	3001      	adds	r0, #1
 8003f6e:	f43f af0a 	beq.w	8003d86 <_printf_float+0xb6>
 8003f72:	f04f 0a00 	mov.w	sl, #0
 8003f76:	f104 0b1a 	add.w	fp, r4, #26
 8003f7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003f7c:	425b      	negs	r3, r3
 8003f7e:	4553      	cmp	r3, sl
 8003f80:	dc01      	bgt.n	8003f86 <_printf_float+0x2b6>
 8003f82:	464b      	mov	r3, r9
 8003f84:	e793      	b.n	8003eae <_printf_float+0x1de>
 8003f86:	2301      	movs	r3, #1
 8003f88:	465a      	mov	r2, fp
 8003f8a:	4631      	mov	r1, r6
 8003f8c:	4628      	mov	r0, r5
 8003f8e:	47b8      	blx	r7
 8003f90:	3001      	adds	r0, #1
 8003f92:	f43f aef8 	beq.w	8003d86 <_printf_float+0xb6>
 8003f96:	f10a 0a01 	add.w	sl, sl, #1
 8003f9a:	e7ee      	b.n	8003f7a <_printf_float+0x2aa>
 8003f9c:	7fefffff 	.word	0x7fefffff
 8003fa0:	08006b84 	.word	0x08006b84
 8003fa4:	08006b88 	.word	0x08006b88
 8003fa8:	08006b8c 	.word	0x08006b8c
 8003fac:	08006b90 	.word	0x08006b90
 8003fb0:	08006b94 	.word	0x08006b94
 8003fb4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003fb6:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003fba:	4553      	cmp	r3, sl
 8003fbc:	bfa8      	it	ge
 8003fbe:	4653      	movge	r3, sl
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	4699      	mov	r9, r3
 8003fc4:	dc36      	bgt.n	8004034 <_printf_float+0x364>
 8003fc6:	f04f 0b00 	mov.w	fp, #0
 8003fca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003fce:	f104 021a 	add.w	r2, r4, #26
 8003fd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003fd4:	930a      	str	r3, [sp, #40]	@ 0x28
 8003fd6:	eba3 0309 	sub.w	r3, r3, r9
 8003fda:	455b      	cmp	r3, fp
 8003fdc:	dc31      	bgt.n	8004042 <_printf_float+0x372>
 8003fde:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fe0:	459a      	cmp	sl, r3
 8003fe2:	dc3a      	bgt.n	800405a <_printf_float+0x38a>
 8003fe4:	6823      	ldr	r3, [r4, #0]
 8003fe6:	07da      	lsls	r2, r3, #31
 8003fe8:	d437      	bmi.n	800405a <_printf_float+0x38a>
 8003fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003fec:	ebaa 0903 	sub.w	r9, sl, r3
 8003ff0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003ff2:	ebaa 0303 	sub.w	r3, sl, r3
 8003ff6:	4599      	cmp	r9, r3
 8003ff8:	bfa8      	it	ge
 8003ffa:	4699      	movge	r9, r3
 8003ffc:	f1b9 0f00 	cmp.w	r9, #0
 8004000:	dc33      	bgt.n	800406a <_printf_float+0x39a>
 8004002:	f04f 0800 	mov.w	r8, #0
 8004006:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800400a:	f104 0b1a 	add.w	fp, r4, #26
 800400e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004010:	ebaa 0303 	sub.w	r3, sl, r3
 8004014:	eba3 0309 	sub.w	r3, r3, r9
 8004018:	4543      	cmp	r3, r8
 800401a:	f77f af7a 	ble.w	8003f12 <_printf_float+0x242>
 800401e:	2301      	movs	r3, #1
 8004020:	465a      	mov	r2, fp
 8004022:	4631      	mov	r1, r6
 8004024:	4628      	mov	r0, r5
 8004026:	47b8      	blx	r7
 8004028:	3001      	adds	r0, #1
 800402a:	f43f aeac 	beq.w	8003d86 <_printf_float+0xb6>
 800402e:	f108 0801 	add.w	r8, r8, #1
 8004032:	e7ec      	b.n	800400e <_printf_float+0x33e>
 8004034:	4642      	mov	r2, r8
 8004036:	4631      	mov	r1, r6
 8004038:	4628      	mov	r0, r5
 800403a:	47b8      	blx	r7
 800403c:	3001      	adds	r0, #1
 800403e:	d1c2      	bne.n	8003fc6 <_printf_float+0x2f6>
 8004040:	e6a1      	b.n	8003d86 <_printf_float+0xb6>
 8004042:	2301      	movs	r3, #1
 8004044:	4631      	mov	r1, r6
 8004046:	4628      	mov	r0, r5
 8004048:	920a      	str	r2, [sp, #40]	@ 0x28
 800404a:	47b8      	blx	r7
 800404c:	3001      	adds	r0, #1
 800404e:	f43f ae9a 	beq.w	8003d86 <_printf_float+0xb6>
 8004052:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004054:	f10b 0b01 	add.w	fp, fp, #1
 8004058:	e7bb      	b.n	8003fd2 <_printf_float+0x302>
 800405a:	4631      	mov	r1, r6
 800405c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004060:	4628      	mov	r0, r5
 8004062:	47b8      	blx	r7
 8004064:	3001      	adds	r0, #1
 8004066:	d1c0      	bne.n	8003fea <_printf_float+0x31a>
 8004068:	e68d      	b.n	8003d86 <_printf_float+0xb6>
 800406a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800406c:	464b      	mov	r3, r9
 800406e:	4631      	mov	r1, r6
 8004070:	4628      	mov	r0, r5
 8004072:	4442      	add	r2, r8
 8004074:	47b8      	blx	r7
 8004076:	3001      	adds	r0, #1
 8004078:	d1c3      	bne.n	8004002 <_printf_float+0x332>
 800407a:	e684      	b.n	8003d86 <_printf_float+0xb6>
 800407c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004080:	f1ba 0f01 	cmp.w	sl, #1
 8004084:	dc01      	bgt.n	800408a <_printf_float+0x3ba>
 8004086:	07db      	lsls	r3, r3, #31
 8004088:	d536      	bpl.n	80040f8 <_printf_float+0x428>
 800408a:	2301      	movs	r3, #1
 800408c:	4642      	mov	r2, r8
 800408e:	4631      	mov	r1, r6
 8004090:	4628      	mov	r0, r5
 8004092:	47b8      	blx	r7
 8004094:	3001      	adds	r0, #1
 8004096:	f43f ae76 	beq.w	8003d86 <_printf_float+0xb6>
 800409a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800409e:	4631      	mov	r1, r6
 80040a0:	4628      	mov	r0, r5
 80040a2:	47b8      	blx	r7
 80040a4:	3001      	adds	r0, #1
 80040a6:	f43f ae6e 	beq.w	8003d86 <_printf_float+0xb6>
 80040aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80040ae:	2200      	movs	r2, #0
 80040b0:	2300      	movs	r3, #0
 80040b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80040b6:	f7fc fd43 	bl	8000b40 <__aeabi_dcmpeq>
 80040ba:	b9c0      	cbnz	r0, 80040ee <_printf_float+0x41e>
 80040bc:	4653      	mov	r3, sl
 80040be:	f108 0201 	add.w	r2, r8, #1
 80040c2:	4631      	mov	r1, r6
 80040c4:	4628      	mov	r0, r5
 80040c6:	47b8      	blx	r7
 80040c8:	3001      	adds	r0, #1
 80040ca:	d10c      	bne.n	80040e6 <_printf_float+0x416>
 80040cc:	e65b      	b.n	8003d86 <_printf_float+0xb6>
 80040ce:	2301      	movs	r3, #1
 80040d0:	465a      	mov	r2, fp
 80040d2:	4631      	mov	r1, r6
 80040d4:	4628      	mov	r0, r5
 80040d6:	47b8      	blx	r7
 80040d8:	3001      	adds	r0, #1
 80040da:	f43f ae54 	beq.w	8003d86 <_printf_float+0xb6>
 80040de:	f108 0801 	add.w	r8, r8, #1
 80040e2:	45d0      	cmp	r8, sl
 80040e4:	dbf3      	blt.n	80040ce <_printf_float+0x3fe>
 80040e6:	464b      	mov	r3, r9
 80040e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80040ec:	e6e0      	b.n	8003eb0 <_printf_float+0x1e0>
 80040ee:	f04f 0800 	mov.w	r8, #0
 80040f2:	f104 0b1a 	add.w	fp, r4, #26
 80040f6:	e7f4      	b.n	80040e2 <_printf_float+0x412>
 80040f8:	2301      	movs	r3, #1
 80040fa:	4642      	mov	r2, r8
 80040fc:	e7e1      	b.n	80040c2 <_printf_float+0x3f2>
 80040fe:	2301      	movs	r3, #1
 8004100:	464a      	mov	r2, r9
 8004102:	4631      	mov	r1, r6
 8004104:	4628      	mov	r0, r5
 8004106:	47b8      	blx	r7
 8004108:	3001      	adds	r0, #1
 800410a:	f43f ae3c 	beq.w	8003d86 <_printf_float+0xb6>
 800410e:	f108 0801 	add.w	r8, r8, #1
 8004112:	68e3      	ldr	r3, [r4, #12]
 8004114:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8004116:	1a5b      	subs	r3, r3, r1
 8004118:	4543      	cmp	r3, r8
 800411a:	dcf0      	bgt.n	80040fe <_printf_float+0x42e>
 800411c:	e6fd      	b.n	8003f1a <_printf_float+0x24a>
 800411e:	f04f 0800 	mov.w	r8, #0
 8004122:	f104 0919 	add.w	r9, r4, #25
 8004126:	e7f4      	b.n	8004112 <_printf_float+0x442>

08004128 <_printf_common>:
 8004128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800412c:	4616      	mov	r6, r2
 800412e:	4698      	mov	r8, r3
 8004130:	688a      	ldr	r2, [r1, #8]
 8004132:	690b      	ldr	r3, [r1, #16]
 8004134:	4607      	mov	r7, r0
 8004136:	4293      	cmp	r3, r2
 8004138:	bfb8      	it	lt
 800413a:	4613      	movlt	r3, r2
 800413c:	6033      	str	r3, [r6, #0]
 800413e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004142:	460c      	mov	r4, r1
 8004144:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004148:	b10a      	cbz	r2, 800414e <_printf_common+0x26>
 800414a:	3301      	adds	r3, #1
 800414c:	6033      	str	r3, [r6, #0]
 800414e:	6823      	ldr	r3, [r4, #0]
 8004150:	0699      	lsls	r1, r3, #26
 8004152:	bf42      	ittt	mi
 8004154:	6833      	ldrmi	r3, [r6, #0]
 8004156:	3302      	addmi	r3, #2
 8004158:	6033      	strmi	r3, [r6, #0]
 800415a:	6825      	ldr	r5, [r4, #0]
 800415c:	f015 0506 	ands.w	r5, r5, #6
 8004160:	d106      	bne.n	8004170 <_printf_common+0x48>
 8004162:	f104 0a19 	add.w	sl, r4, #25
 8004166:	68e3      	ldr	r3, [r4, #12]
 8004168:	6832      	ldr	r2, [r6, #0]
 800416a:	1a9b      	subs	r3, r3, r2
 800416c:	42ab      	cmp	r3, r5
 800416e:	dc2b      	bgt.n	80041c8 <_printf_common+0xa0>
 8004170:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004174:	6822      	ldr	r2, [r4, #0]
 8004176:	3b00      	subs	r3, #0
 8004178:	bf18      	it	ne
 800417a:	2301      	movne	r3, #1
 800417c:	0692      	lsls	r2, r2, #26
 800417e:	d430      	bmi.n	80041e2 <_printf_common+0xba>
 8004180:	4641      	mov	r1, r8
 8004182:	4638      	mov	r0, r7
 8004184:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004188:	47c8      	blx	r9
 800418a:	3001      	adds	r0, #1
 800418c:	d023      	beq.n	80041d6 <_printf_common+0xae>
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	6922      	ldr	r2, [r4, #16]
 8004192:	f003 0306 	and.w	r3, r3, #6
 8004196:	2b04      	cmp	r3, #4
 8004198:	bf14      	ite	ne
 800419a:	2500      	movne	r5, #0
 800419c:	6833      	ldreq	r3, [r6, #0]
 800419e:	f04f 0600 	mov.w	r6, #0
 80041a2:	bf08      	it	eq
 80041a4:	68e5      	ldreq	r5, [r4, #12]
 80041a6:	f104 041a 	add.w	r4, r4, #26
 80041aa:	bf08      	it	eq
 80041ac:	1aed      	subeq	r5, r5, r3
 80041ae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80041b2:	bf08      	it	eq
 80041b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80041b8:	4293      	cmp	r3, r2
 80041ba:	bfc4      	itt	gt
 80041bc:	1a9b      	subgt	r3, r3, r2
 80041be:	18ed      	addgt	r5, r5, r3
 80041c0:	42b5      	cmp	r5, r6
 80041c2:	d11a      	bne.n	80041fa <_printf_common+0xd2>
 80041c4:	2000      	movs	r0, #0
 80041c6:	e008      	b.n	80041da <_printf_common+0xb2>
 80041c8:	2301      	movs	r3, #1
 80041ca:	4652      	mov	r2, sl
 80041cc:	4641      	mov	r1, r8
 80041ce:	4638      	mov	r0, r7
 80041d0:	47c8      	blx	r9
 80041d2:	3001      	adds	r0, #1
 80041d4:	d103      	bne.n	80041de <_printf_common+0xb6>
 80041d6:	f04f 30ff 	mov.w	r0, #4294967295
 80041da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041de:	3501      	adds	r5, #1
 80041e0:	e7c1      	b.n	8004166 <_printf_common+0x3e>
 80041e2:	2030      	movs	r0, #48	@ 0x30
 80041e4:	18e1      	adds	r1, r4, r3
 80041e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80041ea:	1c5a      	adds	r2, r3, #1
 80041ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80041f0:	4422      	add	r2, r4
 80041f2:	3302      	adds	r3, #2
 80041f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80041f8:	e7c2      	b.n	8004180 <_printf_common+0x58>
 80041fa:	2301      	movs	r3, #1
 80041fc:	4622      	mov	r2, r4
 80041fe:	4641      	mov	r1, r8
 8004200:	4638      	mov	r0, r7
 8004202:	47c8      	blx	r9
 8004204:	3001      	adds	r0, #1
 8004206:	d0e6      	beq.n	80041d6 <_printf_common+0xae>
 8004208:	3601      	adds	r6, #1
 800420a:	e7d9      	b.n	80041c0 <_printf_common+0x98>

0800420c <_printf_i>:
 800420c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004210:	7e0f      	ldrb	r7, [r1, #24]
 8004212:	4691      	mov	r9, r2
 8004214:	2f78      	cmp	r7, #120	@ 0x78
 8004216:	4680      	mov	r8, r0
 8004218:	460c      	mov	r4, r1
 800421a:	469a      	mov	sl, r3
 800421c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800421e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004222:	d807      	bhi.n	8004234 <_printf_i+0x28>
 8004224:	2f62      	cmp	r7, #98	@ 0x62
 8004226:	d80a      	bhi.n	800423e <_printf_i+0x32>
 8004228:	2f00      	cmp	r7, #0
 800422a:	f000 80d3 	beq.w	80043d4 <_printf_i+0x1c8>
 800422e:	2f58      	cmp	r7, #88	@ 0x58
 8004230:	f000 80ba 	beq.w	80043a8 <_printf_i+0x19c>
 8004234:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004238:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800423c:	e03a      	b.n	80042b4 <_printf_i+0xa8>
 800423e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004242:	2b15      	cmp	r3, #21
 8004244:	d8f6      	bhi.n	8004234 <_printf_i+0x28>
 8004246:	a101      	add	r1, pc, #4	@ (adr r1, 800424c <_printf_i+0x40>)
 8004248:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800424c:	080042a5 	.word	0x080042a5
 8004250:	080042b9 	.word	0x080042b9
 8004254:	08004235 	.word	0x08004235
 8004258:	08004235 	.word	0x08004235
 800425c:	08004235 	.word	0x08004235
 8004260:	08004235 	.word	0x08004235
 8004264:	080042b9 	.word	0x080042b9
 8004268:	08004235 	.word	0x08004235
 800426c:	08004235 	.word	0x08004235
 8004270:	08004235 	.word	0x08004235
 8004274:	08004235 	.word	0x08004235
 8004278:	080043bb 	.word	0x080043bb
 800427c:	080042e3 	.word	0x080042e3
 8004280:	08004375 	.word	0x08004375
 8004284:	08004235 	.word	0x08004235
 8004288:	08004235 	.word	0x08004235
 800428c:	080043dd 	.word	0x080043dd
 8004290:	08004235 	.word	0x08004235
 8004294:	080042e3 	.word	0x080042e3
 8004298:	08004235 	.word	0x08004235
 800429c:	08004235 	.word	0x08004235
 80042a0:	0800437d 	.word	0x0800437d
 80042a4:	6833      	ldr	r3, [r6, #0]
 80042a6:	1d1a      	adds	r2, r3, #4
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6032      	str	r2, [r6, #0]
 80042ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80042b4:	2301      	movs	r3, #1
 80042b6:	e09e      	b.n	80043f6 <_printf_i+0x1ea>
 80042b8:	6833      	ldr	r3, [r6, #0]
 80042ba:	6820      	ldr	r0, [r4, #0]
 80042bc:	1d19      	adds	r1, r3, #4
 80042be:	6031      	str	r1, [r6, #0]
 80042c0:	0606      	lsls	r6, r0, #24
 80042c2:	d501      	bpl.n	80042c8 <_printf_i+0xbc>
 80042c4:	681d      	ldr	r5, [r3, #0]
 80042c6:	e003      	b.n	80042d0 <_printf_i+0xc4>
 80042c8:	0645      	lsls	r5, r0, #25
 80042ca:	d5fb      	bpl.n	80042c4 <_printf_i+0xb8>
 80042cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80042d0:	2d00      	cmp	r5, #0
 80042d2:	da03      	bge.n	80042dc <_printf_i+0xd0>
 80042d4:	232d      	movs	r3, #45	@ 0x2d
 80042d6:	426d      	negs	r5, r5
 80042d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80042dc:	230a      	movs	r3, #10
 80042de:	4859      	ldr	r0, [pc, #356]	@ (8004444 <_printf_i+0x238>)
 80042e0:	e011      	b.n	8004306 <_printf_i+0xfa>
 80042e2:	6821      	ldr	r1, [r4, #0]
 80042e4:	6833      	ldr	r3, [r6, #0]
 80042e6:	0608      	lsls	r0, r1, #24
 80042e8:	f853 5b04 	ldr.w	r5, [r3], #4
 80042ec:	d402      	bmi.n	80042f4 <_printf_i+0xe8>
 80042ee:	0649      	lsls	r1, r1, #25
 80042f0:	bf48      	it	mi
 80042f2:	b2ad      	uxthmi	r5, r5
 80042f4:	2f6f      	cmp	r7, #111	@ 0x6f
 80042f6:	6033      	str	r3, [r6, #0]
 80042f8:	bf14      	ite	ne
 80042fa:	230a      	movne	r3, #10
 80042fc:	2308      	moveq	r3, #8
 80042fe:	4851      	ldr	r0, [pc, #324]	@ (8004444 <_printf_i+0x238>)
 8004300:	2100      	movs	r1, #0
 8004302:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004306:	6866      	ldr	r6, [r4, #4]
 8004308:	2e00      	cmp	r6, #0
 800430a:	bfa8      	it	ge
 800430c:	6821      	ldrge	r1, [r4, #0]
 800430e:	60a6      	str	r6, [r4, #8]
 8004310:	bfa4      	itt	ge
 8004312:	f021 0104 	bicge.w	r1, r1, #4
 8004316:	6021      	strge	r1, [r4, #0]
 8004318:	b90d      	cbnz	r5, 800431e <_printf_i+0x112>
 800431a:	2e00      	cmp	r6, #0
 800431c:	d04b      	beq.n	80043b6 <_printf_i+0x1aa>
 800431e:	4616      	mov	r6, r2
 8004320:	fbb5 f1f3 	udiv	r1, r5, r3
 8004324:	fb03 5711 	mls	r7, r3, r1, r5
 8004328:	5dc7      	ldrb	r7, [r0, r7]
 800432a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800432e:	462f      	mov	r7, r5
 8004330:	42bb      	cmp	r3, r7
 8004332:	460d      	mov	r5, r1
 8004334:	d9f4      	bls.n	8004320 <_printf_i+0x114>
 8004336:	2b08      	cmp	r3, #8
 8004338:	d10b      	bne.n	8004352 <_printf_i+0x146>
 800433a:	6823      	ldr	r3, [r4, #0]
 800433c:	07df      	lsls	r7, r3, #31
 800433e:	d508      	bpl.n	8004352 <_printf_i+0x146>
 8004340:	6923      	ldr	r3, [r4, #16]
 8004342:	6861      	ldr	r1, [r4, #4]
 8004344:	4299      	cmp	r1, r3
 8004346:	bfde      	ittt	le
 8004348:	2330      	movle	r3, #48	@ 0x30
 800434a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800434e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004352:	1b92      	subs	r2, r2, r6
 8004354:	6122      	str	r2, [r4, #16]
 8004356:	464b      	mov	r3, r9
 8004358:	4621      	mov	r1, r4
 800435a:	4640      	mov	r0, r8
 800435c:	f8cd a000 	str.w	sl, [sp]
 8004360:	aa03      	add	r2, sp, #12
 8004362:	f7ff fee1 	bl	8004128 <_printf_common>
 8004366:	3001      	adds	r0, #1
 8004368:	d14a      	bne.n	8004400 <_printf_i+0x1f4>
 800436a:	f04f 30ff 	mov.w	r0, #4294967295
 800436e:	b004      	add	sp, #16
 8004370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	f043 0320 	orr.w	r3, r3, #32
 800437a:	6023      	str	r3, [r4, #0]
 800437c:	2778      	movs	r7, #120	@ 0x78
 800437e:	4832      	ldr	r0, [pc, #200]	@ (8004448 <_printf_i+0x23c>)
 8004380:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004384:	6823      	ldr	r3, [r4, #0]
 8004386:	6831      	ldr	r1, [r6, #0]
 8004388:	061f      	lsls	r7, r3, #24
 800438a:	f851 5b04 	ldr.w	r5, [r1], #4
 800438e:	d402      	bmi.n	8004396 <_printf_i+0x18a>
 8004390:	065f      	lsls	r7, r3, #25
 8004392:	bf48      	it	mi
 8004394:	b2ad      	uxthmi	r5, r5
 8004396:	6031      	str	r1, [r6, #0]
 8004398:	07d9      	lsls	r1, r3, #31
 800439a:	bf44      	itt	mi
 800439c:	f043 0320 	orrmi.w	r3, r3, #32
 80043a0:	6023      	strmi	r3, [r4, #0]
 80043a2:	b11d      	cbz	r5, 80043ac <_printf_i+0x1a0>
 80043a4:	2310      	movs	r3, #16
 80043a6:	e7ab      	b.n	8004300 <_printf_i+0xf4>
 80043a8:	4826      	ldr	r0, [pc, #152]	@ (8004444 <_printf_i+0x238>)
 80043aa:	e7e9      	b.n	8004380 <_printf_i+0x174>
 80043ac:	6823      	ldr	r3, [r4, #0]
 80043ae:	f023 0320 	bic.w	r3, r3, #32
 80043b2:	6023      	str	r3, [r4, #0]
 80043b4:	e7f6      	b.n	80043a4 <_printf_i+0x198>
 80043b6:	4616      	mov	r6, r2
 80043b8:	e7bd      	b.n	8004336 <_printf_i+0x12a>
 80043ba:	6833      	ldr	r3, [r6, #0]
 80043bc:	6825      	ldr	r5, [r4, #0]
 80043be:	1d18      	adds	r0, r3, #4
 80043c0:	6961      	ldr	r1, [r4, #20]
 80043c2:	6030      	str	r0, [r6, #0]
 80043c4:	062e      	lsls	r6, r5, #24
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	d501      	bpl.n	80043ce <_printf_i+0x1c2>
 80043ca:	6019      	str	r1, [r3, #0]
 80043cc:	e002      	b.n	80043d4 <_printf_i+0x1c8>
 80043ce:	0668      	lsls	r0, r5, #25
 80043d0:	d5fb      	bpl.n	80043ca <_printf_i+0x1be>
 80043d2:	8019      	strh	r1, [r3, #0]
 80043d4:	2300      	movs	r3, #0
 80043d6:	4616      	mov	r6, r2
 80043d8:	6123      	str	r3, [r4, #16]
 80043da:	e7bc      	b.n	8004356 <_printf_i+0x14a>
 80043dc:	6833      	ldr	r3, [r6, #0]
 80043de:	2100      	movs	r1, #0
 80043e0:	1d1a      	adds	r2, r3, #4
 80043e2:	6032      	str	r2, [r6, #0]
 80043e4:	681e      	ldr	r6, [r3, #0]
 80043e6:	6862      	ldr	r2, [r4, #4]
 80043e8:	4630      	mov	r0, r6
 80043ea:	f000 fab8 	bl	800495e <memchr>
 80043ee:	b108      	cbz	r0, 80043f4 <_printf_i+0x1e8>
 80043f0:	1b80      	subs	r0, r0, r6
 80043f2:	6060      	str	r0, [r4, #4]
 80043f4:	6863      	ldr	r3, [r4, #4]
 80043f6:	6123      	str	r3, [r4, #16]
 80043f8:	2300      	movs	r3, #0
 80043fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80043fe:	e7aa      	b.n	8004356 <_printf_i+0x14a>
 8004400:	4632      	mov	r2, r6
 8004402:	4649      	mov	r1, r9
 8004404:	4640      	mov	r0, r8
 8004406:	6923      	ldr	r3, [r4, #16]
 8004408:	47d0      	blx	sl
 800440a:	3001      	adds	r0, #1
 800440c:	d0ad      	beq.n	800436a <_printf_i+0x15e>
 800440e:	6823      	ldr	r3, [r4, #0]
 8004410:	079b      	lsls	r3, r3, #30
 8004412:	d413      	bmi.n	800443c <_printf_i+0x230>
 8004414:	68e0      	ldr	r0, [r4, #12]
 8004416:	9b03      	ldr	r3, [sp, #12]
 8004418:	4298      	cmp	r0, r3
 800441a:	bfb8      	it	lt
 800441c:	4618      	movlt	r0, r3
 800441e:	e7a6      	b.n	800436e <_printf_i+0x162>
 8004420:	2301      	movs	r3, #1
 8004422:	4632      	mov	r2, r6
 8004424:	4649      	mov	r1, r9
 8004426:	4640      	mov	r0, r8
 8004428:	47d0      	blx	sl
 800442a:	3001      	adds	r0, #1
 800442c:	d09d      	beq.n	800436a <_printf_i+0x15e>
 800442e:	3501      	adds	r5, #1
 8004430:	68e3      	ldr	r3, [r4, #12]
 8004432:	9903      	ldr	r1, [sp, #12]
 8004434:	1a5b      	subs	r3, r3, r1
 8004436:	42ab      	cmp	r3, r5
 8004438:	dcf2      	bgt.n	8004420 <_printf_i+0x214>
 800443a:	e7eb      	b.n	8004414 <_printf_i+0x208>
 800443c:	2500      	movs	r5, #0
 800443e:	f104 0619 	add.w	r6, r4, #25
 8004442:	e7f5      	b.n	8004430 <_printf_i+0x224>
 8004444:	08006b96 	.word	0x08006b96
 8004448:	08006ba7 	.word	0x08006ba7

0800444c <std>:
 800444c:	2300      	movs	r3, #0
 800444e:	b510      	push	{r4, lr}
 8004450:	4604      	mov	r4, r0
 8004452:	e9c0 3300 	strd	r3, r3, [r0]
 8004456:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800445a:	6083      	str	r3, [r0, #8]
 800445c:	8181      	strh	r1, [r0, #12]
 800445e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004460:	81c2      	strh	r2, [r0, #14]
 8004462:	6183      	str	r3, [r0, #24]
 8004464:	4619      	mov	r1, r3
 8004466:	2208      	movs	r2, #8
 8004468:	305c      	adds	r0, #92	@ 0x5c
 800446a:	f000 f9f9 	bl	8004860 <memset>
 800446e:	4b0d      	ldr	r3, [pc, #52]	@ (80044a4 <std+0x58>)
 8004470:	6224      	str	r4, [r4, #32]
 8004472:	6263      	str	r3, [r4, #36]	@ 0x24
 8004474:	4b0c      	ldr	r3, [pc, #48]	@ (80044a8 <std+0x5c>)
 8004476:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004478:	4b0c      	ldr	r3, [pc, #48]	@ (80044ac <std+0x60>)
 800447a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800447c:	4b0c      	ldr	r3, [pc, #48]	@ (80044b0 <std+0x64>)
 800447e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004480:	4b0c      	ldr	r3, [pc, #48]	@ (80044b4 <std+0x68>)
 8004482:	429c      	cmp	r4, r3
 8004484:	d006      	beq.n	8004494 <std+0x48>
 8004486:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800448a:	4294      	cmp	r4, r2
 800448c:	d002      	beq.n	8004494 <std+0x48>
 800448e:	33d0      	adds	r3, #208	@ 0xd0
 8004490:	429c      	cmp	r4, r3
 8004492:	d105      	bne.n	80044a0 <std+0x54>
 8004494:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800449c:	f000 ba5c 	b.w	8004958 <__retarget_lock_init_recursive>
 80044a0:	bd10      	pop	{r4, pc}
 80044a2:	bf00      	nop
 80044a4:	080046b1 	.word	0x080046b1
 80044a8:	080046d3 	.word	0x080046d3
 80044ac:	0800470b 	.word	0x0800470b
 80044b0:	0800472f 	.word	0x0800472f
 80044b4:	200002a0 	.word	0x200002a0

080044b8 <stdio_exit_handler>:
 80044b8:	4a02      	ldr	r2, [pc, #8]	@ (80044c4 <stdio_exit_handler+0xc>)
 80044ba:	4903      	ldr	r1, [pc, #12]	@ (80044c8 <stdio_exit_handler+0x10>)
 80044bc:	4803      	ldr	r0, [pc, #12]	@ (80044cc <stdio_exit_handler+0x14>)
 80044be:	f000 b869 	b.w	8004594 <_fwalk_sglue>
 80044c2:	bf00      	nop
 80044c4:	20000024 	.word	0x20000024
 80044c8:	0800629d 	.word	0x0800629d
 80044cc:	20000034 	.word	0x20000034

080044d0 <cleanup_stdio>:
 80044d0:	6841      	ldr	r1, [r0, #4]
 80044d2:	4b0c      	ldr	r3, [pc, #48]	@ (8004504 <cleanup_stdio+0x34>)
 80044d4:	b510      	push	{r4, lr}
 80044d6:	4299      	cmp	r1, r3
 80044d8:	4604      	mov	r4, r0
 80044da:	d001      	beq.n	80044e0 <cleanup_stdio+0x10>
 80044dc:	f001 fede 	bl	800629c <_fflush_r>
 80044e0:	68a1      	ldr	r1, [r4, #8]
 80044e2:	4b09      	ldr	r3, [pc, #36]	@ (8004508 <cleanup_stdio+0x38>)
 80044e4:	4299      	cmp	r1, r3
 80044e6:	d002      	beq.n	80044ee <cleanup_stdio+0x1e>
 80044e8:	4620      	mov	r0, r4
 80044ea:	f001 fed7 	bl	800629c <_fflush_r>
 80044ee:	68e1      	ldr	r1, [r4, #12]
 80044f0:	4b06      	ldr	r3, [pc, #24]	@ (800450c <cleanup_stdio+0x3c>)
 80044f2:	4299      	cmp	r1, r3
 80044f4:	d004      	beq.n	8004500 <cleanup_stdio+0x30>
 80044f6:	4620      	mov	r0, r4
 80044f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80044fc:	f001 bece 	b.w	800629c <_fflush_r>
 8004500:	bd10      	pop	{r4, pc}
 8004502:	bf00      	nop
 8004504:	200002a0 	.word	0x200002a0
 8004508:	20000308 	.word	0x20000308
 800450c:	20000370 	.word	0x20000370

08004510 <global_stdio_init.part.0>:
 8004510:	b510      	push	{r4, lr}
 8004512:	4b0b      	ldr	r3, [pc, #44]	@ (8004540 <global_stdio_init.part.0+0x30>)
 8004514:	4c0b      	ldr	r4, [pc, #44]	@ (8004544 <global_stdio_init.part.0+0x34>)
 8004516:	4a0c      	ldr	r2, [pc, #48]	@ (8004548 <global_stdio_init.part.0+0x38>)
 8004518:	4620      	mov	r0, r4
 800451a:	601a      	str	r2, [r3, #0]
 800451c:	2104      	movs	r1, #4
 800451e:	2200      	movs	r2, #0
 8004520:	f7ff ff94 	bl	800444c <std>
 8004524:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004528:	2201      	movs	r2, #1
 800452a:	2109      	movs	r1, #9
 800452c:	f7ff ff8e 	bl	800444c <std>
 8004530:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004534:	2202      	movs	r2, #2
 8004536:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800453a:	2112      	movs	r1, #18
 800453c:	f7ff bf86 	b.w	800444c <std>
 8004540:	200003d8 	.word	0x200003d8
 8004544:	200002a0 	.word	0x200002a0
 8004548:	080044b9 	.word	0x080044b9

0800454c <__sfp_lock_acquire>:
 800454c:	4801      	ldr	r0, [pc, #4]	@ (8004554 <__sfp_lock_acquire+0x8>)
 800454e:	f000 ba04 	b.w	800495a <__retarget_lock_acquire_recursive>
 8004552:	bf00      	nop
 8004554:	200003e1 	.word	0x200003e1

08004558 <__sfp_lock_release>:
 8004558:	4801      	ldr	r0, [pc, #4]	@ (8004560 <__sfp_lock_release+0x8>)
 800455a:	f000 b9ff 	b.w	800495c <__retarget_lock_release_recursive>
 800455e:	bf00      	nop
 8004560:	200003e1 	.word	0x200003e1

08004564 <__sinit>:
 8004564:	b510      	push	{r4, lr}
 8004566:	4604      	mov	r4, r0
 8004568:	f7ff fff0 	bl	800454c <__sfp_lock_acquire>
 800456c:	6a23      	ldr	r3, [r4, #32]
 800456e:	b11b      	cbz	r3, 8004578 <__sinit+0x14>
 8004570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004574:	f7ff bff0 	b.w	8004558 <__sfp_lock_release>
 8004578:	4b04      	ldr	r3, [pc, #16]	@ (800458c <__sinit+0x28>)
 800457a:	6223      	str	r3, [r4, #32]
 800457c:	4b04      	ldr	r3, [pc, #16]	@ (8004590 <__sinit+0x2c>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1f5      	bne.n	8004570 <__sinit+0xc>
 8004584:	f7ff ffc4 	bl	8004510 <global_stdio_init.part.0>
 8004588:	e7f2      	b.n	8004570 <__sinit+0xc>
 800458a:	bf00      	nop
 800458c:	080044d1 	.word	0x080044d1
 8004590:	200003d8 	.word	0x200003d8

08004594 <_fwalk_sglue>:
 8004594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004598:	4607      	mov	r7, r0
 800459a:	4688      	mov	r8, r1
 800459c:	4614      	mov	r4, r2
 800459e:	2600      	movs	r6, #0
 80045a0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80045a4:	f1b9 0901 	subs.w	r9, r9, #1
 80045a8:	d505      	bpl.n	80045b6 <_fwalk_sglue+0x22>
 80045aa:	6824      	ldr	r4, [r4, #0]
 80045ac:	2c00      	cmp	r4, #0
 80045ae:	d1f7      	bne.n	80045a0 <_fwalk_sglue+0xc>
 80045b0:	4630      	mov	r0, r6
 80045b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045b6:	89ab      	ldrh	r3, [r5, #12]
 80045b8:	2b01      	cmp	r3, #1
 80045ba:	d907      	bls.n	80045cc <_fwalk_sglue+0x38>
 80045bc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80045c0:	3301      	adds	r3, #1
 80045c2:	d003      	beq.n	80045cc <_fwalk_sglue+0x38>
 80045c4:	4629      	mov	r1, r5
 80045c6:	4638      	mov	r0, r7
 80045c8:	47c0      	blx	r8
 80045ca:	4306      	orrs	r6, r0
 80045cc:	3568      	adds	r5, #104	@ 0x68
 80045ce:	e7e9      	b.n	80045a4 <_fwalk_sglue+0x10>

080045d0 <iprintf>:
 80045d0:	b40f      	push	{r0, r1, r2, r3}
 80045d2:	b507      	push	{r0, r1, r2, lr}
 80045d4:	4906      	ldr	r1, [pc, #24]	@ (80045f0 <iprintf+0x20>)
 80045d6:	ab04      	add	r3, sp, #16
 80045d8:	6808      	ldr	r0, [r1, #0]
 80045da:	f853 2b04 	ldr.w	r2, [r3], #4
 80045de:	6881      	ldr	r1, [r0, #8]
 80045e0:	9301      	str	r3, [sp, #4]
 80045e2:	f001 fcc3 	bl	8005f6c <_vfiprintf_r>
 80045e6:	b003      	add	sp, #12
 80045e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80045ec:	b004      	add	sp, #16
 80045ee:	4770      	bx	lr
 80045f0:	20000030 	.word	0x20000030

080045f4 <_puts_r>:
 80045f4:	6a03      	ldr	r3, [r0, #32]
 80045f6:	b570      	push	{r4, r5, r6, lr}
 80045f8:	4605      	mov	r5, r0
 80045fa:	460e      	mov	r6, r1
 80045fc:	6884      	ldr	r4, [r0, #8]
 80045fe:	b90b      	cbnz	r3, 8004604 <_puts_r+0x10>
 8004600:	f7ff ffb0 	bl	8004564 <__sinit>
 8004604:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004606:	07db      	lsls	r3, r3, #31
 8004608:	d405      	bmi.n	8004616 <_puts_r+0x22>
 800460a:	89a3      	ldrh	r3, [r4, #12]
 800460c:	0598      	lsls	r0, r3, #22
 800460e:	d402      	bmi.n	8004616 <_puts_r+0x22>
 8004610:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004612:	f000 f9a2 	bl	800495a <__retarget_lock_acquire_recursive>
 8004616:	89a3      	ldrh	r3, [r4, #12]
 8004618:	0719      	lsls	r1, r3, #28
 800461a:	d502      	bpl.n	8004622 <_puts_r+0x2e>
 800461c:	6923      	ldr	r3, [r4, #16]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d135      	bne.n	800468e <_puts_r+0x9a>
 8004622:	4621      	mov	r1, r4
 8004624:	4628      	mov	r0, r5
 8004626:	f000 f8c5 	bl	80047b4 <__swsetup_r>
 800462a:	b380      	cbz	r0, 800468e <_puts_r+0x9a>
 800462c:	f04f 35ff 	mov.w	r5, #4294967295
 8004630:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004632:	07da      	lsls	r2, r3, #31
 8004634:	d405      	bmi.n	8004642 <_puts_r+0x4e>
 8004636:	89a3      	ldrh	r3, [r4, #12]
 8004638:	059b      	lsls	r3, r3, #22
 800463a:	d402      	bmi.n	8004642 <_puts_r+0x4e>
 800463c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800463e:	f000 f98d 	bl	800495c <__retarget_lock_release_recursive>
 8004642:	4628      	mov	r0, r5
 8004644:	bd70      	pop	{r4, r5, r6, pc}
 8004646:	2b00      	cmp	r3, #0
 8004648:	da04      	bge.n	8004654 <_puts_r+0x60>
 800464a:	69a2      	ldr	r2, [r4, #24]
 800464c:	429a      	cmp	r2, r3
 800464e:	dc17      	bgt.n	8004680 <_puts_r+0x8c>
 8004650:	290a      	cmp	r1, #10
 8004652:	d015      	beq.n	8004680 <_puts_r+0x8c>
 8004654:	6823      	ldr	r3, [r4, #0]
 8004656:	1c5a      	adds	r2, r3, #1
 8004658:	6022      	str	r2, [r4, #0]
 800465a:	7019      	strb	r1, [r3, #0]
 800465c:	68a3      	ldr	r3, [r4, #8]
 800465e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004662:	3b01      	subs	r3, #1
 8004664:	60a3      	str	r3, [r4, #8]
 8004666:	2900      	cmp	r1, #0
 8004668:	d1ed      	bne.n	8004646 <_puts_r+0x52>
 800466a:	2b00      	cmp	r3, #0
 800466c:	da11      	bge.n	8004692 <_puts_r+0x9e>
 800466e:	4622      	mov	r2, r4
 8004670:	210a      	movs	r1, #10
 8004672:	4628      	mov	r0, r5
 8004674:	f000 f85f 	bl	8004736 <__swbuf_r>
 8004678:	3001      	adds	r0, #1
 800467a:	d0d7      	beq.n	800462c <_puts_r+0x38>
 800467c:	250a      	movs	r5, #10
 800467e:	e7d7      	b.n	8004630 <_puts_r+0x3c>
 8004680:	4622      	mov	r2, r4
 8004682:	4628      	mov	r0, r5
 8004684:	f000 f857 	bl	8004736 <__swbuf_r>
 8004688:	3001      	adds	r0, #1
 800468a:	d1e7      	bne.n	800465c <_puts_r+0x68>
 800468c:	e7ce      	b.n	800462c <_puts_r+0x38>
 800468e:	3e01      	subs	r6, #1
 8004690:	e7e4      	b.n	800465c <_puts_r+0x68>
 8004692:	6823      	ldr	r3, [r4, #0]
 8004694:	1c5a      	adds	r2, r3, #1
 8004696:	6022      	str	r2, [r4, #0]
 8004698:	220a      	movs	r2, #10
 800469a:	701a      	strb	r2, [r3, #0]
 800469c:	e7ee      	b.n	800467c <_puts_r+0x88>
	...

080046a0 <puts>:
 80046a0:	4b02      	ldr	r3, [pc, #8]	@ (80046ac <puts+0xc>)
 80046a2:	4601      	mov	r1, r0
 80046a4:	6818      	ldr	r0, [r3, #0]
 80046a6:	f7ff bfa5 	b.w	80045f4 <_puts_r>
 80046aa:	bf00      	nop
 80046ac:	20000030 	.word	0x20000030

080046b0 <__sread>:
 80046b0:	b510      	push	{r4, lr}
 80046b2:	460c      	mov	r4, r1
 80046b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046b8:	f000 f900 	bl	80048bc <_read_r>
 80046bc:	2800      	cmp	r0, #0
 80046be:	bfab      	itete	ge
 80046c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80046c2:	89a3      	ldrhlt	r3, [r4, #12]
 80046c4:	181b      	addge	r3, r3, r0
 80046c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80046ca:	bfac      	ite	ge
 80046cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80046ce:	81a3      	strhlt	r3, [r4, #12]
 80046d0:	bd10      	pop	{r4, pc}

080046d2 <__swrite>:
 80046d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046d6:	461f      	mov	r7, r3
 80046d8:	898b      	ldrh	r3, [r1, #12]
 80046da:	4605      	mov	r5, r0
 80046dc:	05db      	lsls	r3, r3, #23
 80046de:	460c      	mov	r4, r1
 80046e0:	4616      	mov	r6, r2
 80046e2:	d505      	bpl.n	80046f0 <__swrite+0x1e>
 80046e4:	2302      	movs	r3, #2
 80046e6:	2200      	movs	r2, #0
 80046e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ec:	f000 f8d4 	bl	8004898 <_lseek_r>
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	4632      	mov	r2, r6
 80046f4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046f8:	81a3      	strh	r3, [r4, #12]
 80046fa:	4628      	mov	r0, r5
 80046fc:	463b      	mov	r3, r7
 80046fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004702:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004706:	f000 b8eb 	b.w	80048e0 <_write_r>

0800470a <__sseek>:
 800470a:	b510      	push	{r4, lr}
 800470c:	460c      	mov	r4, r1
 800470e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004712:	f000 f8c1 	bl	8004898 <_lseek_r>
 8004716:	1c43      	adds	r3, r0, #1
 8004718:	89a3      	ldrh	r3, [r4, #12]
 800471a:	bf15      	itete	ne
 800471c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800471e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004722:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004726:	81a3      	strheq	r3, [r4, #12]
 8004728:	bf18      	it	ne
 800472a:	81a3      	strhne	r3, [r4, #12]
 800472c:	bd10      	pop	{r4, pc}

0800472e <__sclose>:
 800472e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004732:	f000 b8a1 	b.w	8004878 <_close_r>

08004736 <__swbuf_r>:
 8004736:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004738:	460e      	mov	r6, r1
 800473a:	4614      	mov	r4, r2
 800473c:	4605      	mov	r5, r0
 800473e:	b118      	cbz	r0, 8004748 <__swbuf_r+0x12>
 8004740:	6a03      	ldr	r3, [r0, #32]
 8004742:	b90b      	cbnz	r3, 8004748 <__swbuf_r+0x12>
 8004744:	f7ff ff0e 	bl	8004564 <__sinit>
 8004748:	69a3      	ldr	r3, [r4, #24]
 800474a:	60a3      	str	r3, [r4, #8]
 800474c:	89a3      	ldrh	r3, [r4, #12]
 800474e:	071a      	lsls	r2, r3, #28
 8004750:	d501      	bpl.n	8004756 <__swbuf_r+0x20>
 8004752:	6923      	ldr	r3, [r4, #16]
 8004754:	b943      	cbnz	r3, 8004768 <__swbuf_r+0x32>
 8004756:	4621      	mov	r1, r4
 8004758:	4628      	mov	r0, r5
 800475a:	f000 f82b 	bl	80047b4 <__swsetup_r>
 800475e:	b118      	cbz	r0, 8004768 <__swbuf_r+0x32>
 8004760:	f04f 37ff 	mov.w	r7, #4294967295
 8004764:	4638      	mov	r0, r7
 8004766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004768:	6823      	ldr	r3, [r4, #0]
 800476a:	6922      	ldr	r2, [r4, #16]
 800476c:	b2f6      	uxtb	r6, r6
 800476e:	1a98      	subs	r0, r3, r2
 8004770:	6963      	ldr	r3, [r4, #20]
 8004772:	4637      	mov	r7, r6
 8004774:	4283      	cmp	r3, r0
 8004776:	dc05      	bgt.n	8004784 <__swbuf_r+0x4e>
 8004778:	4621      	mov	r1, r4
 800477a:	4628      	mov	r0, r5
 800477c:	f001 fd8e 	bl	800629c <_fflush_r>
 8004780:	2800      	cmp	r0, #0
 8004782:	d1ed      	bne.n	8004760 <__swbuf_r+0x2a>
 8004784:	68a3      	ldr	r3, [r4, #8]
 8004786:	3b01      	subs	r3, #1
 8004788:	60a3      	str	r3, [r4, #8]
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	1c5a      	adds	r2, r3, #1
 800478e:	6022      	str	r2, [r4, #0]
 8004790:	701e      	strb	r6, [r3, #0]
 8004792:	6962      	ldr	r2, [r4, #20]
 8004794:	1c43      	adds	r3, r0, #1
 8004796:	429a      	cmp	r2, r3
 8004798:	d004      	beq.n	80047a4 <__swbuf_r+0x6e>
 800479a:	89a3      	ldrh	r3, [r4, #12]
 800479c:	07db      	lsls	r3, r3, #31
 800479e:	d5e1      	bpl.n	8004764 <__swbuf_r+0x2e>
 80047a0:	2e0a      	cmp	r6, #10
 80047a2:	d1df      	bne.n	8004764 <__swbuf_r+0x2e>
 80047a4:	4621      	mov	r1, r4
 80047a6:	4628      	mov	r0, r5
 80047a8:	f001 fd78 	bl	800629c <_fflush_r>
 80047ac:	2800      	cmp	r0, #0
 80047ae:	d0d9      	beq.n	8004764 <__swbuf_r+0x2e>
 80047b0:	e7d6      	b.n	8004760 <__swbuf_r+0x2a>
	...

080047b4 <__swsetup_r>:
 80047b4:	b538      	push	{r3, r4, r5, lr}
 80047b6:	4b29      	ldr	r3, [pc, #164]	@ (800485c <__swsetup_r+0xa8>)
 80047b8:	4605      	mov	r5, r0
 80047ba:	6818      	ldr	r0, [r3, #0]
 80047bc:	460c      	mov	r4, r1
 80047be:	b118      	cbz	r0, 80047c8 <__swsetup_r+0x14>
 80047c0:	6a03      	ldr	r3, [r0, #32]
 80047c2:	b90b      	cbnz	r3, 80047c8 <__swsetup_r+0x14>
 80047c4:	f7ff fece 	bl	8004564 <__sinit>
 80047c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047cc:	0719      	lsls	r1, r3, #28
 80047ce:	d422      	bmi.n	8004816 <__swsetup_r+0x62>
 80047d0:	06da      	lsls	r2, r3, #27
 80047d2:	d407      	bmi.n	80047e4 <__swsetup_r+0x30>
 80047d4:	2209      	movs	r2, #9
 80047d6:	602a      	str	r2, [r5, #0]
 80047d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80047dc:	f04f 30ff 	mov.w	r0, #4294967295
 80047e0:	81a3      	strh	r3, [r4, #12]
 80047e2:	e033      	b.n	800484c <__swsetup_r+0x98>
 80047e4:	0758      	lsls	r0, r3, #29
 80047e6:	d512      	bpl.n	800480e <__swsetup_r+0x5a>
 80047e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80047ea:	b141      	cbz	r1, 80047fe <__swsetup_r+0x4a>
 80047ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80047f0:	4299      	cmp	r1, r3
 80047f2:	d002      	beq.n	80047fa <__swsetup_r+0x46>
 80047f4:	4628      	mov	r0, r5
 80047f6:	f000 ff13 	bl	8005620 <_free_r>
 80047fa:	2300      	movs	r3, #0
 80047fc:	6363      	str	r3, [r4, #52]	@ 0x34
 80047fe:	89a3      	ldrh	r3, [r4, #12]
 8004800:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004804:	81a3      	strh	r3, [r4, #12]
 8004806:	2300      	movs	r3, #0
 8004808:	6063      	str	r3, [r4, #4]
 800480a:	6923      	ldr	r3, [r4, #16]
 800480c:	6023      	str	r3, [r4, #0]
 800480e:	89a3      	ldrh	r3, [r4, #12]
 8004810:	f043 0308 	orr.w	r3, r3, #8
 8004814:	81a3      	strh	r3, [r4, #12]
 8004816:	6923      	ldr	r3, [r4, #16]
 8004818:	b94b      	cbnz	r3, 800482e <__swsetup_r+0x7a>
 800481a:	89a3      	ldrh	r3, [r4, #12]
 800481c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004824:	d003      	beq.n	800482e <__swsetup_r+0x7a>
 8004826:	4621      	mov	r1, r4
 8004828:	4628      	mov	r0, r5
 800482a:	f001 fd84 	bl	8006336 <__smakebuf_r>
 800482e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004832:	f013 0201 	ands.w	r2, r3, #1
 8004836:	d00a      	beq.n	800484e <__swsetup_r+0x9a>
 8004838:	2200      	movs	r2, #0
 800483a:	60a2      	str	r2, [r4, #8]
 800483c:	6962      	ldr	r2, [r4, #20]
 800483e:	4252      	negs	r2, r2
 8004840:	61a2      	str	r2, [r4, #24]
 8004842:	6922      	ldr	r2, [r4, #16]
 8004844:	b942      	cbnz	r2, 8004858 <__swsetup_r+0xa4>
 8004846:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800484a:	d1c5      	bne.n	80047d8 <__swsetup_r+0x24>
 800484c:	bd38      	pop	{r3, r4, r5, pc}
 800484e:	0799      	lsls	r1, r3, #30
 8004850:	bf58      	it	pl
 8004852:	6962      	ldrpl	r2, [r4, #20]
 8004854:	60a2      	str	r2, [r4, #8]
 8004856:	e7f4      	b.n	8004842 <__swsetup_r+0x8e>
 8004858:	2000      	movs	r0, #0
 800485a:	e7f7      	b.n	800484c <__swsetup_r+0x98>
 800485c:	20000030 	.word	0x20000030

08004860 <memset>:
 8004860:	4603      	mov	r3, r0
 8004862:	4402      	add	r2, r0
 8004864:	4293      	cmp	r3, r2
 8004866:	d100      	bne.n	800486a <memset+0xa>
 8004868:	4770      	bx	lr
 800486a:	f803 1b01 	strb.w	r1, [r3], #1
 800486e:	e7f9      	b.n	8004864 <memset+0x4>

08004870 <_localeconv_r>:
 8004870:	4800      	ldr	r0, [pc, #0]	@ (8004874 <_localeconv_r+0x4>)
 8004872:	4770      	bx	lr
 8004874:	20000170 	.word	0x20000170

08004878 <_close_r>:
 8004878:	b538      	push	{r3, r4, r5, lr}
 800487a:	2300      	movs	r3, #0
 800487c:	4d05      	ldr	r5, [pc, #20]	@ (8004894 <_close_r+0x1c>)
 800487e:	4604      	mov	r4, r0
 8004880:	4608      	mov	r0, r1
 8004882:	602b      	str	r3, [r5, #0]
 8004884:	f7fd fa50 	bl	8001d28 <_close>
 8004888:	1c43      	adds	r3, r0, #1
 800488a:	d102      	bne.n	8004892 <_close_r+0x1a>
 800488c:	682b      	ldr	r3, [r5, #0]
 800488e:	b103      	cbz	r3, 8004892 <_close_r+0x1a>
 8004890:	6023      	str	r3, [r4, #0]
 8004892:	bd38      	pop	{r3, r4, r5, pc}
 8004894:	200003dc 	.word	0x200003dc

08004898 <_lseek_r>:
 8004898:	b538      	push	{r3, r4, r5, lr}
 800489a:	4604      	mov	r4, r0
 800489c:	4608      	mov	r0, r1
 800489e:	4611      	mov	r1, r2
 80048a0:	2200      	movs	r2, #0
 80048a2:	4d05      	ldr	r5, [pc, #20]	@ (80048b8 <_lseek_r+0x20>)
 80048a4:	602a      	str	r2, [r5, #0]
 80048a6:	461a      	mov	r2, r3
 80048a8:	f7fd fa62 	bl	8001d70 <_lseek>
 80048ac:	1c43      	adds	r3, r0, #1
 80048ae:	d102      	bne.n	80048b6 <_lseek_r+0x1e>
 80048b0:	682b      	ldr	r3, [r5, #0]
 80048b2:	b103      	cbz	r3, 80048b6 <_lseek_r+0x1e>
 80048b4:	6023      	str	r3, [r4, #0]
 80048b6:	bd38      	pop	{r3, r4, r5, pc}
 80048b8:	200003dc 	.word	0x200003dc

080048bc <_read_r>:
 80048bc:	b538      	push	{r3, r4, r5, lr}
 80048be:	4604      	mov	r4, r0
 80048c0:	4608      	mov	r0, r1
 80048c2:	4611      	mov	r1, r2
 80048c4:	2200      	movs	r2, #0
 80048c6:	4d05      	ldr	r5, [pc, #20]	@ (80048dc <_read_r+0x20>)
 80048c8:	602a      	str	r2, [r5, #0]
 80048ca:	461a      	mov	r2, r3
 80048cc:	f7fd fa0f 	bl	8001cee <_read>
 80048d0:	1c43      	adds	r3, r0, #1
 80048d2:	d102      	bne.n	80048da <_read_r+0x1e>
 80048d4:	682b      	ldr	r3, [r5, #0]
 80048d6:	b103      	cbz	r3, 80048da <_read_r+0x1e>
 80048d8:	6023      	str	r3, [r4, #0]
 80048da:	bd38      	pop	{r3, r4, r5, pc}
 80048dc:	200003dc 	.word	0x200003dc

080048e0 <_write_r>:
 80048e0:	b538      	push	{r3, r4, r5, lr}
 80048e2:	4604      	mov	r4, r0
 80048e4:	4608      	mov	r0, r1
 80048e6:	4611      	mov	r1, r2
 80048e8:	2200      	movs	r2, #0
 80048ea:	4d05      	ldr	r5, [pc, #20]	@ (8004900 <_write_r+0x20>)
 80048ec:	602a      	str	r2, [r5, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	f7fc fd06 	bl	8001300 <_write>
 80048f4:	1c43      	adds	r3, r0, #1
 80048f6:	d102      	bne.n	80048fe <_write_r+0x1e>
 80048f8:	682b      	ldr	r3, [r5, #0]
 80048fa:	b103      	cbz	r3, 80048fe <_write_r+0x1e>
 80048fc:	6023      	str	r3, [r4, #0]
 80048fe:	bd38      	pop	{r3, r4, r5, pc}
 8004900:	200003dc 	.word	0x200003dc

08004904 <__errno>:
 8004904:	4b01      	ldr	r3, [pc, #4]	@ (800490c <__errno+0x8>)
 8004906:	6818      	ldr	r0, [r3, #0]
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	20000030 	.word	0x20000030

08004910 <__libc_init_array>:
 8004910:	b570      	push	{r4, r5, r6, lr}
 8004912:	2600      	movs	r6, #0
 8004914:	4d0c      	ldr	r5, [pc, #48]	@ (8004948 <__libc_init_array+0x38>)
 8004916:	4c0d      	ldr	r4, [pc, #52]	@ (800494c <__libc_init_array+0x3c>)
 8004918:	1b64      	subs	r4, r4, r5
 800491a:	10a4      	asrs	r4, r4, #2
 800491c:	42a6      	cmp	r6, r4
 800491e:	d109      	bne.n	8004934 <__libc_init_array+0x24>
 8004920:	f002 f8c4 	bl	8006aac <_init>
 8004924:	2600      	movs	r6, #0
 8004926:	4d0a      	ldr	r5, [pc, #40]	@ (8004950 <__libc_init_array+0x40>)
 8004928:	4c0a      	ldr	r4, [pc, #40]	@ (8004954 <__libc_init_array+0x44>)
 800492a:	1b64      	subs	r4, r4, r5
 800492c:	10a4      	asrs	r4, r4, #2
 800492e:	42a6      	cmp	r6, r4
 8004930:	d105      	bne.n	800493e <__libc_init_array+0x2e>
 8004932:	bd70      	pop	{r4, r5, r6, pc}
 8004934:	f855 3b04 	ldr.w	r3, [r5], #4
 8004938:	4798      	blx	r3
 800493a:	3601      	adds	r6, #1
 800493c:	e7ee      	b.n	800491c <__libc_init_array+0xc>
 800493e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004942:	4798      	blx	r3
 8004944:	3601      	adds	r6, #1
 8004946:	e7f2      	b.n	800492e <__libc_init_array+0x1e>
 8004948:	08006f40 	.word	0x08006f40
 800494c:	08006f40 	.word	0x08006f40
 8004950:	08006f40 	.word	0x08006f40
 8004954:	08006f44 	.word	0x08006f44

08004958 <__retarget_lock_init_recursive>:
 8004958:	4770      	bx	lr

0800495a <__retarget_lock_acquire_recursive>:
 800495a:	4770      	bx	lr

0800495c <__retarget_lock_release_recursive>:
 800495c:	4770      	bx	lr

0800495e <memchr>:
 800495e:	4603      	mov	r3, r0
 8004960:	b510      	push	{r4, lr}
 8004962:	b2c9      	uxtb	r1, r1
 8004964:	4402      	add	r2, r0
 8004966:	4293      	cmp	r3, r2
 8004968:	4618      	mov	r0, r3
 800496a:	d101      	bne.n	8004970 <memchr+0x12>
 800496c:	2000      	movs	r0, #0
 800496e:	e003      	b.n	8004978 <memchr+0x1a>
 8004970:	7804      	ldrb	r4, [r0, #0]
 8004972:	3301      	adds	r3, #1
 8004974:	428c      	cmp	r4, r1
 8004976:	d1f6      	bne.n	8004966 <memchr+0x8>
 8004978:	bd10      	pop	{r4, pc}

0800497a <quorem>:
 800497a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800497e:	6903      	ldr	r3, [r0, #16]
 8004980:	690c      	ldr	r4, [r1, #16]
 8004982:	4607      	mov	r7, r0
 8004984:	42a3      	cmp	r3, r4
 8004986:	db7e      	blt.n	8004a86 <quorem+0x10c>
 8004988:	3c01      	subs	r4, #1
 800498a:	00a3      	lsls	r3, r4, #2
 800498c:	f100 0514 	add.w	r5, r0, #20
 8004990:	f101 0814 	add.w	r8, r1, #20
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800499a:	9301      	str	r3, [sp, #4]
 800499c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80049a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80049a4:	3301      	adds	r3, #1
 80049a6:	429a      	cmp	r2, r3
 80049a8:	fbb2 f6f3 	udiv	r6, r2, r3
 80049ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80049b0:	d32e      	bcc.n	8004a10 <quorem+0x96>
 80049b2:	f04f 0a00 	mov.w	sl, #0
 80049b6:	46c4      	mov	ip, r8
 80049b8:	46ae      	mov	lr, r5
 80049ba:	46d3      	mov	fp, sl
 80049bc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80049c0:	b298      	uxth	r0, r3
 80049c2:	fb06 a000 	mla	r0, r6, r0, sl
 80049c6:	0c1b      	lsrs	r3, r3, #16
 80049c8:	0c02      	lsrs	r2, r0, #16
 80049ca:	fb06 2303 	mla	r3, r6, r3, r2
 80049ce:	f8de 2000 	ldr.w	r2, [lr]
 80049d2:	b280      	uxth	r0, r0
 80049d4:	b292      	uxth	r2, r2
 80049d6:	1a12      	subs	r2, r2, r0
 80049d8:	445a      	add	r2, fp
 80049da:	f8de 0000 	ldr.w	r0, [lr]
 80049de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80049e8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80049ec:	b292      	uxth	r2, r2
 80049ee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80049f2:	45e1      	cmp	r9, ip
 80049f4:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80049f8:	f84e 2b04 	str.w	r2, [lr], #4
 80049fc:	d2de      	bcs.n	80049bc <quorem+0x42>
 80049fe:	9b00      	ldr	r3, [sp, #0]
 8004a00:	58eb      	ldr	r3, [r5, r3]
 8004a02:	b92b      	cbnz	r3, 8004a10 <quorem+0x96>
 8004a04:	9b01      	ldr	r3, [sp, #4]
 8004a06:	3b04      	subs	r3, #4
 8004a08:	429d      	cmp	r5, r3
 8004a0a:	461a      	mov	r2, r3
 8004a0c:	d32f      	bcc.n	8004a6e <quorem+0xf4>
 8004a0e:	613c      	str	r4, [r7, #16]
 8004a10:	4638      	mov	r0, r7
 8004a12:	f001 f97b 	bl	8005d0c <__mcmp>
 8004a16:	2800      	cmp	r0, #0
 8004a18:	db25      	blt.n	8004a66 <quorem+0xec>
 8004a1a:	4629      	mov	r1, r5
 8004a1c:	2000      	movs	r0, #0
 8004a1e:	f858 2b04 	ldr.w	r2, [r8], #4
 8004a22:	f8d1 c000 	ldr.w	ip, [r1]
 8004a26:	fa1f fe82 	uxth.w	lr, r2
 8004a2a:	fa1f f38c 	uxth.w	r3, ip
 8004a2e:	eba3 030e 	sub.w	r3, r3, lr
 8004a32:	4403      	add	r3, r0
 8004a34:	0c12      	lsrs	r2, r2, #16
 8004a36:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004a3a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004a3e:	b29b      	uxth	r3, r3
 8004a40:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004a44:	45c1      	cmp	r9, r8
 8004a46:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004a4a:	f841 3b04 	str.w	r3, [r1], #4
 8004a4e:	d2e6      	bcs.n	8004a1e <quorem+0xa4>
 8004a50:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a54:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a58:	b922      	cbnz	r2, 8004a64 <quorem+0xea>
 8004a5a:	3b04      	subs	r3, #4
 8004a5c:	429d      	cmp	r5, r3
 8004a5e:	461a      	mov	r2, r3
 8004a60:	d30b      	bcc.n	8004a7a <quorem+0x100>
 8004a62:	613c      	str	r4, [r7, #16]
 8004a64:	3601      	adds	r6, #1
 8004a66:	4630      	mov	r0, r6
 8004a68:	b003      	add	sp, #12
 8004a6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a6e:	6812      	ldr	r2, [r2, #0]
 8004a70:	3b04      	subs	r3, #4
 8004a72:	2a00      	cmp	r2, #0
 8004a74:	d1cb      	bne.n	8004a0e <quorem+0x94>
 8004a76:	3c01      	subs	r4, #1
 8004a78:	e7c6      	b.n	8004a08 <quorem+0x8e>
 8004a7a:	6812      	ldr	r2, [r2, #0]
 8004a7c:	3b04      	subs	r3, #4
 8004a7e:	2a00      	cmp	r2, #0
 8004a80:	d1ef      	bne.n	8004a62 <quorem+0xe8>
 8004a82:	3c01      	subs	r4, #1
 8004a84:	e7ea      	b.n	8004a5c <quorem+0xe2>
 8004a86:	2000      	movs	r0, #0
 8004a88:	e7ee      	b.n	8004a68 <quorem+0xee>
 8004a8a:	0000      	movs	r0, r0
 8004a8c:	0000      	movs	r0, r0
	...

08004a90 <_dtoa_r>:
 8004a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a94:	4614      	mov	r4, r2
 8004a96:	461d      	mov	r5, r3
 8004a98:	69c7      	ldr	r7, [r0, #28]
 8004a9a:	b097      	sub	sp, #92	@ 0x5c
 8004a9c:	4683      	mov	fp, r0
 8004a9e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004aa2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8004aa4:	b97f      	cbnz	r7, 8004ac6 <_dtoa_r+0x36>
 8004aa6:	2010      	movs	r0, #16
 8004aa8:	f000 fe02 	bl	80056b0 <malloc>
 8004aac:	4602      	mov	r2, r0
 8004aae:	f8cb 001c 	str.w	r0, [fp, #28]
 8004ab2:	b920      	cbnz	r0, 8004abe <_dtoa_r+0x2e>
 8004ab4:	21ef      	movs	r1, #239	@ 0xef
 8004ab6:	4ba8      	ldr	r3, [pc, #672]	@ (8004d58 <_dtoa_r+0x2c8>)
 8004ab8:	48a8      	ldr	r0, [pc, #672]	@ (8004d5c <_dtoa_r+0x2cc>)
 8004aba:	f001 fcb9 	bl	8006430 <__assert_func>
 8004abe:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8004ac2:	6007      	str	r7, [r0, #0]
 8004ac4:	60c7      	str	r7, [r0, #12]
 8004ac6:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004aca:	6819      	ldr	r1, [r3, #0]
 8004acc:	b159      	cbz	r1, 8004ae6 <_dtoa_r+0x56>
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	4093      	lsls	r3, r2
 8004ad4:	604a      	str	r2, [r1, #4]
 8004ad6:	608b      	str	r3, [r1, #8]
 8004ad8:	4658      	mov	r0, fp
 8004ada:	f000 fedf 	bl	800589c <_Bfree>
 8004ade:	2200      	movs	r2, #0
 8004ae0:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	1e2b      	subs	r3, r5, #0
 8004ae8:	bfaf      	iteee	ge
 8004aea:	2300      	movge	r3, #0
 8004aec:	2201      	movlt	r2, #1
 8004aee:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8004af2:	9303      	strlt	r3, [sp, #12]
 8004af4:	bfa8      	it	ge
 8004af6:	6033      	strge	r3, [r6, #0]
 8004af8:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004afc:	4b98      	ldr	r3, [pc, #608]	@ (8004d60 <_dtoa_r+0x2d0>)
 8004afe:	bfb8      	it	lt
 8004b00:	6032      	strlt	r2, [r6, #0]
 8004b02:	ea33 0308 	bics.w	r3, r3, r8
 8004b06:	d112      	bne.n	8004b2e <_dtoa_r+0x9e>
 8004b08:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004b0c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004b0e:	6013      	str	r3, [r2, #0]
 8004b10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8004b14:	4323      	orrs	r3, r4
 8004b16:	f000 8550 	beq.w	80055ba <_dtoa_r+0xb2a>
 8004b1a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004b1c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8004d64 <_dtoa_r+0x2d4>
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	f000 8552 	beq.w	80055ca <_dtoa_r+0xb3a>
 8004b26:	f10a 0303 	add.w	r3, sl, #3
 8004b2a:	f000 bd4c 	b.w	80055c6 <_dtoa_r+0xb36>
 8004b2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b32:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8004b36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f7fb ffff 	bl	8000b40 <__aeabi_dcmpeq>
 8004b42:	4607      	mov	r7, r0
 8004b44:	b158      	cbz	r0, 8004b5e <_dtoa_r+0xce>
 8004b46:	2301      	movs	r3, #1
 8004b48:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004b4a:	6013      	str	r3, [r2, #0]
 8004b4c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004b4e:	b113      	cbz	r3, 8004b56 <_dtoa_r+0xc6>
 8004b50:	4b85      	ldr	r3, [pc, #532]	@ (8004d68 <_dtoa_r+0x2d8>)
 8004b52:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8004b54:	6013      	str	r3, [r2, #0]
 8004b56:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8004d6c <_dtoa_r+0x2dc>
 8004b5a:	f000 bd36 	b.w	80055ca <_dtoa_r+0xb3a>
 8004b5e:	ab14      	add	r3, sp, #80	@ 0x50
 8004b60:	9301      	str	r3, [sp, #4]
 8004b62:	ab15      	add	r3, sp, #84	@ 0x54
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	4658      	mov	r0, fp
 8004b68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8004b6c:	f001 f97e 	bl	8005e6c <__d2b>
 8004b70:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8004b74:	4681      	mov	r9, r0
 8004b76:	2e00      	cmp	r6, #0
 8004b78:	d077      	beq.n	8004c6a <_dtoa_r+0x1da>
 8004b7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004b7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004b80:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8004b84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b88:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004b8c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004b90:	9712      	str	r7, [sp, #72]	@ 0x48
 8004b92:	4619      	mov	r1, r3
 8004b94:	2200      	movs	r2, #0
 8004b96:	4b76      	ldr	r3, [pc, #472]	@ (8004d70 <_dtoa_r+0x2e0>)
 8004b98:	f7fb fbb2 	bl	8000300 <__aeabi_dsub>
 8004b9c:	a368      	add	r3, pc, #416	@ (adr r3, 8004d40 <_dtoa_r+0x2b0>)
 8004b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba2:	f7fb fd65 	bl	8000670 <__aeabi_dmul>
 8004ba6:	a368      	add	r3, pc, #416	@ (adr r3, 8004d48 <_dtoa_r+0x2b8>)
 8004ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bac:	f7fb fbaa 	bl	8000304 <__adddf3>
 8004bb0:	4604      	mov	r4, r0
 8004bb2:	4630      	mov	r0, r6
 8004bb4:	460d      	mov	r5, r1
 8004bb6:	f7fb fcf1 	bl	800059c <__aeabi_i2d>
 8004bba:	a365      	add	r3, pc, #404	@ (adr r3, 8004d50 <_dtoa_r+0x2c0>)
 8004bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc0:	f7fb fd56 	bl	8000670 <__aeabi_dmul>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	460b      	mov	r3, r1
 8004bc8:	4620      	mov	r0, r4
 8004bca:	4629      	mov	r1, r5
 8004bcc:	f7fb fb9a 	bl	8000304 <__adddf3>
 8004bd0:	4604      	mov	r4, r0
 8004bd2:	460d      	mov	r5, r1
 8004bd4:	f7fb fffc 	bl	8000bd0 <__aeabi_d2iz>
 8004bd8:	2200      	movs	r2, #0
 8004bda:	4607      	mov	r7, r0
 8004bdc:	2300      	movs	r3, #0
 8004bde:	4620      	mov	r0, r4
 8004be0:	4629      	mov	r1, r5
 8004be2:	f7fb ffb7 	bl	8000b54 <__aeabi_dcmplt>
 8004be6:	b140      	cbz	r0, 8004bfa <_dtoa_r+0x16a>
 8004be8:	4638      	mov	r0, r7
 8004bea:	f7fb fcd7 	bl	800059c <__aeabi_i2d>
 8004bee:	4622      	mov	r2, r4
 8004bf0:	462b      	mov	r3, r5
 8004bf2:	f7fb ffa5 	bl	8000b40 <__aeabi_dcmpeq>
 8004bf6:	b900      	cbnz	r0, 8004bfa <_dtoa_r+0x16a>
 8004bf8:	3f01      	subs	r7, #1
 8004bfa:	2f16      	cmp	r7, #22
 8004bfc:	d853      	bhi.n	8004ca6 <_dtoa_r+0x216>
 8004bfe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004c02:	4b5c      	ldr	r3, [pc, #368]	@ (8004d74 <_dtoa_r+0x2e4>)
 8004c04:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0c:	f7fb ffa2 	bl	8000b54 <__aeabi_dcmplt>
 8004c10:	2800      	cmp	r0, #0
 8004c12:	d04a      	beq.n	8004caa <_dtoa_r+0x21a>
 8004c14:	2300      	movs	r3, #0
 8004c16:	3f01      	subs	r7, #1
 8004c18:	930f      	str	r3, [sp, #60]	@ 0x3c
 8004c1a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004c1c:	1b9b      	subs	r3, r3, r6
 8004c1e:	1e5a      	subs	r2, r3, #1
 8004c20:	bf46      	itte	mi
 8004c22:	f1c3 0801 	rsbmi	r8, r3, #1
 8004c26:	2300      	movmi	r3, #0
 8004c28:	f04f 0800 	movpl.w	r8, #0
 8004c2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c2e:	bf48      	it	mi
 8004c30:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8004c32:	2f00      	cmp	r7, #0
 8004c34:	db3b      	blt.n	8004cae <_dtoa_r+0x21e>
 8004c36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c38:	970e      	str	r7, [sp, #56]	@ 0x38
 8004c3a:	443b      	add	r3, r7
 8004c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c3e:	2300      	movs	r3, #0
 8004c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8004c42:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004c44:	2b09      	cmp	r3, #9
 8004c46:	d866      	bhi.n	8004d16 <_dtoa_r+0x286>
 8004c48:	2b05      	cmp	r3, #5
 8004c4a:	bfc4      	itt	gt
 8004c4c:	3b04      	subgt	r3, #4
 8004c4e:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8004c50:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004c52:	bfc8      	it	gt
 8004c54:	2400      	movgt	r4, #0
 8004c56:	f1a3 0302 	sub.w	r3, r3, #2
 8004c5a:	bfd8      	it	le
 8004c5c:	2401      	movle	r4, #1
 8004c5e:	2b03      	cmp	r3, #3
 8004c60:	d864      	bhi.n	8004d2c <_dtoa_r+0x29c>
 8004c62:	e8df f003 	tbb	[pc, r3]
 8004c66:	382b      	.short	0x382b
 8004c68:	5636      	.short	0x5636
 8004c6a:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004c6e:	441e      	add	r6, r3
 8004c70:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8004c74:	2b20      	cmp	r3, #32
 8004c76:	bfc1      	itttt	gt
 8004c78:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004c7c:	fa08 f803 	lslgt.w	r8, r8, r3
 8004c80:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004c84:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004c88:	bfd6      	itet	le
 8004c8a:	f1c3 0320 	rsble	r3, r3, #32
 8004c8e:	ea48 0003 	orrgt.w	r0, r8, r3
 8004c92:	fa04 f003 	lslle.w	r0, r4, r3
 8004c96:	f7fb fc71 	bl	800057c <__aeabi_ui2d>
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004ca0:	3e01      	subs	r6, #1
 8004ca2:	9212      	str	r2, [sp, #72]	@ 0x48
 8004ca4:	e775      	b.n	8004b92 <_dtoa_r+0x102>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e7b6      	b.n	8004c18 <_dtoa_r+0x188>
 8004caa:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004cac:	e7b5      	b.n	8004c1a <_dtoa_r+0x18a>
 8004cae:	427b      	negs	r3, r7
 8004cb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	eba8 0807 	sub.w	r8, r8, r7
 8004cb8:	930e      	str	r3, [sp, #56]	@ 0x38
 8004cba:	e7c2      	b.n	8004c42 <_dtoa_r+0x1b2>
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	dc35      	bgt.n	8004d32 <_dtoa_r+0x2a2>
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	461a      	mov	r2, r3
 8004cca:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004cce:	9221      	str	r2, [sp, #132]	@ 0x84
 8004cd0:	e00b      	b.n	8004cea <_dtoa_r+0x25a>
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e7f3      	b.n	8004cbe <_dtoa_r+0x22e>
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004cda:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004cdc:	18fb      	adds	r3, r7, r3
 8004cde:	9308      	str	r3, [sp, #32]
 8004ce0:	3301      	adds	r3, #1
 8004ce2:	2b01      	cmp	r3, #1
 8004ce4:	9307      	str	r3, [sp, #28]
 8004ce6:	bfb8      	it	lt
 8004ce8:	2301      	movlt	r3, #1
 8004cea:	2100      	movs	r1, #0
 8004cec:	2204      	movs	r2, #4
 8004cee:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004cf2:	f102 0514 	add.w	r5, r2, #20
 8004cf6:	429d      	cmp	r5, r3
 8004cf8:	d91f      	bls.n	8004d3a <_dtoa_r+0x2aa>
 8004cfa:	6041      	str	r1, [r0, #4]
 8004cfc:	4658      	mov	r0, fp
 8004cfe:	f000 fd8d 	bl	800581c <_Balloc>
 8004d02:	4682      	mov	sl, r0
 8004d04:	2800      	cmp	r0, #0
 8004d06:	d139      	bne.n	8004d7c <_dtoa_r+0x2ec>
 8004d08:	4602      	mov	r2, r0
 8004d0a:	f240 11af 	movw	r1, #431	@ 0x1af
 8004d0e:	4b1a      	ldr	r3, [pc, #104]	@ (8004d78 <_dtoa_r+0x2e8>)
 8004d10:	e6d2      	b.n	8004ab8 <_dtoa_r+0x28>
 8004d12:	2301      	movs	r3, #1
 8004d14:	e7e0      	b.n	8004cd8 <_dtoa_r+0x248>
 8004d16:	2401      	movs	r4, #1
 8004d18:	2300      	movs	r3, #0
 8004d1a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004d1c:	9320      	str	r3, [sp, #128]	@ 0x80
 8004d1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004d22:	2200      	movs	r2, #0
 8004d24:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004d28:	2312      	movs	r3, #18
 8004d2a:	e7d0      	b.n	8004cce <_dtoa_r+0x23e>
 8004d2c:	2301      	movs	r3, #1
 8004d2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004d30:	e7f5      	b.n	8004d1e <_dtoa_r+0x28e>
 8004d32:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004d34:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004d38:	e7d7      	b.n	8004cea <_dtoa_r+0x25a>
 8004d3a:	3101      	adds	r1, #1
 8004d3c:	0052      	lsls	r2, r2, #1
 8004d3e:	e7d8      	b.n	8004cf2 <_dtoa_r+0x262>
 8004d40:	636f4361 	.word	0x636f4361
 8004d44:	3fd287a7 	.word	0x3fd287a7
 8004d48:	8b60c8b3 	.word	0x8b60c8b3
 8004d4c:	3fc68a28 	.word	0x3fc68a28
 8004d50:	509f79fb 	.word	0x509f79fb
 8004d54:	3fd34413 	.word	0x3fd34413
 8004d58:	08006bc5 	.word	0x08006bc5
 8004d5c:	08006bdc 	.word	0x08006bdc
 8004d60:	7ff00000 	.word	0x7ff00000
 8004d64:	08006bc1 	.word	0x08006bc1
 8004d68:	08006b95 	.word	0x08006b95
 8004d6c:	08006b94 	.word	0x08006b94
 8004d70:	3ff80000 	.word	0x3ff80000
 8004d74:	08006cd8 	.word	0x08006cd8
 8004d78:	08006c34 	.word	0x08006c34
 8004d7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004d80:	6018      	str	r0, [r3, #0]
 8004d82:	9b07      	ldr	r3, [sp, #28]
 8004d84:	2b0e      	cmp	r3, #14
 8004d86:	f200 80a4 	bhi.w	8004ed2 <_dtoa_r+0x442>
 8004d8a:	2c00      	cmp	r4, #0
 8004d8c:	f000 80a1 	beq.w	8004ed2 <_dtoa_r+0x442>
 8004d90:	2f00      	cmp	r7, #0
 8004d92:	dd33      	ble.n	8004dfc <_dtoa_r+0x36c>
 8004d94:	4b86      	ldr	r3, [pc, #536]	@ (8004fb0 <_dtoa_r+0x520>)
 8004d96:	f007 020f 	and.w	r2, r7, #15
 8004d9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d9e:	05f8      	lsls	r0, r7, #23
 8004da0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004da4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004da8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004dac:	d516      	bpl.n	8004ddc <_dtoa_r+0x34c>
 8004dae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004db2:	4b80      	ldr	r3, [pc, #512]	@ (8004fb4 <_dtoa_r+0x524>)
 8004db4:	2603      	movs	r6, #3
 8004db6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004dba:	f7fb fd83 	bl	80008c4 <__aeabi_ddiv>
 8004dbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dc2:	f004 040f 	and.w	r4, r4, #15
 8004dc6:	4d7b      	ldr	r5, [pc, #492]	@ (8004fb4 <_dtoa_r+0x524>)
 8004dc8:	b954      	cbnz	r4, 8004de0 <_dtoa_r+0x350>
 8004dca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004dd2:	f7fb fd77 	bl	80008c4 <__aeabi_ddiv>
 8004dd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004dda:	e028      	b.n	8004e2e <_dtoa_r+0x39e>
 8004ddc:	2602      	movs	r6, #2
 8004dde:	e7f2      	b.n	8004dc6 <_dtoa_r+0x336>
 8004de0:	07e1      	lsls	r1, r4, #31
 8004de2:	d508      	bpl.n	8004df6 <_dtoa_r+0x366>
 8004de4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004de8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004dec:	f7fb fc40 	bl	8000670 <__aeabi_dmul>
 8004df0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004df4:	3601      	adds	r6, #1
 8004df6:	1064      	asrs	r4, r4, #1
 8004df8:	3508      	adds	r5, #8
 8004dfa:	e7e5      	b.n	8004dc8 <_dtoa_r+0x338>
 8004dfc:	f000 80d2 	beq.w	8004fa4 <_dtoa_r+0x514>
 8004e00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004e04:	427c      	negs	r4, r7
 8004e06:	4b6a      	ldr	r3, [pc, #424]	@ (8004fb0 <_dtoa_r+0x520>)
 8004e08:	f004 020f 	and.w	r2, r4, #15
 8004e0c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e14:	f7fb fc2c 	bl	8000670 <__aeabi_dmul>
 8004e18:	2602      	movs	r6, #2
 8004e1a:	2300      	movs	r3, #0
 8004e1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e20:	4d64      	ldr	r5, [pc, #400]	@ (8004fb4 <_dtoa_r+0x524>)
 8004e22:	1124      	asrs	r4, r4, #4
 8004e24:	2c00      	cmp	r4, #0
 8004e26:	f040 80b2 	bne.w	8004f8e <_dtoa_r+0x4fe>
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d1d3      	bne.n	8004dd6 <_dtoa_r+0x346>
 8004e2e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004e32:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	f000 80b7 	beq.w	8004fa8 <_dtoa_r+0x518>
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	4620      	mov	r0, r4
 8004e3e:	4629      	mov	r1, r5
 8004e40:	4b5d      	ldr	r3, [pc, #372]	@ (8004fb8 <_dtoa_r+0x528>)
 8004e42:	f7fb fe87 	bl	8000b54 <__aeabi_dcmplt>
 8004e46:	2800      	cmp	r0, #0
 8004e48:	f000 80ae 	beq.w	8004fa8 <_dtoa_r+0x518>
 8004e4c:	9b07      	ldr	r3, [sp, #28]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	f000 80aa 	beq.w	8004fa8 <_dtoa_r+0x518>
 8004e54:	9b08      	ldr	r3, [sp, #32]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	dd37      	ble.n	8004eca <_dtoa_r+0x43a>
 8004e5a:	1e7b      	subs	r3, r7, #1
 8004e5c:	4620      	mov	r0, r4
 8004e5e:	9304      	str	r3, [sp, #16]
 8004e60:	2200      	movs	r2, #0
 8004e62:	4629      	mov	r1, r5
 8004e64:	4b55      	ldr	r3, [pc, #340]	@ (8004fbc <_dtoa_r+0x52c>)
 8004e66:	f7fb fc03 	bl	8000670 <__aeabi_dmul>
 8004e6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e6e:	9c08      	ldr	r4, [sp, #32]
 8004e70:	3601      	adds	r6, #1
 8004e72:	4630      	mov	r0, r6
 8004e74:	f7fb fb92 	bl	800059c <__aeabi_i2d>
 8004e78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004e7c:	f7fb fbf8 	bl	8000670 <__aeabi_dmul>
 8004e80:	2200      	movs	r2, #0
 8004e82:	4b4f      	ldr	r3, [pc, #316]	@ (8004fc0 <_dtoa_r+0x530>)
 8004e84:	f7fb fa3e 	bl	8000304 <__adddf3>
 8004e88:	4605      	mov	r5, r0
 8004e8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004e8e:	2c00      	cmp	r4, #0
 8004e90:	f040 809a 	bne.w	8004fc8 <_dtoa_r+0x538>
 8004e94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	4b4a      	ldr	r3, [pc, #296]	@ (8004fc4 <_dtoa_r+0x534>)
 8004e9c:	f7fb fa30 	bl	8000300 <__aeabi_dsub>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ea8:	462a      	mov	r2, r5
 8004eaa:	4633      	mov	r3, r6
 8004eac:	f7fb fe70 	bl	8000b90 <__aeabi_dcmpgt>
 8004eb0:	2800      	cmp	r0, #0
 8004eb2:	f040 828e 	bne.w	80053d2 <_dtoa_r+0x942>
 8004eb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004eba:	462a      	mov	r2, r5
 8004ebc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004ec0:	f7fb fe48 	bl	8000b54 <__aeabi_dcmplt>
 8004ec4:	2800      	cmp	r0, #0
 8004ec6:	f040 8127 	bne.w	8005118 <_dtoa_r+0x688>
 8004eca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004ece:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8004ed2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f2c0 8163 	blt.w	80051a0 <_dtoa_r+0x710>
 8004eda:	2f0e      	cmp	r7, #14
 8004edc:	f300 8160 	bgt.w	80051a0 <_dtoa_r+0x710>
 8004ee0:	4b33      	ldr	r3, [pc, #204]	@ (8004fb0 <_dtoa_r+0x520>)
 8004ee2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004ee6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004eea:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004eee:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	da03      	bge.n	8004efc <_dtoa_r+0x46c>
 8004ef4:	9b07      	ldr	r3, [sp, #28]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	f340 8100 	ble.w	80050fc <_dtoa_r+0x66c>
 8004efc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004f00:	4656      	mov	r6, sl
 8004f02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f06:	4620      	mov	r0, r4
 8004f08:	4629      	mov	r1, r5
 8004f0a:	f7fb fcdb 	bl	80008c4 <__aeabi_ddiv>
 8004f0e:	f7fb fe5f 	bl	8000bd0 <__aeabi_d2iz>
 8004f12:	4680      	mov	r8, r0
 8004f14:	f7fb fb42 	bl	800059c <__aeabi_i2d>
 8004f18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f1c:	f7fb fba8 	bl	8000670 <__aeabi_dmul>
 8004f20:	4602      	mov	r2, r0
 8004f22:	460b      	mov	r3, r1
 8004f24:	4620      	mov	r0, r4
 8004f26:	4629      	mov	r1, r5
 8004f28:	f7fb f9ea 	bl	8000300 <__aeabi_dsub>
 8004f2c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004f30:	9d07      	ldr	r5, [sp, #28]
 8004f32:	f806 4b01 	strb.w	r4, [r6], #1
 8004f36:	eba6 040a 	sub.w	r4, r6, sl
 8004f3a:	42a5      	cmp	r5, r4
 8004f3c:	4602      	mov	r2, r0
 8004f3e:	460b      	mov	r3, r1
 8004f40:	f040 8116 	bne.w	8005170 <_dtoa_r+0x6e0>
 8004f44:	f7fb f9de 	bl	8000304 <__adddf3>
 8004f48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f4c:	4604      	mov	r4, r0
 8004f4e:	460d      	mov	r5, r1
 8004f50:	f7fb fe1e 	bl	8000b90 <__aeabi_dcmpgt>
 8004f54:	2800      	cmp	r0, #0
 8004f56:	f040 80f8 	bne.w	800514a <_dtoa_r+0x6ba>
 8004f5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f5e:	4620      	mov	r0, r4
 8004f60:	4629      	mov	r1, r5
 8004f62:	f7fb fded 	bl	8000b40 <__aeabi_dcmpeq>
 8004f66:	b118      	cbz	r0, 8004f70 <_dtoa_r+0x4e0>
 8004f68:	f018 0f01 	tst.w	r8, #1
 8004f6c:	f040 80ed 	bne.w	800514a <_dtoa_r+0x6ba>
 8004f70:	4649      	mov	r1, r9
 8004f72:	4658      	mov	r0, fp
 8004f74:	f000 fc92 	bl	800589c <_Bfree>
 8004f78:	2300      	movs	r3, #0
 8004f7a:	7033      	strb	r3, [r6, #0]
 8004f7c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004f7e:	3701      	adds	r7, #1
 8004f80:	601f      	str	r7, [r3, #0]
 8004f82:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	f000 8320 	beq.w	80055ca <_dtoa_r+0xb3a>
 8004f8a:	601e      	str	r6, [r3, #0]
 8004f8c:	e31d      	b.n	80055ca <_dtoa_r+0xb3a>
 8004f8e:	07e2      	lsls	r2, r4, #31
 8004f90:	d505      	bpl.n	8004f9e <_dtoa_r+0x50e>
 8004f92:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f96:	f7fb fb6b 	bl	8000670 <__aeabi_dmul>
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	3601      	adds	r6, #1
 8004f9e:	1064      	asrs	r4, r4, #1
 8004fa0:	3508      	adds	r5, #8
 8004fa2:	e73f      	b.n	8004e24 <_dtoa_r+0x394>
 8004fa4:	2602      	movs	r6, #2
 8004fa6:	e742      	b.n	8004e2e <_dtoa_r+0x39e>
 8004fa8:	9c07      	ldr	r4, [sp, #28]
 8004faa:	9704      	str	r7, [sp, #16]
 8004fac:	e761      	b.n	8004e72 <_dtoa_r+0x3e2>
 8004fae:	bf00      	nop
 8004fb0:	08006cd8 	.word	0x08006cd8
 8004fb4:	08006cb0 	.word	0x08006cb0
 8004fb8:	3ff00000 	.word	0x3ff00000
 8004fbc:	40240000 	.word	0x40240000
 8004fc0:	401c0000 	.word	0x401c0000
 8004fc4:	40140000 	.word	0x40140000
 8004fc8:	4b70      	ldr	r3, [pc, #448]	@ (800518c <_dtoa_r+0x6fc>)
 8004fca:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004fcc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004fd0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004fd4:	4454      	add	r4, sl
 8004fd6:	2900      	cmp	r1, #0
 8004fd8:	d045      	beq.n	8005066 <_dtoa_r+0x5d6>
 8004fda:	2000      	movs	r0, #0
 8004fdc:	496c      	ldr	r1, [pc, #432]	@ (8005190 <_dtoa_r+0x700>)
 8004fde:	f7fb fc71 	bl	80008c4 <__aeabi_ddiv>
 8004fe2:	4633      	mov	r3, r6
 8004fe4:	462a      	mov	r2, r5
 8004fe6:	f7fb f98b 	bl	8000300 <__aeabi_dsub>
 8004fea:	4656      	mov	r6, sl
 8004fec:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004ff0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ff4:	f7fb fdec 	bl	8000bd0 <__aeabi_d2iz>
 8004ff8:	4605      	mov	r5, r0
 8004ffa:	f7fb facf 	bl	800059c <__aeabi_i2d>
 8004ffe:	4602      	mov	r2, r0
 8005000:	460b      	mov	r3, r1
 8005002:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005006:	f7fb f97b 	bl	8000300 <__aeabi_dsub>
 800500a:	4602      	mov	r2, r0
 800500c:	460b      	mov	r3, r1
 800500e:	3530      	adds	r5, #48	@ 0x30
 8005010:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005014:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005018:	f806 5b01 	strb.w	r5, [r6], #1
 800501c:	f7fb fd9a 	bl	8000b54 <__aeabi_dcmplt>
 8005020:	2800      	cmp	r0, #0
 8005022:	d163      	bne.n	80050ec <_dtoa_r+0x65c>
 8005024:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005028:	2000      	movs	r0, #0
 800502a:	495a      	ldr	r1, [pc, #360]	@ (8005194 <_dtoa_r+0x704>)
 800502c:	f7fb f968 	bl	8000300 <__aeabi_dsub>
 8005030:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005034:	f7fb fd8e 	bl	8000b54 <__aeabi_dcmplt>
 8005038:	2800      	cmp	r0, #0
 800503a:	f040 8087 	bne.w	800514c <_dtoa_r+0x6bc>
 800503e:	42a6      	cmp	r6, r4
 8005040:	f43f af43 	beq.w	8004eca <_dtoa_r+0x43a>
 8005044:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005048:	2200      	movs	r2, #0
 800504a:	4b53      	ldr	r3, [pc, #332]	@ (8005198 <_dtoa_r+0x708>)
 800504c:	f7fb fb10 	bl	8000670 <__aeabi_dmul>
 8005050:	2200      	movs	r2, #0
 8005052:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005056:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800505a:	4b4f      	ldr	r3, [pc, #316]	@ (8005198 <_dtoa_r+0x708>)
 800505c:	f7fb fb08 	bl	8000670 <__aeabi_dmul>
 8005060:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005064:	e7c4      	b.n	8004ff0 <_dtoa_r+0x560>
 8005066:	4631      	mov	r1, r6
 8005068:	4628      	mov	r0, r5
 800506a:	f7fb fb01 	bl	8000670 <__aeabi_dmul>
 800506e:	4656      	mov	r6, sl
 8005070:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005074:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005076:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800507a:	f7fb fda9 	bl	8000bd0 <__aeabi_d2iz>
 800507e:	4605      	mov	r5, r0
 8005080:	f7fb fa8c 	bl	800059c <__aeabi_i2d>
 8005084:	4602      	mov	r2, r0
 8005086:	460b      	mov	r3, r1
 8005088:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800508c:	f7fb f938 	bl	8000300 <__aeabi_dsub>
 8005090:	4602      	mov	r2, r0
 8005092:	460b      	mov	r3, r1
 8005094:	3530      	adds	r5, #48	@ 0x30
 8005096:	f806 5b01 	strb.w	r5, [r6], #1
 800509a:	42a6      	cmp	r6, r4
 800509c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80050a0:	f04f 0200 	mov.w	r2, #0
 80050a4:	d124      	bne.n	80050f0 <_dtoa_r+0x660>
 80050a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80050aa:	4b39      	ldr	r3, [pc, #228]	@ (8005190 <_dtoa_r+0x700>)
 80050ac:	f7fb f92a 	bl	8000304 <__adddf3>
 80050b0:	4602      	mov	r2, r0
 80050b2:	460b      	mov	r3, r1
 80050b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050b8:	f7fb fd6a 	bl	8000b90 <__aeabi_dcmpgt>
 80050bc:	2800      	cmp	r0, #0
 80050be:	d145      	bne.n	800514c <_dtoa_r+0x6bc>
 80050c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80050c4:	2000      	movs	r0, #0
 80050c6:	4932      	ldr	r1, [pc, #200]	@ (8005190 <_dtoa_r+0x700>)
 80050c8:	f7fb f91a 	bl	8000300 <__aeabi_dsub>
 80050cc:	4602      	mov	r2, r0
 80050ce:	460b      	mov	r3, r1
 80050d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050d4:	f7fb fd3e 	bl	8000b54 <__aeabi_dcmplt>
 80050d8:	2800      	cmp	r0, #0
 80050da:	f43f aef6 	beq.w	8004eca <_dtoa_r+0x43a>
 80050de:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80050e0:	1e73      	subs	r3, r6, #1
 80050e2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80050e4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80050e8:	2b30      	cmp	r3, #48	@ 0x30
 80050ea:	d0f8      	beq.n	80050de <_dtoa_r+0x64e>
 80050ec:	9f04      	ldr	r7, [sp, #16]
 80050ee:	e73f      	b.n	8004f70 <_dtoa_r+0x4e0>
 80050f0:	4b29      	ldr	r3, [pc, #164]	@ (8005198 <_dtoa_r+0x708>)
 80050f2:	f7fb fabd 	bl	8000670 <__aeabi_dmul>
 80050f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80050fa:	e7bc      	b.n	8005076 <_dtoa_r+0x5e6>
 80050fc:	d10c      	bne.n	8005118 <_dtoa_r+0x688>
 80050fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005102:	2200      	movs	r2, #0
 8005104:	4b25      	ldr	r3, [pc, #148]	@ (800519c <_dtoa_r+0x70c>)
 8005106:	f7fb fab3 	bl	8000670 <__aeabi_dmul>
 800510a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800510e:	f7fb fd35 	bl	8000b7c <__aeabi_dcmpge>
 8005112:	2800      	cmp	r0, #0
 8005114:	f000 815b 	beq.w	80053ce <_dtoa_r+0x93e>
 8005118:	2400      	movs	r4, #0
 800511a:	4625      	mov	r5, r4
 800511c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800511e:	4656      	mov	r6, sl
 8005120:	43db      	mvns	r3, r3
 8005122:	9304      	str	r3, [sp, #16]
 8005124:	2700      	movs	r7, #0
 8005126:	4621      	mov	r1, r4
 8005128:	4658      	mov	r0, fp
 800512a:	f000 fbb7 	bl	800589c <_Bfree>
 800512e:	2d00      	cmp	r5, #0
 8005130:	d0dc      	beq.n	80050ec <_dtoa_r+0x65c>
 8005132:	b12f      	cbz	r7, 8005140 <_dtoa_r+0x6b0>
 8005134:	42af      	cmp	r7, r5
 8005136:	d003      	beq.n	8005140 <_dtoa_r+0x6b0>
 8005138:	4639      	mov	r1, r7
 800513a:	4658      	mov	r0, fp
 800513c:	f000 fbae 	bl	800589c <_Bfree>
 8005140:	4629      	mov	r1, r5
 8005142:	4658      	mov	r0, fp
 8005144:	f000 fbaa 	bl	800589c <_Bfree>
 8005148:	e7d0      	b.n	80050ec <_dtoa_r+0x65c>
 800514a:	9704      	str	r7, [sp, #16]
 800514c:	4633      	mov	r3, r6
 800514e:	461e      	mov	r6, r3
 8005150:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005154:	2a39      	cmp	r2, #57	@ 0x39
 8005156:	d107      	bne.n	8005168 <_dtoa_r+0x6d8>
 8005158:	459a      	cmp	sl, r3
 800515a:	d1f8      	bne.n	800514e <_dtoa_r+0x6be>
 800515c:	9a04      	ldr	r2, [sp, #16]
 800515e:	3201      	adds	r2, #1
 8005160:	9204      	str	r2, [sp, #16]
 8005162:	2230      	movs	r2, #48	@ 0x30
 8005164:	f88a 2000 	strb.w	r2, [sl]
 8005168:	781a      	ldrb	r2, [r3, #0]
 800516a:	3201      	adds	r2, #1
 800516c:	701a      	strb	r2, [r3, #0]
 800516e:	e7bd      	b.n	80050ec <_dtoa_r+0x65c>
 8005170:	2200      	movs	r2, #0
 8005172:	4b09      	ldr	r3, [pc, #36]	@ (8005198 <_dtoa_r+0x708>)
 8005174:	f7fb fa7c 	bl	8000670 <__aeabi_dmul>
 8005178:	2200      	movs	r2, #0
 800517a:	2300      	movs	r3, #0
 800517c:	4604      	mov	r4, r0
 800517e:	460d      	mov	r5, r1
 8005180:	f7fb fcde 	bl	8000b40 <__aeabi_dcmpeq>
 8005184:	2800      	cmp	r0, #0
 8005186:	f43f aebc 	beq.w	8004f02 <_dtoa_r+0x472>
 800518a:	e6f1      	b.n	8004f70 <_dtoa_r+0x4e0>
 800518c:	08006cd8 	.word	0x08006cd8
 8005190:	3fe00000 	.word	0x3fe00000
 8005194:	3ff00000 	.word	0x3ff00000
 8005198:	40240000 	.word	0x40240000
 800519c:	40140000 	.word	0x40140000
 80051a0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80051a2:	2a00      	cmp	r2, #0
 80051a4:	f000 80db 	beq.w	800535e <_dtoa_r+0x8ce>
 80051a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80051aa:	2a01      	cmp	r2, #1
 80051ac:	f300 80bf 	bgt.w	800532e <_dtoa_r+0x89e>
 80051b0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80051b2:	2a00      	cmp	r2, #0
 80051b4:	f000 80b7 	beq.w	8005326 <_dtoa_r+0x896>
 80051b8:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80051bc:	4646      	mov	r6, r8
 80051be:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80051c0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051c2:	2101      	movs	r1, #1
 80051c4:	441a      	add	r2, r3
 80051c6:	4658      	mov	r0, fp
 80051c8:	4498      	add	r8, r3
 80051ca:	9209      	str	r2, [sp, #36]	@ 0x24
 80051cc:	f000 fc1a 	bl	8005a04 <__i2b>
 80051d0:	4605      	mov	r5, r0
 80051d2:	b15e      	cbz	r6, 80051ec <_dtoa_r+0x75c>
 80051d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	dd08      	ble.n	80051ec <_dtoa_r+0x75c>
 80051da:	42b3      	cmp	r3, r6
 80051dc:	bfa8      	it	ge
 80051de:	4633      	movge	r3, r6
 80051e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051e2:	eba8 0803 	sub.w	r8, r8, r3
 80051e6:	1af6      	subs	r6, r6, r3
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80051ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80051ee:	b1f3      	cbz	r3, 800522e <_dtoa_r+0x79e>
 80051f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	f000 80b7 	beq.w	8005366 <_dtoa_r+0x8d6>
 80051f8:	b18c      	cbz	r4, 800521e <_dtoa_r+0x78e>
 80051fa:	4629      	mov	r1, r5
 80051fc:	4622      	mov	r2, r4
 80051fe:	4658      	mov	r0, fp
 8005200:	f000 fcbe 	bl	8005b80 <__pow5mult>
 8005204:	464a      	mov	r2, r9
 8005206:	4601      	mov	r1, r0
 8005208:	4605      	mov	r5, r0
 800520a:	4658      	mov	r0, fp
 800520c:	f000 fc10 	bl	8005a30 <__multiply>
 8005210:	4649      	mov	r1, r9
 8005212:	9004      	str	r0, [sp, #16]
 8005214:	4658      	mov	r0, fp
 8005216:	f000 fb41 	bl	800589c <_Bfree>
 800521a:	9b04      	ldr	r3, [sp, #16]
 800521c:	4699      	mov	r9, r3
 800521e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005220:	1b1a      	subs	r2, r3, r4
 8005222:	d004      	beq.n	800522e <_dtoa_r+0x79e>
 8005224:	4649      	mov	r1, r9
 8005226:	4658      	mov	r0, fp
 8005228:	f000 fcaa 	bl	8005b80 <__pow5mult>
 800522c:	4681      	mov	r9, r0
 800522e:	2101      	movs	r1, #1
 8005230:	4658      	mov	r0, fp
 8005232:	f000 fbe7 	bl	8005a04 <__i2b>
 8005236:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005238:	4604      	mov	r4, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	f000 81c9 	beq.w	80055d2 <_dtoa_r+0xb42>
 8005240:	461a      	mov	r2, r3
 8005242:	4601      	mov	r1, r0
 8005244:	4658      	mov	r0, fp
 8005246:	f000 fc9b 	bl	8005b80 <__pow5mult>
 800524a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800524c:	4604      	mov	r4, r0
 800524e:	2b01      	cmp	r3, #1
 8005250:	f300 808f 	bgt.w	8005372 <_dtoa_r+0x8e2>
 8005254:	9b02      	ldr	r3, [sp, #8]
 8005256:	2b00      	cmp	r3, #0
 8005258:	f040 8087 	bne.w	800536a <_dtoa_r+0x8da>
 800525c:	9b03      	ldr	r3, [sp, #12]
 800525e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005262:	2b00      	cmp	r3, #0
 8005264:	f040 8083 	bne.w	800536e <_dtoa_r+0x8de>
 8005268:	9b03      	ldr	r3, [sp, #12]
 800526a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800526e:	0d1b      	lsrs	r3, r3, #20
 8005270:	051b      	lsls	r3, r3, #20
 8005272:	b12b      	cbz	r3, 8005280 <_dtoa_r+0x7f0>
 8005274:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005276:	f108 0801 	add.w	r8, r8, #1
 800527a:	3301      	adds	r3, #1
 800527c:	9309      	str	r3, [sp, #36]	@ 0x24
 800527e:	2301      	movs	r3, #1
 8005280:	930a      	str	r3, [sp, #40]	@ 0x28
 8005282:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005284:	2b00      	cmp	r3, #0
 8005286:	f000 81aa 	beq.w	80055de <_dtoa_r+0xb4e>
 800528a:	6923      	ldr	r3, [r4, #16]
 800528c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005290:	6918      	ldr	r0, [r3, #16]
 8005292:	f000 fb6b 	bl	800596c <__hi0bits>
 8005296:	f1c0 0020 	rsb	r0, r0, #32
 800529a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800529c:	4418      	add	r0, r3
 800529e:	f010 001f 	ands.w	r0, r0, #31
 80052a2:	d071      	beq.n	8005388 <_dtoa_r+0x8f8>
 80052a4:	f1c0 0320 	rsb	r3, r0, #32
 80052a8:	2b04      	cmp	r3, #4
 80052aa:	dd65      	ble.n	8005378 <_dtoa_r+0x8e8>
 80052ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ae:	f1c0 001c 	rsb	r0, r0, #28
 80052b2:	4403      	add	r3, r0
 80052b4:	4480      	add	r8, r0
 80052b6:	4406      	add	r6, r0
 80052b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80052ba:	f1b8 0f00 	cmp.w	r8, #0
 80052be:	dd05      	ble.n	80052cc <_dtoa_r+0x83c>
 80052c0:	4649      	mov	r1, r9
 80052c2:	4642      	mov	r2, r8
 80052c4:	4658      	mov	r0, fp
 80052c6:	f000 fcb5 	bl	8005c34 <__lshift>
 80052ca:	4681      	mov	r9, r0
 80052cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	dd05      	ble.n	80052de <_dtoa_r+0x84e>
 80052d2:	4621      	mov	r1, r4
 80052d4:	461a      	mov	r2, r3
 80052d6:	4658      	mov	r0, fp
 80052d8:	f000 fcac 	bl	8005c34 <__lshift>
 80052dc:	4604      	mov	r4, r0
 80052de:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d053      	beq.n	800538c <_dtoa_r+0x8fc>
 80052e4:	4621      	mov	r1, r4
 80052e6:	4648      	mov	r0, r9
 80052e8:	f000 fd10 	bl	8005d0c <__mcmp>
 80052ec:	2800      	cmp	r0, #0
 80052ee:	da4d      	bge.n	800538c <_dtoa_r+0x8fc>
 80052f0:	1e7b      	subs	r3, r7, #1
 80052f2:	4649      	mov	r1, r9
 80052f4:	9304      	str	r3, [sp, #16]
 80052f6:	220a      	movs	r2, #10
 80052f8:	2300      	movs	r3, #0
 80052fa:	4658      	mov	r0, fp
 80052fc:	f000 faf0 	bl	80058e0 <__multadd>
 8005300:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005302:	4681      	mov	r9, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 816c 	beq.w	80055e2 <_dtoa_r+0xb52>
 800530a:	2300      	movs	r3, #0
 800530c:	4629      	mov	r1, r5
 800530e:	220a      	movs	r2, #10
 8005310:	4658      	mov	r0, fp
 8005312:	f000 fae5 	bl	80058e0 <__multadd>
 8005316:	9b08      	ldr	r3, [sp, #32]
 8005318:	4605      	mov	r5, r0
 800531a:	2b00      	cmp	r3, #0
 800531c:	dc61      	bgt.n	80053e2 <_dtoa_r+0x952>
 800531e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005320:	2b02      	cmp	r3, #2
 8005322:	dc3b      	bgt.n	800539c <_dtoa_r+0x90c>
 8005324:	e05d      	b.n	80053e2 <_dtoa_r+0x952>
 8005326:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005328:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800532c:	e746      	b.n	80051bc <_dtoa_r+0x72c>
 800532e:	9b07      	ldr	r3, [sp, #28]
 8005330:	1e5c      	subs	r4, r3, #1
 8005332:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005334:	42a3      	cmp	r3, r4
 8005336:	bfbf      	itttt	lt
 8005338:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800533a:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800533c:	1ae3      	sublt	r3, r4, r3
 800533e:	18d2      	addlt	r2, r2, r3
 8005340:	bfa8      	it	ge
 8005342:	1b1c      	subge	r4, r3, r4
 8005344:	9b07      	ldr	r3, [sp, #28]
 8005346:	bfbe      	ittt	lt
 8005348:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800534a:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800534c:	2400      	movlt	r4, #0
 800534e:	2b00      	cmp	r3, #0
 8005350:	bfb5      	itete	lt
 8005352:	eba8 0603 	sublt.w	r6, r8, r3
 8005356:	4646      	movge	r6, r8
 8005358:	2300      	movlt	r3, #0
 800535a:	9b07      	ldrge	r3, [sp, #28]
 800535c:	e730      	b.n	80051c0 <_dtoa_r+0x730>
 800535e:	4646      	mov	r6, r8
 8005360:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005362:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005364:	e735      	b.n	80051d2 <_dtoa_r+0x742>
 8005366:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005368:	e75c      	b.n	8005224 <_dtoa_r+0x794>
 800536a:	2300      	movs	r3, #0
 800536c:	e788      	b.n	8005280 <_dtoa_r+0x7f0>
 800536e:	9b02      	ldr	r3, [sp, #8]
 8005370:	e786      	b.n	8005280 <_dtoa_r+0x7f0>
 8005372:	2300      	movs	r3, #0
 8005374:	930a      	str	r3, [sp, #40]	@ 0x28
 8005376:	e788      	b.n	800528a <_dtoa_r+0x7fa>
 8005378:	d09f      	beq.n	80052ba <_dtoa_r+0x82a>
 800537a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800537c:	331c      	adds	r3, #28
 800537e:	441a      	add	r2, r3
 8005380:	4498      	add	r8, r3
 8005382:	441e      	add	r6, r3
 8005384:	9209      	str	r2, [sp, #36]	@ 0x24
 8005386:	e798      	b.n	80052ba <_dtoa_r+0x82a>
 8005388:	4603      	mov	r3, r0
 800538a:	e7f6      	b.n	800537a <_dtoa_r+0x8ea>
 800538c:	9b07      	ldr	r3, [sp, #28]
 800538e:	9704      	str	r7, [sp, #16]
 8005390:	2b00      	cmp	r3, #0
 8005392:	dc20      	bgt.n	80053d6 <_dtoa_r+0x946>
 8005394:	9308      	str	r3, [sp, #32]
 8005396:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005398:	2b02      	cmp	r3, #2
 800539a:	dd1e      	ble.n	80053da <_dtoa_r+0x94a>
 800539c:	9b08      	ldr	r3, [sp, #32]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	f47f aebc 	bne.w	800511c <_dtoa_r+0x68c>
 80053a4:	4621      	mov	r1, r4
 80053a6:	2205      	movs	r2, #5
 80053a8:	4658      	mov	r0, fp
 80053aa:	f000 fa99 	bl	80058e0 <__multadd>
 80053ae:	4601      	mov	r1, r0
 80053b0:	4604      	mov	r4, r0
 80053b2:	4648      	mov	r0, r9
 80053b4:	f000 fcaa 	bl	8005d0c <__mcmp>
 80053b8:	2800      	cmp	r0, #0
 80053ba:	f77f aeaf 	ble.w	800511c <_dtoa_r+0x68c>
 80053be:	2331      	movs	r3, #49	@ 0x31
 80053c0:	4656      	mov	r6, sl
 80053c2:	f806 3b01 	strb.w	r3, [r6], #1
 80053c6:	9b04      	ldr	r3, [sp, #16]
 80053c8:	3301      	adds	r3, #1
 80053ca:	9304      	str	r3, [sp, #16]
 80053cc:	e6aa      	b.n	8005124 <_dtoa_r+0x694>
 80053ce:	9c07      	ldr	r4, [sp, #28]
 80053d0:	9704      	str	r7, [sp, #16]
 80053d2:	4625      	mov	r5, r4
 80053d4:	e7f3      	b.n	80053be <_dtoa_r+0x92e>
 80053d6:	9b07      	ldr	r3, [sp, #28]
 80053d8:	9308      	str	r3, [sp, #32]
 80053da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 8104 	beq.w	80055ea <_dtoa_r+0xb5a>
 80053e2:	2e00      	cmp	r6, #0
 80053e4:	dd05      	ble.n	80053f2 <_dtoa_r+0x962>
 80053e6:	4629      	mov	r1, r5
 80053e8:	4632      	mov	r2, r6
 80053ea:	4658      	mov	r0, fp
 80053ec:	f000 fc22 	bl	8005c34 <__lshift>
 80053f0:	4605      	mov	r5, r0
 80053f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d05a      	beq.n	80054ae <_dtoa_r+0xa1e>
 80053f8:	4658      	mov	r0, fp
 80053fa:	6869      	ldr	r1, [r5, #4]
 80053fc:	f000 fa0e 	bl	800581c <_Balloc>
 8005400:	4606      	mov	r6, r0
 8005402:	b928      	cbnz	r0, 8005410 <_dtoa_r+0x980>
 8005404:	4602      	mov	r2, r0
 8005406:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800540a:	4b83      	ldr	r3, [pc, #524]	@ (8005618 <_dtoa_r+0xb88>)
 800540c:	f7ff bb54 	b.w	8004ab8 <_dtoa_r+0x28>
 8005410:	692a      	ldr	r2, [r5, #16]
 8005412:	f105 010c 	add.w	r1, r5, #12
 8005416:	3202      	adds	r2, #2
 8005418:	0092      	lsls	r2, r2, #2
 800541a:	300c      	adds	r0, #12
 800541c:	f000 fffa 	bl	8006414 <memcpy>
 8005420:	2201      	movs	r2, #1
 8005422:	4631      	mov	r1, r6
 8005424:	4658      	mov	r0, fp
 8005426:	f000 fc05 	bl	8005c34 <__lshift>
 800542a:	462f      	mov	r7, r5
 800542c:	4605      	mov	r5, r0
 800542e:	f10a 0301 	add.w	r3, sl, #1
 8005432:	9307      	str	r3, [sp, #28]
 8005434:	9b08      	ldr	r3, [sp, #32]
 8005436:	4453      	add	r3, sl
 8005438:	930b      	str	r3, [sp, #44]	@ 0x2c
 800543a:	9b02      	ldr	r3, [sp, #8]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	930a      	str	r3, [sp, #40]	@ 0x28
 8005442:	9b07      	ldr	r3, [sp, #28]
 8005444:	4621      	mov	r1, r4
 8005446:	3b01      	subs	r3, #1
 8005448:	4648      	mov	r0, r9
 800544a:	9302      	str	r3, [sp, #8]
 800544c:	f7ff fa95 	bl	800497a <quorem>
 8005450:	4639      	mov	r1, r7
 8005452:	9008      	str	r0, [sp, #32]
 8005454:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005458:	4648      	mov	r0, r9
 800545a:	f000 fc57 	bl	8005d0c <__mcmp>
 800545e:	462a      	mov	r2, r5
 8005460:	9009      	str	r0, [sp, #36]	@ 0x24
 8005462:	4621      	mov	r1, r4
 8005464:	4658      	mov	r0, fp
 8005466:	f000 fc6d 	bl	8005d44 <__mdiff>
 800546a:	68c2      	ldr	r2, [r0, #12]
 800546c:	4606      	mov	r6, r0
 800546e:	bb02      	cbnz	r2, 80054b2 <_dtoa_r+0xa22>
 8005470:	4601      	mov	r1, r0
 8005472:	4648      	mov	r0, r9
 8005474:	f000 fc4a 	bl	8005d0c <__mcmp>
 8005478:	4602      	mov	r2, r0
 800547a:	4631      	mov	r1, r6
 800547c:	4658      	mov	r0, fp
 800547e:	920c      	str	r2, [sp, #48]	@ 0x30
 8005480:	f000 fa0c 	bl	800589c <_Bfree>
 8005484:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005486:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8005488:	9e07      	ldr	r6, [sp, #28]
 800548a:	ea43 0102 	orr.w	r1, r3, r2
 800548e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005490:	4319      	orrs	r1, r3
 8005492:	d110      	bne.n	80054b6 <_dtoa_r+0xa26>
 8005494:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005498:	d029      	beq.n	80054ee <_dtoa_r+0xa5e>
 800549a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800549c:	2b00      	cmp	r3, #0
 800549e:	dd02      	ble.n	80054a6 <_dtoa_r+0xa16>
 80054a0:	9b08      	ldr	r3, [sp, #32]
 80054a2:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80054a6:	9b02      	ldr	r3, [sp, #8]
 80054a8:	f883 8000 	strb.w	r8, [r3]
 80054ac:	e63b      	b.n	8005126 <_dtoa_r+0x696>
 80054ae:	4628      	mov	r0, r5
 80054b0:	e7bb      	b.n	800542a <_dtoa_r+0x99a>
 80054b2:	2201      	movs	r2, #1
 80054b4:	e7e1      	b.n	800547a <_dtoa_r+0x9ea>
 80054b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	db04      	blt.n	80054c6 <_dtoa_r+0xa36>
 80054bc:	9920      	ldr	r1, [sp, #128]	@ 0x80
 80054be:	430b      	orrs	r3, r1
 80054c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80054c2:	430b      	orrs	r3, r1
 80054c4:	d120      	bne.n	8005508 <_dtoa_r+0xa78>
 80054c6:	2a00      	cmp	r2, #0
 80054c8:	dded      	ble.n	80054a6 <_dtoa_r+0xa16>
 80054ca:	4649      	mov	r1, r9
 80054cc:	2201      	movs	r2, #1
 80054ce:	4658      	mov	r0, fp
 80054d0:	f000 fbb0 	bl	8005c34 <__lshift>
 80054d4:	4621      	mov	r1, r4
 80054d6:	4681      	mov	r9, r0
 80054d8:	f000 fc18 	bl	8005d0c <__mcmp>
 80054dc:	2800      	cmp	r0, #0
 80054de:	dc03      	bgt.n	80054e8 <_dtoa_r+0xa58>
 80054e0:	d1e1      	bne.n	80054a6 <_dtoa_r+0xa16>
 80054e2:	f018 0f01 	tst.w	r8, #1
 80054e6:	d0de      	beq.n	80054a6 <_dtoa_r+0xa16>
 80054e8:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80054ec:	d1d8      	bne.n	80054a0 <_dtoa_r+0xa10>
 80054ee:	2339      	movs	r3, #57	@ 0x39
 80054f0:	9a02      	ldr	r2, [sp, #8]
 80054f2:	7013      	strb	r3, [r2, #0]
 80054f4:	4633      	mov	r3, r6
 80054f6:	461e      	mov	r6, r3
 80054f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80054fc:	3b01      	subs	r3, #1
 80054fe:	2a39      	cmp	r2, #57	@ 0x39
 8005500:	d052      	beq.n	80055a8 <_dtoa_r+0xb18>
 8005502:	3201      	adds	r2, #1
 8005504:	701a      	strb	r2, [r3, #0]
 8005506:	e60e      	b.n	8005126 <_dtoa_r+0x696>
 8005508:	2a00      	cmp	r2, #0
 800550a:	dd07      	ble.n	800551c <_dtoa_r+0xa8c>
 800550c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8005510:	d0ed      	beq.n	80054ee <_dtoa_r+0xa5e>
 8005512:	9a02      	ldr	r2, [sp, #8]
 8005514:	f108 0301 	add.w	r3, r8, #1
 8005518:	7013      	strb	r3, [r2, #0]
 800551a:	e604      	b.n	8005126 <_dtoa_r+0x696>
 800551c:	9b07      	ldr	r3, [sp, #28]
 800551e:	9a07      	ldr	r2, [sp, #28]
 8005520:	f803 8c01 	strb.w	r8, [r3, #-1]
 8005524:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005526:	4293      	cmp	r3, r2
 8005528:	d028      	beq.n	800557c <_dtoa_r+0xaec>
 800552a:	4649      	mov	r1, r9
 800552c:	2300      	movs	r3, #0
 800552e:	220a      	movs	r2, #10
 8005530:	4658      	mov	r0, fp
 8005532:	f000 f9d5 	bl	80058e0 <__multadd>
 8005536:	42af      	cmp	r7, r5
 8005538:	4681      	mov	r9, r0
 800553a:	f04f 0300 	mov.w	r3, #0
 800553e:	f04f 020a 	mov.w	r2, #10
 8005542:	4639      	mov	r1, r7
 8005544:	4658      	mov	r0, fp
 8005546:	d107      	bne.n	8005558 <_dtoa_r+0xac8>
 8005548:	f000 f9ca 	bl	80058e0 <__multadd>
 800554c:	4607      	mov	r7, r0
 800554e:	4605      	mov	r5, r0
 8005550:	9b07      	ldr	r3, [sp, #28]
 8005552:	3301      	adds	r3, #1
 8005554:	9307      	str	r3, [sp, #28]
 8005556:	e774      	b.n	8005442 <_dtoa_r+0x9b2>
 8005558:	f000 f9c2 	bl	80058e0 <__multadd>
 800555c:	4629      	mov	r1, r5
 800555e:	4607      	mov	r7, r0
 8005560:	2300      	movs	r3, #0
 8005562:	220a      	movs	r2, #10
 8005564:	4658      	mov	r0, fp
 8005566:	f000 f9bb 	bl	80058e0 <__multadd>
 800556a:	4605      	mov	r5, r0
 800556c:	e7f0      	b.n	8005550 <_dtoa_r+0xac0>
 800556e:	9b08      	ldr	r3, [sp, #32]
 8005570:	2700      	movs	r7, #0
 8005572:	2b00      	cmp	r3, #0
 8005574:	bfcc      	ite	gt
 8005576:	461e      	movgt	r6, r3
 8005578:	2601      	movle	r6, #1
 800557a:	4456      	add	r6, sl
 800557c:	4649      	mov	r1, r9
 800557e:	2201      	movs	r2, #1
 8005580:	4658      	mov	r0, fp
 8005582:	f000 fb57 	bl	8005c34 <__lshift>
 8005586:	4621      	mov	r1, r4
 8005588:	4681      	mov	r9, r0
 800558a:	f000 fbbf 	bl	8005d0c <__mcmp>
 800558e:	2800      	cmp	r0, #0
 8005590:	dcb0      	bgt.n	80054f4 <_dtoa_r+0xa64>
 8005592:	d102      	bne.n	800559a <_dtoa_r+0xb0a>
 8005594:	f018 0f01 	tst.w	r8, #1
 8005598:	d1ac      	bne.n	80054f4 <_dtoa_r+0xa64>
 800559a:	4633      	mov	r3, r6
 800559c:	461e      	mov	r6, r3
 800559e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80055a2:	2a30      	cmp	r2, #48	@ 0x30
 80055a4:	d0fa      	beq.n	800559c <_dtoa_r+0xb0c>
 80055a6:	e5be      	b.n	8005126 <_dtoa_r+0x696>
 80055a8:	459a      	cmp	sl, r3
 80055aa:	d1a4      	bne.n	80054f6 <_dtoa_r+0xa66>
 80055ac:	9b04      	ldr	r3, [sp, #16]
 80055ae:	3301      	adds	r3, #1
 80055b0:	9304      	str	r3, [sp, #16]
 80055b2:	2331      	movs	r3, #49	@ 0x31
 80055b4:	f88a 3000 	strb.w	r3, [sl]
 80055b8:	e5b5      	b.n	8005126 <_dtoa_r+0x696>
 80055ba:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80055bc:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800561c <_dtoa_r+0xb8c>
 80055c0:	b11b      	cbz	r3, 80055ca <_dtoa_r+0xb3a>
 80055c2:	f10a 0308 	add.w	r3, sl, #8
 80055c6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80055c8:	6013      	str	r3, [r2, #0]
 80055ca:	4650      	mov	r0, sl
 80055cc:	b017      	add	sp, #92	@ 0x5c
 80055ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	f77f ae3d 	ble.w	8005254 <_dtoa_r+0x7c4>
 80055da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80055dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80055de:	2001      	movs	r0, #1
 80055e0:	e65b      	b.n	800529a <_dtoa_r+0x80a>
 80055e2:	9b08      	ldr	r3, [sp, #32]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f77f aed6 	ble.w	8005396 <_dtoa_r+0x906>
 80055ea:	4656      	mov	r6, sl
 80055ec:	4621      	mov	r1, r4
 80055ee:	4648      	mov	r0, r9
 80055f0:	f7ff f9c3 	bl	800497a <quorem>
 80055f4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80055f8:	9b08      	ldr	r3, [sp, #32]
 80055fa:	f806 8b01 	strb.w	r8, [r6], #1
 80055fe:	eba6 020a 	sub.w	r2, r6, sl
 8005602:	4293      	cmp	r3, r2
 8005604:	ddb3      	ble.n	800556e <_dtoa_r+0xade>
 8005606:	4649      	mov	r1, r9
 8005608:	2300      	movs	r3, #0
 800560a:	220a      	movs	r2, #10
 800560c:	4658      	mov	r0, fp
 800560e:	f000 f967 	bl	80058e0 <__multadd>
 8005612:	4681      	mov	r9, r0
 8005614:	e7ea      	b.n	80055ec <_dtoa_r+0xb5c>
 8005616:	bf00      	nop
 8005618:	08006c34 	.word	0x08006c34
 800561c:	08006bb8 	.word	0x08006bb8

08005620 <_free_r>:
 8005620:	b538      	push	{r3, r4, r5, lr}
 8005622:	4605      	mov	r5, r0
 8005624:	2900      	cmp	r1, #0
 8005626:	d040      	beq.n	80056aa <_free_r+0x8a>
 8005628:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800562c:	1f0c      	subs	r4, r1, #4
 800562e:	2b00      	cmp	r3, #0
 8005630:	bfb8      	it	lt
 8005632:	18e4      	addlt	r4, r4, r3
 8005634:	f000 f8e6 	bl	8005804 <__malloc_lock>
 8005638:	4a1c      	ldr	r2, [pc, #112]	@ (80056ac <_free_r+0x8c>)
 800563a:	6813      	ldr	r3, [r2, #0]
 800563c:	b933      	cbnz	r3, 800564c <_free_r+0x2c>
 800563e:	6063      	str	r3, [r4, #4]
 8005640:	6014      	str	r4, [r2, #0]
 8005642:	4628      	mov	r0, r5
 8005644:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005648:	f000 b8e2 	b.w	8005810 <__malloc_unlock>
 800564c:	42a3      	cmp	r3, r4
 800564e:	d908      	bls.n	8005662 <_free_r+0x42>
 8005650:	6820      	ldr	r0, [r4, #0]
 8005652:	1821      	adds	r1, r4, r0
 8005654:	428b      	cmp	r3, r1
 8005656:	bf01      	itttt	eq
 8005658:	6819      	ldreq	r1, [r3, #0]
 800565a:	685b      	ldreq	r3, [r3, #4]
 800565c:	1809      	addeq	r1, r1, r0
 800565e:	6021      	streq	r1, [r4, #0]
 8005660:	e7ed      	b.n	800563e <_free_r+0x1e>
 8005662:	461a      	mov	r2, r3
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	b10b      	cbz	r3, 800566c <_free_r+0x4c>
 8005668:	42a3      	cmp	r3, r4
 800566a:	d9fa      	bls.n	8005662 <_free_r+0x42>
 800566c:	6811      	ldr	r1, [r2, #0]
 800566e:	1850      	adds	r0, r2, r1
 8005670:	42a0      	cmp	r0, r4
 8005672:	d10b      	bne.n	800568c <_free_r+0x6c>
 8005674:	6820      	ldr	r0, [r4, #0]
 8005676:	4401      	add	r1, r0
 8005678:	1850      	adds	r0, r2, r1
 800567a:	4283      	cmp	r3, r0
 800567c:	6011      	str	r1, [r2, #0]
 800567e:	d1e0      	bne.n	8005642 <_free_r+0x22>
 8005680:	6818      	ldr	r0, [r3, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	4408      	add	r0, r1
 8005686:	6010      	str	r0, [r2, #0]
 8005688:	6053      	str	r3, [r2, #4]
 800568a:	e7da      	b.n	8005642 <_free_r+0x22>
 800568c:	d902      	bls.n	8005694 <_free_r+0x74>
 800568e:	230c      	movs	r3, #12
 8005690:	602b      	str	r3, [r5, #0]
 8005692:	e7d6      	b.n	8005642 <_free_r+0x22>
 8005694:	6820      	ldr	r0, [r4, #0]
 8005696:	1821      	adds	r1, r4, r0
 8005698:	428b      	cmp	r3, r1
 800569a:	bf01      	itttt	eq
 800569c:	6819      	ldreq	r1, [r3, #0]
 800569e:	685b      	ldreq	r3, [r3, #4]
 80056a0:	1809      	addeq	r1, r1, r0
 80056a2:	6021      	streq	r1, [r4, #0]
 80056a4:	6063      	str	r3, [r4, #4]
 80056a6:	6054      	str	r4, [r2, #4]
 80056a8:	e7cb      	b.n	8005642 <_free_r+0x22>
 80056aa:	bd38      	pop	{r3, r4, r5, pc}
 80056ac:	200003e8 	.word	0x200003e8

080056b0 <malloc>:
 80056b0:	4b02      	ldr	r3, [pc, #8]	@ (80056bc <malloc+0xc>)
 80056b2:	4601      	mov	r1, r0
 80056b4:	6818      	ldr	r0, [r3, #0]
 80056b6:	f000 b825 	b.w	8005704 <_malloc_r>
 80056ba:	bf00      	nop
 80056bc:	20000030 	.word	0x20000030

080056c0 <sbrk_aligned>:
 80056c0:	b570      	push	{r4, r5, r6, lr}
 80056c2:	4e0f      	ldr	r6, [pc, #60]	@ (8005700 <sbrk_aligned+0x40>)
 80056c4:	460c      	mov	r4, r1
 80056c6:	6831      	ldr	r1, [r6, #0]
 80056c8:	4605      	mov	r5, r0
 80056ca:	b911      	cbnz	r1, 80056d2 <sbrk_aligned+0x12>
 80056cc:	f000 fe92 	bl	80063f4 <_sbrk_r>
 80056d0:	6030      	str	r0, [r6, #0]
 80056d2:	4621      	mov	r1, r4
 80056d4:	4628      	mov	r0, r5
 80056d6:	f000 fe8d 	bl	80063f4 <_sbrk_r>
 80056da:	1c43      	adds	r3, r0, #1
 80056dc:	d103      	bne.n	80056e6 <sbrk_aligned+0x26>
 80056de:	f04f 34ff 	mov.w	r4, #4294967295
 80056e2:	4620      	mov	r0, r4
 80056e4:	bd70      	pop	{r4, r5, r6, pc}
 80056e6:	1cc4      	adds	r4, r0, #3
 80056e8:	f024 0403 	bic.w	r4, r4, #3
 80056ec:	42a0      	cmp	r0, r4
 80056ee:	d0f8      	beq.n	80056e2 <sbrk_aligned+0x22>
 80056f0:	1a21      	subs	r1, r4, r0
 80056f2:	4628      	mov	r0, r5
 80056f4:	f000 fe7e 	bl	80063f4 <_sbrk_r>
 80056f8:	3001      	adds	r0, #1
 80056fa:	d1f2      	bne.n	80056e2 <sbrk_aligned+0x22>
 80056fc:	e7ef      	b.n	80056de <sbrk_aligned+0x1e>
 80056fe:	bf00      	nop
 8005700:	200003e4 	.word	0x200003e4

08005704 <_malloc_r>:
 8005704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005708:	1ccd      	adds	r5, r1, #3
 800570a:	f025 0503 	bic.w	r5, r5, #3
 800570e:	3508      	adds	r5, #8
 8005710:	2d0c      	cmp	r5, #12
 8005712:	bf38      	it	cc
 8005714:	250c      	movcc	r5, #12
 8005716:	2d00      	cmp	r5, #0
 8005718:	4606      	mov	r6, r0
 800571a:	db01      	blt.n	8005720 <_malloc_r+0x1c>
 800571c:	42a9      	cmp	r1, r5
 800571e:	d904      	bls.n	800572a <_malloc_r+0x26>
 8005720:	230c      	movs	r3, #12
 8005722:	6033      	str	r3, [r6, #0]
 8005724:	2000      	movs	r0, #0
 8005726:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800572a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005800 <_malloc_r+0xfc>
 800572e:	f000 f869 	bl	8005804 <__malloc_lock>
 8005732:	f8d8 3000 	ldr.w	r3, [r8]
 8005736:	461c      	mov	r4, r3
 8005738:	bb44      	cbnz	r4, 800578c <_malloc_r+0x88>
 800573a:	4629      	mov	r1, r5
 800573c:	4630      	mov	r0, r6
 800573e:	f7ff ffbf 	bl	80056c0 <sbrk_aligned>
 8005742:	1c43      	adds	r3, r0, #1
 8005744:	4604      	mov	r4, r0
 8005746:	d158      	bne.n	80057fa <_malloc_r+0xf6>
 8005748:	f8d8 4000 	ldr.w	r4, [r8]
 800574c:	4627      	mov	r7, r4
 800574e:	2f00      	cmp	r7, #0
 8005750:	d143      	bne.n	80057da <_malloc_r+0xd6>
 8005752:	2c00      	cmp	r4, #0
 8005754:	d04b      	beq.n	80057ee <_malloc_r+0xea>
 8005756:	6823      	ldr	r3, [r4, #0]
 8005758:	4639      	mov	r1, r7
 800575a:	4630      	mov	r0, r6
 800575c:	eb04 0903 	add.w	r9, r4, r3
 8005760:	f000 fe48 	bl	80063f4 <_sbrk_r>
 8005764:	4581      	cmp	r9, r0
 8005766:	d142      	bne.n	80057ee <_malloc_r+0xea>
 8005768:	6821      	ldr	r1, [r4, #0]
 800576a:	4630      	mov	r0, r6
 800576c:	1a6d      	subs	r5, r5, r1
 800576e:	4629      	mov	r1, r5
 8005770:	f7ff ffa6 	bl	80056c0 <sbrk_aligned>
 8005774:	3001      	adds	r0, #1
 8005776:	d03a      	beq.n	80057ee <_malloc_r+0xea>
 8005778:	6823      	ldr	r3, [r4, #0]
 800577a:	442b      	add	r3, r5
 800577c:	6023      	str	r3, [r4, #0]
 800577e:	f8d8 3000 	ldr.w	r3, [r8]
 8005782:	685a      	ldr	r2, [r3, #4]
 8005784:	bb62      	cbnz	r2, 80057e0 <_malloc_r+0xdc>
 8005786:	f8c8 7000 	str.w	r7, [r8]
 800578a:	e00f      	b.n	80057ac <_malloc_r+0xa8>
 800578c:	6822      	ldr	r2, [r4, #0]
 800578e:	1b52      	subs	r2, r2, r5
 8005790:	d420      	bmi.n	80057d4 <_malloc_r+0xd0>
 8005792:	2a0b      	cmp	r2, #11
 8005794:	d917      	bls.n	80057c6 <_malloc_r+0xc2>
 8005796:	1961      	adds	r1, r4, r5
 8005798:	42a3      	cmp	r3, r4
 800579a:	6025      	str	r5, [r4, #0]
 800579c:	bf18      	it	ne
 800579e:	6059      	strne	r1, [r3, #4]
 80057a0:	6863      	ldr	r3, [r4, #4]
 80057a2:	bf08      	it	eq
 80057a4:	f8c8 1000 	streq.w	r1, [r8]
 80057a8:	5162      	str	r2, [r4, r5]
 80057aa:	604b      	str	r3, [r1, #4]
 80057ac:	4630      	mov	r0, r6
 80057ae:	f000 f82f 	bl	8005810 <__malloc_unlock>
 80057b2:	f104 000b 	add.w	r0, r4, #11
 80057b6:	1d23      	adds	r3, r4, #4
 80057b8:	f020 0007 	bic.w	r0, r0, #7
 80057bc:	1ac2      	subs	r2, r0, r3
 80057be:	bf1c      	itt	ne
 80057c0:	1a1b      	subne	r3, r3, r0
 80057c2:	50a3      	strne	r3, [r4, r2]
 80057c4:	e7af      	b.n	8005726 <_malloc_r+0x22>
 80057c6:	6862      	ldr	r2, [r4, #4]
 80057c8:	42a3      	cmp	r3, r4
 80057ca:	bf0c      	ite	eq
 80057cc:	f8c8 2000 	streq.w	r2, [r8]
 80057d0:	605a      	strne	r2, [r3, #4]
 80057d2:	e7eb      	b.n	80057ac <_malloc_r+0xa8>
 80057d4:	4623      	mov	r3, r4
 80057d6:	6864      	ldr	r4, [r4, #4]
 80057d8:	e7ae      	b.n	8005738 <_malloc_r+0x34>
 80057da:	463c      	mov	r4, r7
 80057dc:	687f      	ldr	r7, [r7, #4]
 80057de:	e7b6      	b.n	800574e <_malloc_r+0x4a>
 80057e0:	461a      	mov	r2, r3
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	42a3      	cmp	r3, r4
 80057e6:	d1fb      	bne.n	80057e0 <_malloc_r+0xdc>
 80057e8:	2300      	movs	r3, #0
 80057ea:	6053      	str	r3, [r2, #4]
 80057ec:	e7de      	b.n	80057ac <_malloc_r+0xa8>
 80057ee:	230c      	movs	r3, #12
 80057f0:	4630      	mov	r0, r6
 80057f2:	6033      	str	r3, [r6, #0]
 80057f4:	f000 f80c 	bl	8005810 <__malloc_unlock>
 80057f8:	e794      	b.n	8005724 <_malloc_r+0x20>
 80057fa:	6005      	str	r5, [r0, #0]
 80057fc:	e7d6      	b.n	80057ac <_malloc_r+0xa8>
 80057fe:	bf00      	nop
 8005800:	200003e8 	.word	0x200003e8

08005804 <__malloc_lock>:
 8005804:	4801      	ldr	r0, [pc, #4]	@ (800580c <__malloc_lock+0x8>)
 8005806:	f7ff b8a8 	b.w	800495a <__retarget_lock_acquire_recursive>
 800580a:	bf00      	nop
 800580c:	200003e0 	.word	0x200003e0

08005810 <__malloc_unlock>:
 8005810:	4801      	ldr	r0, [pc, #4]	@ (8005818 <__malloc_unlock+0x8>)
 8005812:	f7ff b8a3 	b.w	800495c <__retarget_lock_release_recursive>
 8005816:	bf00      	nop
 8005818:	200003e0 	.word	0x200003e0

0800581c <_Balloc>:
 800581c:	b570      	push	{r4, r5, r6, lr}
 800581e:	69c6      	ldr	r6, [r0, #28]
 8005820:	4604      	mov	r4, r0
 8005822:	460d      	mov	r5, r1
 8005824:	b976      	cbnz	r6, 8005844 <_Balloc+0x28>
 8005826:	2010      	movs	r0, #16
 8005828:	f7ff ff42 	bl	80056b0 <malloc>
 800582c:	4602      	mov	r2, r0
 800582e:	61e0      	str	r0, [r4, #28]
 8005830:	b920      	cbnz	r0, 800583c <_Balloc+0x20>
 8005832:	216b      	movs	r1, #107	@ 0x6b
 8005834:	4b17      	ldr	r3, [pc, #92]	@ (8005894 <_Balloc+0x78>)
 8005836:	4818      	ldr	r0, [pc, #96]	@ (8005898 <_Balloc+0x7c>)
 8005838:	f000 fdfa 	bl	8006430 <__assert_func>
 800583c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005840:	6006      	str	r6, [r0, #0]
 8005842:	60c6      	str	r6, [r0, #12]
 8005844:	69e6      	ldr	r6, [r4, #28]
 8005846:	68f3      	ldr	r3, [r6, #12]
 8005848:	b183      	cbz	r3, 800586c <_Balloc+0x50>
 800584a:	69e3      	ldr	r3, [r4, #28]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005852:	b9b8      	cbnz	r0, 8005884 <_Balloc+0x68>
 8005854:	2101      	movs	r1, #1
 8005856:	fa01 f605 	lsl.w	r6, r1, r5
 800585a:	1d72      	adds	r2, r6, #5
 800585c:	4620      	mov	r0, r4
 800585e:	0092      	lsls	r2, r2, #2
 8005860:	f000 fe04 	bl	800646c <_calloc_r>
 8005864:	b160      	cbz	r0, 8005880 <_Balloc+0x64>
 8005866:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800586a:	e00e      	b.n	800588a <_Balloc+0x6e>
 800586c:	2221      	movs	r2, #33	@ 0x21
 800586e:	2104      	movs	r1, #4
 8005870:	4620      	mov	r0, r4
 8005872:	f000 fdfb 	bl	800646c <_calloc_r>
 8005876:	69e3      	ldr	r3, [r4, #28]
 8005878:	60f0      	str	r0, [r6, #12]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d1e4      	bne.n	800584a <_Balloc+0x2e>
 8005880:	2000      	movs	r0, #0
 8005882:	bd70      	pop	{r4, r5, r6, pc}
 8005884:	6802      	ldr	r2, [r0, #0]
 8005886:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800588a:	2300      	movs	r3, #0
 800588c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005890:	e7f7      	b.n	8005882 <_Balloc+0x66>
 8005892:	bf00      	nop
 8005894:	08006bc5 	.word	0x08006bc5
 8005898:	08006c45 	.word	0x08006c45

0800589c <_Bfree>:
 800589c:	b570      	push	{r4, r5, r6, lr}
 800589e:	69c6      	ldr	r6, [r0, #28]
 80058a0:	4605      	mov	r5, r0
 80058a2:	460c      	mov	r4, r1
 80058a4:	b976      	cbnz	r6, 80058c4 <_Bfree+0x28>
 80058a6:	2010      	movs	r0, #16
 80058a8:	f7ff ff02 	bl	80056b0 <malloc>
 80058ac:	4602      	mov	r2, r0
 80058ae:	61e8      	str	r0, [r5, #28]
 80058b0:	b920      	cbnz	r0, 80058bc <_Bfree+0x20>
 80058b2:	218f      	movs	r1, #143	@ 0x8f
 80058b4:	4b08      	ldr	r3, [pc, #32]	@ (80058d8 <_Bfree+0x3c>)
 80058b6:	4809      	ldr	r0, [pc, #36]	@ (80058dc <_Bfree+0x40>)
 80058b8:	f000 fdba 	bl	8006430 <__assert_func>
 80058bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80058c0:	6006      	str	r6, [r0, #0]
 80058c2:	60c6      	str	r6, [r0, #12]
 80058c4:	b13c      	cbz	r4, 80058d6 <_Bfree+0x3a>
 80058c6:	69eb      	ldr	r3, [r5, #28]
 80058c8:	6862      	ldr	r2, [r4, #4]
 80058ca:	68db      	ldr	r3, [r3, #12]
 80058cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058d0:	6021      	str	r1, [r4, #0]
 80058d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80058d6:	bd70      	pop	{r4, r5, r6, pc}
 80058d8:	08006bc5 	.word	0x08006bc5
 80058dc:	08006c45 	.word	0x08006c45

080058e0 <__multadd>:
 80058e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058e4:	4607      	mov	r7, r0
 80058e6:	460c      	mov	r4, r1
 80058e8:	461e      	mov	r6, r3
 80058ea:	2000      	movs	r0, #0
 80058ec:	690d      	ldr	r5, [r1, #16]
 80058ee:	f101 0c14 	add.w	ip, r1, #20
 80058f2:	f8dc 3000 	ldr.w	r3, [ip]
 80058f6:	3001      	adds	r0, #1
 80058f8:	b299      	uxth	r1, r3
 80058fa:	fb02 6101 	mla	r1, r2, r1, r6
 80058fe:	0c1e      	lsrs	r6, r3, #16
 8005900:	0c0b      	lsrs	r3, r1, #16
 8005902:	fb02 3306 	mla	r3, r2, r6, r3
 8005906:	b289      	uxth	r1, r1
 8005908:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800590c:	4285      	cmp	r5, r0
 800590e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005912:	f84c 1b04 	str.w	r1, [ip], #4
 8005916:	dcec      	bgt.n	80058f2 <__multadd+0x12>
 8005918:	b30e      	cbz	r6, 800595e <__multadd+0x7e>
 800591a:	68a3      	ldr	r3, [r4, #8]
 800591c:	42ab      	cmp	r3, r5
 800591e:	dc19      	bgt.n	8005954 <__multadd+0x74>
 8005920:	6861      	ldr	r1, [r4, #4]
 8005922:	4638      	mov	r0, r7
 8005924:	3101      	adds	r1, #1
 8005926:	f7ff ff79 	bl	800581c <_Balloc>
 800592a:	4680      	mov	r8, r0
 800592c:	b928      	cbnz	r0, 800593a <__multadd+0x5a>
 800592e:	4602      	mov	r2, r0
 8005930:	21ba      	movs	r1, #186	@ 0xba
 8005932:	4b0c      	ldr	r3, [pc, #48]	@ (8005964 <__multadd+0x84>)
 8005934:	480c      	ldr	r0, [pc, #48]	@ (8005968 <__multadd+0x88>)
 8005936:	f000 fd7b 	bl	8006430 <__assert_func>
 800593a:	6922      	ldr	r2, [r4, #16]
 800593c:	f104 010c 	add.w	r1, r4, #12
 8005940:	3202      	adds	r2, #2
 8005942:	0092      	lsls	r2, r2, #2
 8005944:	300c      	adds	r0, #12
 8005946:	f000 fd65 	bl	8006414 <memcpy>
 800594a:	4621      	mov	r1, r4
 800594c:	4638      	mov	r0, r7
 800594e:	f7ff ffa5 	bl	800589c <_Bfree>
 8005952:	4644      	mov	r4, r8
 8005954:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005958:	3501      	adds	r5, #1
 800595a:	615e      	str	r6, [r3, #20]
 800595c:	6125      	str	r5, [r4, #16]
 800595e:	4620      	mov	r0, r4
 8005960:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005964:	08006c34 	.word	0x08006c34
 8005968:	08006c45 	.word	0x08006c45

0800596c <__hi0bits>:
 800596c:	4603      	mov	r3, r0
 800596e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8005972:	bf3a      	itte	cc
 8005974:	0403      	lslcc	r3, r0, #16
 8005976:	2010      	movcc	r0, #16
 8005978:	2000      	movcs	r0, #0
 800597a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800597e:	bf3c      	itt	cc
 8005980:	021b      	lslcc	r3, r3, #8
 8005982:	3008      	addcc	r0, #8
 8005984:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005988:	bf3c      	itt	cc
 800598a:	011b      	lslcc	r3, r3, #4
 800598c:	3004      	addcc	r0, #4
 800598e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005992:	bf3c      	itt	cc
 8005994:	009b      	lslcc	r3, r3, #2
 8005996:	3002      	addcc	r0, #2
 8005998:	2b00      	cmp	r3, #0
 800599a:	db05      	blt.n	80059a8 <__hi0bits+0x3c>
 800599c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80059a0:	f100 0001 	add.w	r0, r0, #1
 80059a4:	bf08      	it	eq
 80059a6:	2020      	moveq	r0, #32
 80059a8:	4770      	bx	lr

080059aa <__lo0bits>:
 80059aa:	6803      	ldr	r3, [r0, #0]
 80059ac:	4602      	mov	r2, r0
 80059ae:	f013 0007 	ands.w	r0, r3, #7
 80059b2:	d00b      	beq.n	80059cc <__lo0bits+0x22>
 80059b4:	07d9      	lsls	r1, r3, #31
 80059b6:	d421      	bmi.n	80059fc <__lo0bits+0x52>
 80059b8:	0798      	lsls	r0, r3, #30
 80059ba:	bf49      	itett	mi
 80059bc:	085b      	lsrmi	r3, r3, #1
 80059be:	089b      	lsrpl	r3, r3, #2
 80059c0:	2001      	movmi	r0, #1
 80059c2:	6013      	strmi	r3, [r2, #0]
 80059c4:	bf5c      	itt	pl
 80059c6:	2002      	movpl	r0, #2
 80059c8:	6013      	strpl	r3, [r2, #0]
 80059ca:	4770      	bx	lr
 80059cc:	b299      	uxth	r1, r3
 80059ce:	b909      	cbnz	r1, 80059d4 <__lo0bits+0x2a>
 80059d0:	2010      	movs	r0, #16
 80059d2:	0c1b      	lsrs	r3, r3, #16
 80059d4:	b2d9      	uxtb	r1, r3
 80059d6:	b909      	cbnz	r1, 80059dc <__lo0bits+0x32>
 80059d8:	3008      	adds	r0, #8
 80059da:	0a1b      	lsrs	r3, r3, #8
 80059dc:	0719      	lsls	r1, r3, #28
 80059de:	bf04      	itt	eq
 80059e0:	091b      	lsreq	r3, r3, #4
 80059e2:	3004      	addeq	r0, #4
 80059e4:	0799      	lsls	r1, r3, #30
 80059e6:	bf04      	itt	eq
 80059e8:	089b      	lsreq	r3, r3, #2
 80059ea:	3002      	addeq	r0, #2
 80059ec:	07d9      	lsls	r1, r3, #31
 80059ee:	d403      	bmi.n	80059f8 <__lo0bits+0x4e>
 80059f0:	085b      	lsrs	r3, r3, #1
 80059f2:	f100 0001 	add.w	r0, r0, #1
 80059f6:	d003      	beq.n	8005a00 <__lo0bits+0x56>
 80059f8:	6013      	str	r3, [r2, #0]
 80059fa:	4770      	bx	lr
 80059fc:	2000      	movs	r0, #0
 80059fe:	4770      	bx	lr
 8005a00:	2020      	movs	r0, #32
 8005a02:	4770      	bx	lr

08005a04 <__i2b>:
 8005a04:	b510      	push	{r4, lr}
 8005a06:	460c      	mov	r4, r1
 8005a08:	2101      	movs	r1, #1
 8005a0a:	f7ff ff07 	bl	800581c <_Balloc>
 8005a0e:	4602      	mov	r2, r0
 8005a10:	b928      	cbnz	r0, 8005a1e <__i2b+0x1a>
 8005a12:	f240 1145 	movw	r1, #325	@ 0x145
 8005a16:	4b04      	ldr	r3, [pc, #16]	@ (8005a28 <__i2b+0x24>)
 8005a18:	4804      	ldr	r0, [pc, #16]	@ (8005a2c <__i2b+0x28>)
 8005a1a:	f000 fd09 	bl	8006430 <__assert_func>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	6144      	str	r4, [r0, #20]
 8005a22:	6103      	str	r3, [r0, #16]
 8005a24:	bd10      	pop	{r4, pc}
 8005a26:	bf00      	nop
 8005a28:	08006c34 	.word	0x08006c34
 8005a2c:	08006c45 	.word	0x08006c45

08005a30 <__multiply>:
 8005a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a34:	4614      	mov	r4, r2
 8005a36:	690a      	ldr	r2, [r1, #16]
 8005a38:	6923      	ldr	r3, [r4, #16]
 8005a3a:	460f      	mov	r7, r1
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	bfa2      	ittt	ge
 8005a40:	4623      	movge	r3, r4
 8005a42:	460c      	movge	r4, r1
 8005a44:	461f      	movge	r7, r3
 8005a46:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005a4a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8005a4e:	68a3      	ldr	r3, [r4, #8]
 8005a50:	6861      	ldr	r1, [r4, #4]
 8005a52:	eb0a 0609 	add.w	r6, sl, r9
 8005a56:	42b3      	cmp	r3, r6
 8005a58:	b085      	sub	sp, #20
 8005a5a:	bfb8      	it	lt
 8005a5c:	3101      	addlt	r1, #1
 8005a5e:	f7ff fedd 	bl	800581c <_Balloc>
 8005a62:	b930      	cbnz	r0, 8005a72 <__multiply+0x42>
 8005a64:	4602      	mov	r2, r0
 8005a66:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8005a6a:	4b43      	ldr	r3, [pc, #268]	@ (8005b78 <__multiply+0x148>)
 8005a6c:	4843      	ldr	r0, [pc, #268]	@ (8005b7c <__multiply+0x14c>)
 8005a6e:	f000 fcdf 	bl	8006430 <__assert_func>
 8005a72:	f100 0514 	add.w	r5, r0, #20
 8005a76:	462b      	mov	r3, r5
 8005a78:	2200      	movs	r2, #0
 8005a7a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005a7e:	4543      	cmp	r3, r8
 8005a80:	d321      	bcc.n	8005ac6 <__multiply+0x96>
 8005a82:	f107 0114 	add.w	r1, r7, #20
 8005a86:	f104 0214 	add.w	r2, r4, #20
 8005a8a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005a8e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8005a92:	9302      	str	r3, [sp, #8]
 8005a94:	1b13      	subs	r3, r2, r4
 8005a96:	3b15      	subs	r3, #21
 8005a98:	f023 0303 	bic.w	r3, r3, #3
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	f104 0715 	add.w	r7, r4, #21
 8005aa2:	42ba      	cmp	r2, r7
 8005aa4:	bf38      	it	cc
 8005aa6:	2304      	movcc	r3, #4
 8005aa8:	9301      	str	r3, [sp, #4]
 8005aaa:	9b02      	ldr	r3, [sp, #8]
 8005aac:	9103      	str	r1, [sp, #12]
 8005aae:	428b      	cmp	r3, r1
 8005ab0:	d80c      	bhi.n	8005acc <__multiply+0x9c>
 8005ab2:	2e00      	cmp	r6, #0
 8005ab4:	dd03      	ble.n	8005abe <__multiply+0x8e>
 8005ab6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d05a      	beq.n	8005b74 <__multiply+0x144>
 8005abe:	6106      	str	r6, [r0, #16]
 8005ac0:	b005      	add	sp, #20
 8005ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ac6:	f843 2b04 	str.w	r2, [r3], #4
 8005aca:	e7d8      	b.n	8005a7e <__multiply+0x4e>
 8005acc:	f8b1 a000 	ldrh.w	sl, [r1]
 8005ad0:	f1ba 0f00 	cmp.w	sl, #0
 8005ad4:	d023      	beq.n	8005b1e <__multiply+0xee>
 8005ad6:	46a9      	mov	r9, r5
 8005ad8:	f04f 0c00 	mov.w	ip, #0
 8005adc:	f104 0e14 	add.w	lr, r4, #20
 8005ae0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8005ae4:	f8d9 3000 	ldr.w	r3, [r9]
 8005ae8:	fa1f fb87 	uxth.w	fp, r7
 8005aec:	b29b      	uxth	r3, r3
 8005aee:	fb0a 330b 	mla	r3, sl, fp, r3
 8005af2:	4463      	add	r3, ip
 8005af4:	f8d9 c000 	ldr.w	ip, [r9]
 8005af8:	0c3f      	lsrs	r7, r7, #16
 8005afa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005afe:	fb0a c707 	mla	r7, sl, r7, ip
 8005b02:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8005b06:	b29b      	uxth	r3, r3
 8005b08:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005b0c:	4572      	cmp	r2, lr
 8005b0e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8005b12:	f849 3b04 	str.w	r3, [r9], #4
 8005b16:	d8e3      	bhi.n	8005ae0 <__multiply+0xb0>
 8005b18:	9b01      	ldr	r3, [sp, #4]
 8005b1a:	f845 c003 	str.w	ip, [r5, r3]
 8005b1e:	9b03      	ldr	r3, [sp, #12]
 8005b20:	3104      	adds	r1, #4
 8005b22:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005b26:	f1b9 0f00 	cmp.w	r9, #0
 8005b2a:	d021      	beq.n	8005b70 <__multiply+0x140>
 8005b2c:	46ae      	mov	lr, r5
 8005b2e:	f04f 0a00 	mov.w	sl, #0
 8005b32:	682b      	ldr	r3, [r5, #0]
 8005b34:	f104 0c14 	add.w	ip, r4, #20
 8005b38:	f8bc b000 	ldrh.w	fp, [ip]
 8005b3c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	fb09 770b 	mla	r7, r9, fp, r7
 8005b46:	4457      	add	r7, sl
 8005b48:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005b4c:	f84e 3b04 	str.w	r3, [lr], #4
 8005b50:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005b54:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b58:	f8be 3000 	ldrh.w	r3, [lr]
 8005b5c:	4562      	cmp	r2, ip
 8005b5e:	fb09 330a 	mla	r3, r9, sl, r3
 8005b62:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8005b66:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005b6a:	d8e5      	bhi.n	8005b38 <__multiply+0x108>
 8005b6c:	9f01      	ldr	r7, [sp, #4]
 8005b6e:	51eb      	str	r3, [r5, r7]
 8005b70:	3504      	adds	r5, #4
 8005b72:	e79a      	b.n	8005aaa <__multiply+0x7a>
 8005b74:	3e01      	subs	r6, #1
 8005b76:	e79c      	b.n	8005ab2 <__multiply+0x82>
 8005b78:	08006c34 	.word	0x08006c34
 8005b7c:	08006c45 	.word	0x08006c45

08005b80 <__pow5mult>:
 8005b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b84:	4615      	mov	r5, r2
 8005b86:	f012 0203 	ands.w	r2, r2, #3
 8005b8a:	4607      	mov	r7, r0
 8005b8c:	460e      	mov	r6, r1
 8005b8e:	d007      	beq.n	8005ba0 <__pow5mult+0x20>
 8005b90:	4c25      	ldr	r4, [pc, #148]	@ (8005c28 <__pow5mult+0xa8>)
 8005b92:	3a01      	subs	r2, #1
 8005b94:	2300      	movs	r3, #0
 8005b96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b9a:	f7ff fea1 	bl	80058e0 <__multadd>
 8005b9e:	4606      	mov	r6, r0
 8005ba0:	10ad      	asrs	r5, r5, #2
 8005ba2:	d03d      	beq.n	8005c20 <__pow5mult+0xa0>
 8005ba4:	69fc      	ldr	r4, [r7, #28]
 8005ba6:	b97c      	cbnz	r4, 8005bc8 <__pow5mult+0x48>
 8005ba8:	2010      	movs	r0, #16
 8005baa:	f7ff fd81 	bl	80056b0 <malloc>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	61f8      	str	r0, [r7, #28]
 8005bb2:	b928      	cbnz	r0, 8005bc0 <__pow5mult+0x40>
 8005bb4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8005c2c <__pow5mult+0xac>)
 8005bba:	481d      	ldr	r0, [pc, #116]	@ (8005c30 <__pow5mult+0xb0>)
 8005bbc:	f000 fc38 	bl	8006430 <__assert_func>
 8005bc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005bc4:	6004      	str	r4, [r0, #0]
 8005bc6:	60c4      	str	r4, [r0, #12]
 8005bc8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005bcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005bd0:	b94c      	cbnz	r4, 8005be6 <__pow5mult+0x66>
 8005bd2:	f240 2171 	movw	r1, #625	@ 0x271
 8005bd6:	4638      	mov	r0, r7
 8005bd8:	f7ff ff14 	bl	8005a04 <__i2b>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	4604      	mov	r4, r0
 8005be0:	f8c8 0008 	str.w	r0, [r8, #8]
 8005be4:	6003      	str	r3, [r0, #0]
 8005be6:	f04f 0900 	mov.w	r9, #0
 8005bea:	07eb      	lsls	r3, r5, #31
 8005bec:	d50a      	bpl.n	8005c04 <__pow5mult+0x84>
 8005bee:	4631      	mov	r1, r6
 8005bf0:	4622      	mov	r2, r4
 8005bf2:	4638      	mov	r0, r7
 8005bf4:	f7ff ff1c 	bl	8005a30 <__multiply>
 8005bf8:	4680      	mov	r8, r0
 8005bfa:	4631      	mov	r1, r6
 8005bfc:	4638      	mov	r0, r7
 8005bfe:	f7ff fe4d 	bl	800589c <_Bfree>
 8005c02:	4646      	mov	r6, r8
 8005c04:	106d      	asrs	r5, r5, #1
 8005c06:	d00b      	beq.n	8005c20 <__pow5mult+0xa0>
 8005c08:	6820      	ldr	r0, [r4, #0]
 8005c0a:	b938      	cbnz	r0, 8005c1c <__pow5mult+0x9c>
 8005c0c:	4622      	mov	r2, r4
 8005c0e:	4621      	mov	r1, r4
 8005c10:	4638      	mov	r0, r7
 8005c12:	f7ff ff0d 	bl	8005a30 <__multiply>
 8005c16:	6020      	str	r0, [r4, #0]
 8005c18:	f8c0 9000 	str.w	r9, [r0]
 8005c1c:	4604      	mov	r4, r0
 8005c1e:	e7e4      	b.n	8005bea <__pow5mult+0x6a>
 8005c20:	4630      	mov	r0, r6
 8005c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c26:	bf00      	nop
 8005c28:	08006ca0 	.word	0x08006ca0
 8005c2c:	08006bc5 	.word	0x08006bc5
 8005c30:	08006c45 	.word	0x08006c45

08005c34 <__lshift>:
 8005c34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c38:	460c      	mov	r4, r1
 8005c3a:	4607      	mov	r7, r0
 8005c3c:	4691      	mov	r9, r2
 8005c3e:	6923      	ldr	r3, [r4, #16]
 8005c40:	6849      	ldr	r1, [r1, #4]
 8005c42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005c46:	68a3      	ldr	r3, [r4, #8]
 8005c48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005c4c:	f108 0601 	add.w	r6, r8, #1
 8005c50:	42b3      	cmp	r3, r6
 8005c52:	db0b      	blt.n	8005c6c <__lshift+0x38>
 8005c54:	4638      	mov	r0, r7
 8005c56:	f7ff fde1 	bl	800581c <_Balloc>
 8005c5a:	4605      	mov	r5, r0
 8005c5c:	b948      	cbnz	r0, 8005c72 <__lshift+0x3e>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005c64:	4b27      	ldr	r3, [pc, #156]	@ (8005d04 <__lshift+0xd0>)
 8005c66:	4828      	ldr	r0, [pc, #160]	@ (8005d08 <__lshift+0xd4>)
 8005c68:	f000 fbe2 	bl	8006430 <__assert_func>
 8005c6c:	3101      	adds	r1, #1
 8005c6e:	005b      	lsls	r3, r3, #1
 8005c70:	e7ee      	b.n	8005c50 <__lshift+0x1c>
 8005c72:	2300      	movs	r3, #0
 8005c74:	f100 0114 	add.w	r1, r0, #20
 8005c78:	f100 0210 	add.w	r2, r0, #16
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	4553      	cmp	r3, sl
 8005c80:	db33      	blt.n	8005cea <__lshift+0xb6>
 8005c82:	6920      	ldr	r0, [r4, #16]
 8005c84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005c88:	f104 0314 	add.w	r3, r4, #20
 8005c8c:	f019 091f 	ands.w	r9, r9, #31
 8005c90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005c94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005c98:	d02b      	beq.n	8005cf2 <__lshift+0xbe>
 8005c9a:	468a      	mov	sl, r1
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	f1c9 0e20 	rsb	lr, r9, #32
 8005ca2:	6818      	ldr	r0, [r3, #0]
 8005ca4:	fa00 f009 	lsl.w	r0, r0, r9
 8005ca8:	4310      	orrs	r0, r2
 8005caa:	f84a 0b04 	str.w	r0, [sl], #4
 8005cae:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cb2:	459c      	cmp	ip, r3
 8005cb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8005cb8:	d8f3      	bhi.n	8005ca2 <__lshift+0x6e>
 8005cba:	ebac 0304 	sub.w	r3, ip, r4
 8005cbe:	3b15      	subs	r3, #21
 8005cc0:	f023 0303 	bic.w	r3, r3, #3
 8005cc4:	3304      	adds	r3, #4
 8005cc6:	f104 0015 	add.w	r0, r4, #21
 8005cca:	4584      	cmp	ip, r0
 8005ccc:	bf38      	it	cc
 8005cce:	2304      	movcc	r3, #4
 8005cd0:	50ca      	str	r2, [r1, r3]
 8005cd2:	b10a      	cbz	r2, 8005cd8 <__lshift+0xa4>
 8005cd4:	f108 0602 	add.w	r6, r8, #2
 8005cd8:	3e01      	subs	r6, #1
 8005cda:	4638      	mov	r0, r7
 8005cdc:	4621      	mov	r1, r4
 8005cde:	612e      	str	r6, [r5, #16]
 8005ce0:	f7ff fddc 	bl	800589c <_Bfree>
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cea:	f842 0f04 	str.w	r0, [r2, #4]!
 8005cee:	3301      	adds	r3, #1
 8005cf0:	e7c5      	b.n	8005c7e <__lshift+0x4a>
 8005cf2:	3904      	subs	r1, #4
 8005cf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005cf8:	459c      	cmp	ip, r3
 8005cfa:	f841 2f04 	str.w	r2, [r1, #4]!
 8005cfe:	d8f9      	bhi.n	8005cf4 <__lshift+0xc0>
 8005d00:	e7ea      	b.n	8005cd8 <__lshift+0xa4>
 8005d02:	bf00      	nop
 8005d04:	08006c34 	.word	0x08006c34
 8005d08:	08006c45 	.word	0x08006c45

08005d0c <__mcmp>:
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	690a      	ldr	r2, [r1, #16]
 8005d10:	6900      	ldr	r0, [r0, #16]
 8005d12:	b530      	push	{r4, r5, lr}
 8005d14:	1a80      	subs	r0, r0, r2
 8005d16:	d10e      	bne.n	8005d36 <__mcmp+0x2a>
 8005d18:	3314      	adds	r3, #20
 8005d1a:	3114      	adds	r1, #20
 8005d1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005d20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005d24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005d28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005d2c:	4295      	cmp	r5, r2
 8005d2e:	d003      	beq.n	8005d38 <__mcmp+0x2c>
 8005d30:	d205      	bcs.n	8005d3e <__mcmp+0x32>
 8005d32:	f04f 30ff 	mov.w	r0, #4294967295
 8005d36:	bd30      	pop	{r4, r5, pc}
 8005d38:	42a3      	cmp	r3, r4
 8005d3a:	d3f3      	bcc.n	8005d24 <__mcmp+0x18>
 8005d3c:	e7fb      	b.n	8005d36 <__mcmp+0x2a>
 8005d3e:	2001      	movs	r0, #1
 8005d40:	e7f9      	b.n	8005d36 <__mcmp+0x2a>
	...

08005d44 <__mdiff>:
 8005d44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d48:	4689      	mov	r9, r1
 8005d4a:	4606      	mov	r6, r0
 8005d4c:	4611      	mov	r1, r2
 8005d4e:	4648      	mov	r0, r9
 8005d50:	4614      	mov	r4, r2
 8005d52:	f7ff ffdb 	bl	8005d0c <__mcmp>
 8005d56:	1e05      	subs	r5, r0, #0
 8005d58:	d112      	bne.n	8005d80 <__mdiff+0x3c>
 8005d5a:	4629      	mov	r1, r5
 8005d5c:	4630      	mov	r0, r6
 8005d5e:	f7ff fd5d 	bl	800581c <_Balloc>
 8005d62:	4602      	mov	r2, r0
 8005d64:	b928      	cbnz	r0, 8005d72 <__mdiff+0x2e>
 8005d66:	f240 2137 	movw	r1, #567	@ 0x237
 8005d6a:	4b3e      	ldr	r3, [pc, #248]	@ (8005e64 <__mdiff+0x120>)
 8005d6c:	483e      	ldr	r0, [pc, #248]	@ (8005e68 <__mdiff+0x124>)
 8005d6e:	f000 fb5f 	bl	8006430 <__assert_func>
 8005d72:	2301      	movs	r3, #1
 8005d74:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005d78:	4610      	mov	r0, r2
 8005d7a:	b003      	add	sp, #12
 8005d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d80:	bfbc      	itt	lt
 8005d82:	464b      	movlt	r3, r9
 8005d84:	46a1      	movlt	r9, r4
 8005d86:	4630      	mov	r0, r6
 8005d88:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005d8c:	bfba      	itte	lt
 8005d8e:	461c      	movlt	r4, r3
 8005d90:	2501      	movlt	r5, #1
 8005d92:	2500      	movge	r5, #0
 8005d94:	f7ff fd42 	bl	800581c <_Balloc>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	b918      	cbnz	r0, 8005da4 <__mdiff+0x60>
 8005d9c:	f240 2145 	movw	r1, #581	@ 0x245
 8005da0:	4b30      	ldr	r3, [pc, #192]	@ (8005e64 <__mdiff+0x120>)
 8005da2:	e7e3      	b.n	8005d6c <__mdiff+0x28>
 8005da4:	f100 0b14 	add.w	fp, r0, #20
 8005da8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005dac:	f109 0310 	add.w	r3, r9, #16
 8005db0:	60c5      	str	r5, [r0, #12]
 8005db2:	f04f 0c00 	mov.w	ip, #0
 8005db6:	f109 0514 	add.w	r5, r9, #20
 8005dba:	46d9      	mov	r9, fp
 8005dbc:	6926      	ldr	r6, [r4, #16]
 8005dbe:	f104 0e14 	add.w	lr, r4, #20
 8005dc2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8005dc6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005dca:	9301      	str	r3, [sp, #4]
 8005dcc:	9b01      	ldr	r3, [sp, #4]
 8005dce:	f85e 0b04 	ldr.w	r0, [lr], #4
 8005dd2:	f853 af04 	ldr.w	sl, [r3, #4]!
 8005dd6:	b281      	uxth	r1, r0
 8005dd8:	9301      	str	r3, [sp, #4]
 8005dda:	fa1f f38a 	uxth.w	r3, sl
 8005dde:	1a5b      	subs	r3, r3, r1
 8005de0:	0c00      	lsrs	r0, r0, #16
 8005de2:	4463      	add	r3, ip
 8005de4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005de8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005dec:	b29b      	uxth	r3, r3
 8005dee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005df2:	4576      	cmp	r6, lr
 8005df4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005df8:	f849 3b04 	str.w	r3, [r9], #4
 8005dfc:	d8e6      	bhi.n	8005dcc <__mdiff+0x88>
 8005dfe:	1b33      	subs	r3, r6, r4
 8005e00:	3b15      	subs	r3, #21
 8005e02:	f023 0303 	bic.w	r3, r3, #3
 8005e06:	3415      	adds	r4, #21
 8005e08:	3304      	adds	r3, #4
 8005e0a:	42a6      	cmp	r6, r4
 8005e0c:	bf38      	it	cc
 8005e0e:	2304      	movcc	r3, #4
 8005e10:	441d      	add	r5, r3
 8005e12:	445b      	add	r3, fp
 8005e14:	461e      	mov	r6, r3
 8005e16:	462c      	mov	r4, r5
 8005e18:	4544      	cmp	r4, r8
 8005e1a:	d30e      	bcc.n	8005e3a <__mdiff+0xf6>
 8005e1c:	f108 0103 	add.w	r1, r8, #3
 8005e20:	1b49      	subs	r1, r1, r5
 8005e22:	f021 0103 	bic.w	r1, r1, #3
 8005e26:	3d03      	subs	r5, #3
 8005e28:	45a8      	cmp	r8, r5
 8005e2a:	bf38      	it	cc
 8005e2c:	2100      	movcc	r1, #0
 8005e2e:	440b      	add	r3, r1
 8005e30:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005e34:	b199      	cbz	r1, 8005e5e <__mdiff+0x11a>
 8005e36:	6117      	str	r7, [r2, #16]
 8005e38:	e79e      	b.n	8005d78 <__mdiff+0x34>
 8005e3a:	46e6      	mov	lr, ip
 8005e3c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005e40:	fa1f fc81 	uxth.w	ip, r1
 8005e44:	44f4      	add	ip, lr
 8005e46:	0c08      	lsrs	r0, r1, #16
 8005e48:	4471      	add	r1, lr
 8005e4a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005e4e:	b289      	uxth	r1, r1
 8005e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005e54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005e58:	f846 1b04 	str.w	r1, [r6], #4
 8005e5c:	e7dc      	b.n	8005e18 <__mdiff+0xd4>
 8005e5e:	3f01      	subs	r7, #1
 8005e60:	e7e6      	b.n	8005e30 <__mdiff+0xec>
 8005e62:	bf00      	nop
 8005e64:	08006c34 	.word	0x08006c34
 8005e68:	08006c45 	.word	0x08006c45

08005e6c <__d2b>:
 8005e6c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8005e70:	2101      	movs	r1, #1
 8005e72:	4690      	mov	r8, r2
 8005e74:	4699      	mov	r9, r3
 8005e76:	9e08      	ldr	r6, [sp, #32]
 8005e78:	f7ff fcd0 	bl	800581c <_Balloc>
 8005e7c:	4604      	mov	r4, r0
 8005e7e:	b930      	cbnz	r0, 8005e8e <__d2b+0x22>
 8005e80:	4602      	mov	r2, r0
 8005e82:	f240 310f 	movw	r1, #783	@ 0x30f
 8005e86:	4b23      	ldr	r3, [pc, #140]	@ (8005f14 <__d2b+0xa8>)
 8005e88:	4823      	ldr	r0, [pc, #140]	@ (8005f18 <__d2b+0xac>)
 8005e8a:	f000 fad1 	bl	8006430 <__assert_func>
 8005e8e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8005e92:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005e96:	b10d      	cbz	r5, 8005e9c <__d2b+0x30>
 8005e98:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005e9c:	9301      	str	r3, [sp, #4]
 8005e9e:	f1b8 0300 	subs.w	r3, r8, #0
 8005ea2:	d024      	beq.n	8005eee <__d2b+0x82>
 8005ea4:	4668      	mov	r0, sp
 8005ea6:	9300      	str	r3, [sp, #0]
 8005ea8:	f7ff fd7f 	bl	80059aa <__lo0bits>
 8005eac:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005eb0:	b1d8      	cbz	r0, 8005eea <__d2b+0x7e>
 8005eb2:	f1c0 0320 	rsb	r3, r0, #32
 8005eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eba:	430b      	orrs	r3, r1
 8005ebc:	40c2      	lsrs	r2, r0
 8005ebe:	6163      	str	r3, [r4, #20]
 8005ec0:	9201      	str	r2, [sp, #4]
 8005ec2:	9b01      	ldr	r3, [sp, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	bf0c      	ite	eq
 8005ec8:	2201      	moveq	r2, #1
 8005eca:	2202      	movne	r2, #2
 8005ecc:	61a3      	str	r3, [r4, #24]
 8005ece:	6122      	str	r2, [r4, #16]
 8005ed0:	b1ad      	cbz	r5, 8005efe <__d2b+0x92>
 8005ed2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005ed6:	4405      	add	r5, r0
 8005ed8:	6035      	str	r5, [r6, #0]
 8005eda:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ee0:	6018      	str	r0, [r3, #0]
 8005ee2:	4620      	mov	r0, r4
 8005ee4:	b002      	add	sp, #8
 8005ee6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005eea:	6161      	str	r1, [r4, #20]
 8005eec:	e7e9      	b.n	8005ec2 <__d2b+0x56>
 8005eee:	a801      	add	r0, sp, #4
 8005ef0:	f7ff fd5b 	bl	80059aa <__lo0bits>
 8005ef4:	9b01      	ldr	r3, [sp, #4]
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	6163      	str	r3, [r4, #20]
 8005efa:	3020      	adds	r0, #32
 8005efc:	e7e7      	b.n	8005ece <__d2b+0x62>
 8005efe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005f02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005f06:	6030      	str	r0, [r6, #0]
 8005f08:	6918      	ldr	r0, [r3, #16]
 8005f0a:	f7ff fd2f 	bl	800596c <__hi0bits>
 8005f0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005f12:	e7e4      	b.n	8005ede <__d2b+0x72>
 8005f14:	08006c34 	.word	0x08006c34
 8005f18:	08006c45 	.word	0x08006c45

08005f1c <__sfputc_r>:
 8005f1c:	6893      	ldr	r3, [r2, #8]
 8005f1e:	b410      	push	{r4}
 8005f20:	3b01      	subs	r3, #1
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	6093      	str	r3, [r2, #8]
 8005f26:	da07      	bge.n	8005f38 <__sfputc_r+0x1c>
 8005f28:	6994      	ldr	r4, [r2, #24]
 8005f2a:	42a3      	cmp	r3, r4
 8005f2c:	db01      	blt.n	8005f32 <__sfputc_r+0x16>
 8005f2e:	290a      	cmp	r1, #10
 8005f30:	d102      	bne.n	8005f38 <__sfputc_r+0x1c>
 8005f32:	bc10      	pop	{r4}
 8005f34:	f7fe bbff 	b.w	8004736 <__swbuf_r>
 8005f38:	6813      	ldr	r3, [r2, #0]
 8005f3a:	1c58      	adds	r0, r3, #1
 8005f3c:	6010      	str	r0, [r2, #0]
 8005f3e:	7019      	strb	r1, [r3, #0]
 8005f40:	4608      	mov	r0, r1
 8005f42:	bc10      	pop	{r4}
 8005f44:	4770      	bx	lr

08005f46 <__sfputs_r>:
 8005f46:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f48:	4606      	mov	r6, r0
 8005f4a:	460f      	mov	r7, r1
 8005f4c:	4614      	mov	r4, r2
 8005f4e:	18d5      	adds	r5, r2, r3
 8005f50:	42ac      	cmp	r4, r5
 8005f52:	d101      	bne.n	8005f58 <__sfputs_r+0x12>
 8005f54:	2000      	movs	r0, #0
 8005f56:	e007      	b.n	8005f68 <__sfputs_r+0x22>
 8005f58:	463a      	mov	r2, r7
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f60:	f7ff ffdc 	bl	8005f1c <__sfputc_r>
 8005f64:	1c43      	adds	r3, r0, #1
 8005f66:	d1f3      	bne.n	8005f50 <__sfputs_r+0xa>
 8005f68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f6c <_vfiprintf_r>:
 8005f6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f70:	460d      	mov	r5, r1
 8005f72:	4614      	mov	r4, r2
 8005f74:	4698      	mov	r8, r3
 8005f76:	4606      	mov	r6, r0
 8005f78:	b09d      	sub	sp, #116	@ 0x74
 8005f7a:	b118      	cbz	r0, 8005f84 <_vfiprintf_r+0x18>
 8005f7c:	6a03      	ldr	r3, [r0, #32]
 8005f7e:	b90b      	cbnz	r3, 8005f84 <_vfiprintf_r+0x18>
 8005f80:	f7fe faf0 	bl	8004564 <__sinit>
 8005f84:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f86:	07d9      	lsls	r1, r3, #31
 8005f88:	d405      	bmi.n	8005f96 <_vfiprintf_r+0x2a>
 8005f8a:	89ab      	ldrh	r3, [r5, #12]
 8005f8c:	059a      	lsls	r2, r3, #22
 8005f8e:	d402      	bmi.n	8005f96 <_vfiprintf_r+0x2a>
 8005f90:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f92:	f7fe fce2 	bl	800495a <__retarget_lock_acquire_recursive>
 8005f96:	89ab      	ldrh	r3, [r5, #12]
 8005f98:	071b      	lsls	r3, r3, #28
 8005f9a:	d501      	bpl.n	8005fa0 <_vfiprintf_r+0x34>
 8005f9c:	692b      	ldr	r3, [r5, #16]
 8005f9e:	b99b      	cbnz	r3, 8005fc8 <_vfiprintf_r+0x5c>
 8005fa0:	4629      	mov	r1, r5
 8005fa2:	4630      	mov	r0, r6
 8005fa4:	f7fe fc06 	bl	80047b4 <__swsetup_r>
 8005fa8:	b170      	cbz	r0, 8005fc8 <_vfiprintf_r+0x5c>
 8005faa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fac:	07dc      	lsls	r4, r3, #31
 8005fae:	d504      	bpl.n	8005fba <_vfiprintf_r+0x4e>
 8005fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005fb4:	b01d      	add	sp, #116	@ 0x74
 8005fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fba:	89ab      	ldrh	r3, [r5, #12]
 8005fbc:	0598      	lsls	r0, r3, #22
 8005fbe:	d4f7      	bmi.n	8005fb0 <_vfiprintf_r+0x44>
 8005fc0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fc2:	f7fe fccb 	bl	800495c <__retarget_lock_release_recursive>
 8005fc6:	e7f3      	b.n	8005fb0 <_vfiprintf_r+0x44>
 8005fc8:	2300      	movs	r3, #0
 8005fca:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fcc:	2320      	movs	r3, #32
 8005fce:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005fd2:	2330      	movs	r3, #48	@ 0x30
 8005fd4:	f04f 0901 	mov.w	r9, #1
 8005fd8:	f8cd 800c 	str.w	r8, [sp, #12]
 8005fdc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8006188 <_vfiprintf_r+0x21c>
 8005fe0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005fe4:	4623      	mov	r3, r4
 8005fe6:	469a      	mov	sl, r3
 8005fe8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005fec:	b10a      	cbz	r2, 8005ff2 <_vfiprintf_r+0x86>
 8005fee:	2a25      	cmp	r2, #37	@ 0x25
 8005ff0:	d1f9      	bne.n	8005fe6 <_vfiprintf_r+0x7a>
 8005ff2:	ebba 0b04 	subs.w	fp, sl, r4
 8005ff6:	d00b      	beq.n	8006010 <_vfiprintf_r+0xa4>
 8005ff8:	465b      	mov	r3, fp
 8005ffa:	4622      	mov	r2, r4
 8005ffc:	4629      	mov	r1, r5
 8005ffe:	4630      	mov	r0, r6
 8006000:	f7ff ffa1 	bl	8005f46 <__sfputs_r>
 8006004:	3001      	adds	r0, #1
 8006006:	f000 80a7 	beq.w	8006158 <_vfiprintf_r+0x1ec>
 800600a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800600c:	445a      	add	r2, fp
 800600e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006010:	f89a 3000 	ldrb.w	r3, [sl]
 8006014:	2b00      	cmp	r3, #0
 8006016:	f000 809f 	beq.w	8006158 <_vfiprintf_r+0x1ec>
 800601a:	2300      	movs	r3, #0
 800601c:	f04f 32ff 	mov.w	r2, #4294967295
 8006020:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006024:	f10a 0a01 	add.w	sl, sl, #1
 8006028:	9304      	str	r3, [sp, #16]
 800602a:	9307      	str	r3, [sp, #28]
 800602c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006030:	931a      	str	r3, [sp, #104]	@ 0x68
 8006032:	4654      	mov	r4, sl
 8006034:	2205      	movs	r2, #5
 8006036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800603a:	4853      	ldr	r0, [pc, #332]	@ (8006188 <_vfiprintf_r+0x21c>)
 800603c:	f7fe fc8f 	bl	800495e <memchr>
 8006040:	9a04      	ldr	r2, [sp, #16]
 8006042:	b9d8      	cbnz	r0, 800607c <_vfiprintf_r+0x110>
 8006044:	06d1      	lsls	r1, r2, #27
 8006046:	bf44      	itt	mi
 8006048:	2320      	movmi	r3, #32
 800604a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800604e:	0713      	lsls	r3, r2, #28
 8006050:	bf44      	itt	mi
 8006052:	232b      	movmi	r3, #43	@ 0x2b
 8006054:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006058:	f89a 3000 	ldrb.w	r3, [sl]
 800605c:	2b2a      	cmp	r3, #42	@ 0x2a
 800605e:	d015      	beq.n	800608c <_vfiprintf_r+0x120>
 8006060:	4654      	mov	r4, sl
 8006062:	2000      	movs	r0, #0
 8006064:	f04f 0c0a 	mov.w	ip, #10
 8006068:	9a07      	ldr	r2, [sp, #28]
 800606a:	4621      	mov	r1, r4
 800606c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006070:	3b30      	subs	r3, #48	@ 0x30
 8006072:	2b09      	cmp	r3, #9
 8006074:	d94b      	bls.n	800610e <_vfiprintf_r+0x1a2>
 8006076:	b1b0      	cbz	r0, 80060a6 <_vfiprintf_r+0x13a>
 8006078:	9207      	str	r2, [sp, #28]
 800607a:	e014      	b.n	80060a6 <_vfiprintf_r+0x13a>
 800607c:	eba0 0308 	sub.w	r3, r0, r8
 8006080:	fa09 f303 	lsl.w	r3, r9, r3
 8006084:	4313      	orrs	r3, r2
 8006086:	46a2      	mov	sl, r4
 8006088:	9304      	str	r3, [sp, #16]
 800608a:	e7d2      	b.n	8006032 <_vfiprintf_r+0xc6>
 800608c:	9b03      	ldr	r3, [sp, #12]
 800608e:	1d19      	adds	r1, r3, #4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	9103      	str	r1, [sp, #12]
 8006094:	2b00      	cmp	r3, #0
 8006096:	bfbb      	ittet	lt
 8006098:	425b      	neglt	r3, r3
 800609a:	f042 0202 	orrlt.w	r2, r2, #2
 800609e:	9307      	strge	r3, [sp, #28]
 80060a0:	9307      	strlt	r3, [sp, #28]
 80060a2:	bfb8      	it	lt
 80060a4:	9204      	strlt	r2, [sp, #16]
 80060a6:	7823      	ldrb	r3, [r4, #0]
 80060a8:	2b2e      	cmp	r3, #46	@ 0x2e
 80060aa:	d10a      	bne.n	80060c2 <_vfiprintf_r+0x156>
 80060ac:	7863      	ldrb	r3, [r4, #1]
 80060ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80060b0:	d132      	bne.n	8006118 <_vfiprintf_r+0x1ac>
 80060b2:	9b03      	ldr	r3, [sp, #12]
 80060b4:	3402      	adds	r4, #2
 80060b6:	1d1a      	adds	r2, r3, #4
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	9203      	str	r2, [sp, #12]
 80060bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060c0:	9305      	str	r3, [sp, #20]
 80060c2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800618c <_vfiprintf_r+0x220>
 80060c6:	2203      	movs	r2, #3
 80060c8:	4650      	mov	r0, sl
 80060ca:	7821      	ldrb	r1, [r4, #0]
 80060cc:	f7fe fc47 	bl	800495e <memchr>
 80060d0:	b138      	cbz	r0, 80060e2 <_vfiprintf_r+0x176>
 80060d2:	2240      	movs	r2, #64	@ 0x40
 80060d4:	9b04      	ldr	r3, [sp, #16]
 80060d6:	eba0 000a 	sub.w	r0, r0, sl
 80060da:	4082      	lsls	r2, r0
 80060dc:	4313      	orrs	r3, r2
 80060de:	3401      	adds	r4, #1
 80060e0:	9304      	str	r3, [sp, #16]
 80060e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060e6:	2206      	movs	r2, #6
 80060e8:	4829      	ldr	r0, [pc, #164]	@ (8006190 <_vfiprintf_r+0x224>)
 80060ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80060ee:	f7fe fc36 	bl	800495e <memchr>
 80060f2:	2800      	cmp	r0, #0
 80060f4:	d03f      	beq.n	8006176 <_vfiprintf_r+0x20a>
 80060f6:	4b27      	ldr	r3, [pc, #156]	@ (8006194 <_vfiprintf_r+0x228>)
 80060f8:	bb1b      	cbnz	r3, 8006142 <_vfiprintf_r+0x1d6>
 80060fa:	9b03      	ldr	r3, [sp, #12]
 80060fc:	3307      	adds	r3, #7
 80060fe:	f023 0307 	bic.w	r3, r3, #7
 8006102:	3308      	adds	r3, #8
 8006104:	9303      	str	r3, [sp, #12]
 8006106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006108:	443b      	add	r3, r7
 800610a:	9309      	str	r3, [sp, #36]	@ 0x24
 800610c:	e76a      	b.n	8005fe4 <_vfiprintf_r+0x78>
 800610e:	460c      	mov	r4, r1
 8006110:	2001      	movs	r0, #1
 8006112:	fb0c 3202 	mla	r2, ip, r2, r3
 8006116:	e7a8      	b.n	800606a <_vfiprintf_r+0xfe>
 8006118:	2300      	movs	r3, #0
 800611a:	f04f 0c0a 	mov.w	ip, #10
 800611e:	4619      	mov	r1, r3
 8006120:	3401      	adds	r4, #1
 8006122:	9305      	str	r3, [sp, #20]
 8006124:	4620      	mov	r0, r4
 8006126:	f810 2b01 	ldrb.w	r2, [r0], #1
 800612a:	3a30      	subs	r2, #48	@ 0x30
 800612c:	2a09      	cmp	r2, #9
 800612e:	d903      	bls.n	8006138 <_vfiprintf_r+0x1cc>
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0c6      	beq.n	80060c2 <_vfiprintf_r+0x156>
 8006134:	9105      	str	r1, [sp, #20]
 8006136:	e7c4      	b.n	80060c2 <_vfiprintf_r+0x156>
 8006138:	4604      	mov	r4, r0
 800613a:	2301      	movs	r3, #1
 800613c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006140:	e7f0      	b.n	8006124 <_vfiprintf_r+0x1b8>
 8006142:	ab03      	add	r3, sp, #12
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	462a      	mov	r2, r5
 8006148:	4630      	mov	r0, r6
 800614a:	4b13      	ldr	r3, [pc, #76]	@ (8006198 <_vfiprintf_r+0x22c>)
 800614c:	a904      	add	r1, sp, #16
 800614e:	f7fd fdbf 	bl	8003cd0 <_printf_float>
 8006152:	4607      	mov	r7, r0
 8006154:	1c78      	adds	r0, r7, #1
 8006156:	d1d6      	bne.n	8006106 <_vfiprintf_r+0x19a>
 8006158:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800615a:	07d9      	lsls	r1, r3, #31
 800615c:	d405      	bmi.n	800616a <_vfiprintf_r+0x1fe>
 800615e:	89ab      	ldrh	r3, [r5, #12]
 8006160:	059a      	lsls	r2, r3, #22
 8006162:	d402      	bmi.n	800616a <_vfiprintf_r+0x1fe>
 8006164:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006166:	f7fe fbf9 	bl	800495c <__retarget_lock_release_recursive>
 800616a:	89ab      	ldrh	r3, [r5, #12]
 800616c:	065b      	lsls	r3, r3, #25
 800616e:	f53f af1f 	bmi.w	8005fb0 <_vfiprintf_r+0x44>
 8006172:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006174:	e71e      	b.n	8005fb4 <_vfiprintf_r+0x48>
 8006176:	ab03      	add	r3, sp, #12
 8006178:	9300      	str	r3, [sp, #0]
 800617a:	462a      	mov	r2, r5
 800617c:	4630      	mov	r0, r6
 800617e:	4b06      	ldr	r3, [pc, #24]	@ (8006198 <_vfiprintf_r+0x22c>)
 8006180:	a904      	add	r1, sp, #16
 8006182:	f7fe f843 	bl	800420c <_printf_i>
 8006186:	e7e4      	b.n	8006152 <_vfiprintf_r+0x1e6>
 8006188:	08006da0 	.word	0x08006da0
 800618c:	08006da6 	.word	0x08006da6
 8006190:	08006daa 	.word	0x08006daa
 8006194:	08003cd1 	.word	0x08003cd1
 8006198:	08005f47 	.word	0x08005f47

0800619c <__sflush_r>:
 800619c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061a2:	0716      	lsls	r6, r2, #28
 80061a4:	4605      	mov	r5, r0
 80061a6:	460c      	mov	r4, r1
 80061a8:	d454      	bmi.n	8006254 <__sflush_r+0xb8>
 80061aa:	684b      	ldr	r3, [r1, #4]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	dc02      	bgt.n	80061b6 <__sflush_r+0x1a>
 80061b0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	dd48      	ble.n	8006248 <__sflush_r+0xac>
 80061b6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061b8:	2e00      	cmp	r6, #0
 80061ba:	d045      	beq.n	8006248 <__sflush_r+0xac>
 80061bc:	2300      	movs	r3, #0
 80061be:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80061c2:	682f      	ldr	r7, [r5, #0]
 80061c4:	6a21      	ldr	r1, [r4, #32]
 80061c6:	602b      	str	r3, [r5, #0]
 80061c8:	d030      	beq.n	800622c <__sflush_r+0x90>
 80061ca:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80061cc:	89a3      	ldrh	r3, [r4, #12]
 80061ce:	0759      	lsls	r1, r3, #29
 80061d0:	d505      	bpl.n	80061de <__sflush_r+0x42>
 80061d2:	6863      	ldr	r3, [r4, #4]
 80061d4:	1ad2      	subs	r2, r2, r3
 80061d6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80061d8:	b10b      	cbz	r3, 80061de <__sflush_r+0x42>
 80061da:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80061dc:	1ad2      	subs	r2, r2, r3
 80061de:	2300      	movs	r3, #0
 80061e0:	4628      	mov	r0, r5
 80061e2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061e4:	6a21      	ldr	r1, [r4, #32]
 80061e6:	47b0      	blx	r6
 80061e8:	1c43      	adds	r3, r0, #1
 80061ea:	89a3      	ldrh	r3, [r4, #12]
 80061ec:	d106      	bne.n	80061fc <__sflush_r+0x60>
 80061ee:	6829      	ldr	r1, [r5, #0]
 80061f0:	291d      	cmp	r1, #29
 80061f2:	d82b      	bhi.n	800624c <__sflush_r+0xb0>
 80061f4:	4a28      	ldr	r2, [pc, #160]	@ (8006298 <__sflush_r+0xfc>)
 80061f6:	410a      	asrs	r2, r1
 80061f8:	07d6      	lsls	r6, r2, #31
 80061fa:	d427      	bmi.n	800624c <__sflush_r+0xb0>
 80061fc:	2200      	movs	r2, #0
 80061fe:	6062      	str	r2, [r4, #4]
 8006200:	6922      	ldr	r2, [r4, #16]
 8006202:	04d9      	lsls	r1, r3, #19
 8006204:	6022      	str	r2, [r4, #0]
 8006206:	d504      	bpl.n	8006212 <__sflush_r+0x76>
 8006208:	1c42      	adds	r2, r0, #1
 800620a:	d101      	bne.n	8006210 <__sflush_r+0x74>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	b903      	cbnz	r3, 8006212 <__sflush_r+0x76>
 8006210:	6560      	str	r0, [r4, #84]	@ 0x54
 8006212:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006214:	602f      	str	r7, [r5, #0]
 8006216:	b1b9      	cbz	r1, 8006248 <__sflush_r+0xac>
 8006218:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800621c:	4299      	cmp	r1, r3
 800621e:	d002      	beq.n	8006226 <__sflush_r+0x8a>
 8006220:	4628      	mov	r0, r5
 8006222:	f7ff f9fd 	bl	8005620 <_free_r>
 8006226:	2300      	movs	r3, #0
 8006228:	6363      	str	r3, [r4, #52]	@ 0x34
 800622a:	e00d      	b.n	8006248 <__sflush_r+0xac>
 800622c:	2301      	movs	r3, #1
 800622e:	4628      	mov	r0, r5
 8006230:	47b0      	blx	r6
 8006232:	4602      	mov	r2, r0
 8006234:	1c50      	adds	r0, r2, #1
 8006236:	d1c9      	bne.n	80061cc <__sflush_r+0x30>
 8006238:	682b      	ldr	r3, [r5, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d0c6      	beq.n	80061cc <__sflush_r+0x30>
 800623e:	2b1d      	cmp	r3, #29
 8006240:	d001      	beq.n	8006246 <__sflush_r+0xaa>
 8006242:	2b16      	cmp	r3, #22
 8006244:	d11d      	bne.n	8006282 <__sflush_r+0xe6>
 8006246:	602f      	str	r7, [r5, #0]
 8006248:	2000      	movs	r0, #0
 800624a:	e021      	b.n	8006290 <__sflush_r+0xf4>
 800624c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006250:	b21b      	sxth	r3, r3
 8006252:	e01a      	b.n	800628a <__sflush_r+0xee>
 8006254:	690f      	ldr	r7, [r1, #16]
 8006256:	2f00      	cmp	r7, #0
 8006258:	d0f6      	beq.n	8006248 <__sflush_r+0xac>
 800625a:	0793      	lsls	r3, r2, #30
 800625c:	bf18      	it	ne
 800625e:	2300      	movne	r3, #0
 8006260:	680e      	ldr	r6, [r1, #0]
 8006262:	bf08      	it	eq
 8006264:	694b      	ldreq	r3, [r1, #20]
 8006266:	1bf6      	subs	r6, r6, r7
 8006268:	600f      	str	r7, [r1, #0]
 800626a:	608b      	str	r3, [r1, #8]
 800626c:	2e00      	cmp	r6, #0
 800626e:	ddeb      	ble.n	8006248 <__sflush_r+0xac>
 8006270:	4633      	mov	r3, r6
 8006272:	463a      	mov	r2, r7
 8006274:	4628      	mov	r0, r5
 8006276:	6a21      	ldr	r1, [r4, #32]
 8006278:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800627c:	47e0      	blx	ip
 800627e:	2800      	cmp	r0, #0
 8006280:	dc07      	bgt.n	8006292 <__sflush_r+0xf6>
 8006282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800628a:	f04f 30ff 	mov.w	r0, #4294967295
 800628e:	81a3      	strh	r3, [r4, #12]
 8006290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006292:	4407      	add	r7, r0
 8006294:	1a36      	subs	r6, r6, r0
 8006296:	e7e9      	b.n	800626c <__sflush_r+0xd0>
 8006298:	dfbffffe 	.word	0xdfbffffe

0800629c <_fflush_r>:
 800629c:	b538      	push	{r3, r4, r5, lr}
 800629e:	690b      	ldr	r3, [r1, #16]
 80062a0:	4605      	mov	r5, r0
 80062a2:	460c      	mov	r4, r1
 80062a4:	b913      	cbnz	r3, 80062ac <_fflush_r+0x10>
 80062a6:	2500      	movs	r5, #0
 80062a8:	4628      	mov	r0, r5
 80062aa:	bd38      	pop	{r3, r4, r5, pc}
 80062ac:	b118      	cbz	r0, 80062b6 <_fflush_r+0x1a>
 80062ae:	6a03      	ldr	r3, [r0, #32]
 80062b0:	b90b      	cbnz	r3, 80062b6 <_fflush_r+0x1a>
 80062b2:	f7fe f957 	bl	8004564 <__sinit>
 80062b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d0f3      	beq.n	80062a6 <_fflush_r+0xa>
 80062be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80062c0:	07d0      	lsls	r0, r2, #31
 80062c2:	d404      	bmi.n	80062ce <_fflush_r+0x32>
 80062c4:	0599      	lsls	r1, r3, #22
 80062c6:	d402      	bmi.n	80062ce <_fflush_r+0x32>
 80062c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062ca:	f7fe fb46 	bl	800495a <__retarget_lock_acquire_recursive>
 80062ce:	4628      	mov	r0, r5
 80062d0:	4621      	mov	r1, r4
 80062d2:	f7ff ff63 	bl	800619c <__sflush_r>
 80062d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80062d8:	4605      	mov	r5, r0
 80062da:	07da      	lsls	r2, r3, #31
 80062dc:	d4e4      	bmi.n	80062a8 <_fflush_r+0xc>
 80062de:	89a3      	ldrh	r3, [r4, #12]
 80062e0:	059b      	lsls	r3, r3, #22
 80062e2:	d4e1      	bmi.n	80062a8 <_fflush_r+0xc>
 80062e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80062e6:	f7fe fb39 	bl	800495c <__retarget_lock_release_recursive>
 80062ea:	e7dd      	b.n	80062a8 <_fflush_r+0xc>

080062ec <__swhatbuf_r>:
 80062ec:	b570      	push	{r4, r5, r6, lr}
 80062ee:	460c      	mov	r4, r1
 80062f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062f4:	4615      	mov	r5, r2
 80062f6:	2900      	cmp	r1, #0
 80062f8:	461e      	mov	r6, r3
 80062fa:	b096      	sub	sp, #88	@ 0x58
 80062fc:	da0c      	bge.n	8006318 <__swhatbuf_r+0x2c>
 80062fe:	89a3      	ldrh	r3, [r4, #12]
 8006300:	2100      	movs	r1, #0
 8006302:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006306:	bf14      	ite	ne
 8006308:	2340      	movne	r3, #64	@ 0x40
 800630a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800630e:	2000      	movs	r0, #0
 8006310:	6031      	str	r1, [r6, #0]
 8006312:	602b      	str	r3, [r5, #0]
 8006314:	b016      	add	sp, #88	@ 0x58
 8006316:	bd70      	pop	{r4, r5, r6, pc}
 8006318:	466a      	mov	r2, sp
 800631a:	f000 f849 	bl	80063b0 <_fstat_r>
 800631e:	2800      	cmp	r0, #0
 8006320:	dbed      	blt.n	80062fe <__swhatbuf_r+0x12>
 8006322:	9901      	ldr	r1, [sp, #4]
 8006324:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006328:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800632c:	4259      	negs	r1, r3
 800632e:	4159      	adcs	r1, r3
 8006330:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006334:	e7eb      	b.n	800630e <__swhatbuf_r+0x22>

08006336 <__smakebuf_r>:
 8006336:	898b      	ldrh	r3, [r1, #12]
 8006338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800633a:	079d      	lsls	r5, r3, #30
 800633c:	4606      	mov	r6, r0
 800633e:	460c      	mov	r4, r1
 8006340:	d507      	bpl.n	8006352 <__smakebuf_r+0x1c>
 8006342:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006346:	6023      	str	r3, [r4, #0]
 8006348:	6123      	str	r3, [r4, #16]
 800634a:	2301      	movs	r3, #1
 800634c:	6163      	str	r3, [r4, #20]
 800634e:	b003      	add	sp, #12
 8006350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006352:	466a      	mov	r2, sp
 8006354:	ab01      	add	r3, sp, #4
 8006356:	f7ff ffc9 	bl	80062ec <__swhatbuf_r>
 800635a:	9f00      	ldr	r7, [sp, #0]
 800635c:	4605      	mov	r5, r0
 800635e:	4639      	mov	r1, r7
 8006360:	4630      	mov	r0, r6
 8006362:	f7ff f9cf 	bl	8005704 <_malloc_r>
 8006366:	b948      	cbnz	r0, 800637c <__smakebuf_r+0x46>
 8006368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800636c:	059a      	lsls	r2, r3, #22
 800636e:	d4ee      	bmi.n	800634e <__smakebuf_r+0x18>
 8006370:	f023 0303 	bic.w	r3, r3, #3
 8006374:	f043 0302 	orr.w	r3, r3, #2
 8006378:	81a3      	strh	r3, [r4, #12]
 800637a:	e7e2      	b.n	8006342 <__smakebuf_r+0xc>
 800637c:	89a3      	ldrh	r3, [r4, #12]
 800637e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006382:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006386:	81a3      	strh	r3, [r4, #12]
 8006388:	9b01      	ldr	r3, [sp, #4]
 800638a:	6020      	str	r0, [r4, #0]
 800638c:	b15b      	cbz	r3, 80063a6 <__smakebuf_r+0x70>
 800638e:	4630      	mov	r0, r6
 8006390:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006394:	f000 f81e 	bl	80063d4 <_isatty_r>
 8006398:	b128      	cbz	r0, 80063a6 <__smakebuf_r+0x70>
 800639a:	89a3      	ldrh	r3, [r4, #12]
 800639c:	f023 0303 	bic.w	r3, r3, #3
 80063a0:	f043 0301 	orr.w	r3, r3, #1
 80063a4:	81a3      	strh	r3, [r4, #12]
 80063a6:	89a3      	ldrh	r3, [r4, #12]
 80063a8:	431d      	orrs	r5, r3
 80063aa:	81a5      	strh	r5, [r4, #12]
 80063ac:	e7cf      	b.n	800634e <__smakebuf_r+0x18>
	...

080063b0 <_fstat_r>:
 80063b0:	b538      	push	{r3, r4, r5, lr}
 80063b2:	2300      	movs	r3, #0
 80063b4:	4d06      	ldr	r5, [pc, #24]	@ (80063d0 <_fstat_r+0x20>)
 80063b6:	4604      	mov	r4, r0
 80063b8:	4608      	mov	r0, r1
 80063ba:	4611      	mov	r1, r2
 80063bc:	602b      	str	r3, [r5, #0]
 80063be:	f7fb fcbe 	bl	8001d3e <_fstat>
 80063c2:	1c43      	adds	r3, r0, #1
 80063c4:	d102      	bne.n	80063cc <_fstat_r+0x1c>
 80063c6:	682b      	ldr	r3, [r5, #0]
 80063c8:	b103      	cbz	r3, 80063cc <_fstat_r+0x1c>
 80063ca:	6023      	str	r3, [r4, #0]
 80063cc:	bd38      	pop	{r3, r4, r5, pc}
 80063ce:	bf00      	nop
 80063d0:	200003dc 	.word	0x200003dc

080063d4 <_isatty_r>:
 80063d4:	b538      	push	{r3, r4, r5, lr}
 80063d6:	2300      	movs	r3, #0
 80063d8:	4d05      	ldr	r5, [pc, #20]	@ (80063f0 <_isatty_r+0x1c>)
 80063da:	4604      	mov	r4, r0
 80063dc:	4608      	mov	r0, r1
 80063de:	602b      	str	r3, [r5, #0]
 80063e0:	f7fb fcbc 	bl	8001d5c <_isatty>
 80063e4:	1c43      	adds	r3, r0, #1
 80063e6:	d102      	bne.n	80063ee <_isatty_r+0x1a>
 80063e8:	682b      	ldr	r3, [r5, #0]
 80063ea:	b103      	cbz	r3, 80063ee <_isatty_r+0x1a>
 80063ec:	6023      	str	r3, [r4, #0]
 80063ee:	bd38      	pop	{r3, r4, r5, pc}
 80063f0:	200003dc 	.word	0x200003dc

080063f4 <_sbrk_r>:
 80063f4:	b538      	push	{r3, r4, r5, lr}
 80063f6:	2300      	movs	r3, #0
 80063f8:	4d05      	ldr	r5, [pc, #20]	@ (8006410 <_sbrk_r+0x1c>)
 80063fa:	4604      	mov	r4, r0
 80063fc:	4608      	mov	r0, r1
 80063fe:	602b      	str	r3, [r5, #0]
 8006400:	f7fb fcc2 	bl	8001d88 <_sbrk>
 8006404:	1c43      	adds	r3, r0, #1
 8006406:	d102      	bne.n	800640e <_sbrk_r+0x1a>
 8006408:	682b      	ldr	r3, [r5, #0]
 800640a:	b103      	cbz	r3, 800640e <_sbrk_r+0x1a>
 800640c:	6023      	str	r3, [r4, #0]
 800640e:	bd38      	pop	{r3, r4, r5, pc}
 8006410:	200003dc 	.word	0x200003dc

08006414 <memcpy>:
 8006414:	440a      	add	r2, r1
 8006416:	4291      	cmp	r1, r2
 8006418:	f100 33ff 	add.w	r3, r0, #4294967295
 800641c:	d100      	bne.n	8006420 <memcpy+0xc>
 800641e:	4770      	bx	lr
 8006420:	b510      	push	{r4, lr}
 8006422:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006426:	4291      	cmp	r1, r2
 8006428:	f803 4f01 	strb.w	r4, [r3, #1]!
 800642c:	d1f9      	bne.n	8006422 <memcpy+0xe>
 800642e:	bd10      	pop	{r4, pc}

08006430 <__assert_func>:
 8006430:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006432:	4614      	mov	r4, r2
 8006434:	461a      	mov	r2, r3
 8006436:	4b09      	ldr	r3, [pc, #36]	@ (800645c <__assert_func+0x2c>)
 8006438:	4605      	mov	r5, r0
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68d8      	ldr	r0, [r3, #12]
 800643e:	b954      	cbnz	r4, 8006456 <__assert_func+0x26>
 8006440:	4b07      	ldr	r3, [pc, #28]	@ (8006460 <__assert_func+0x30>)
 8006442:	461c      	mov	r4, r3
 8006444:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006448:	9100      	str	r1, [sp, #0]
 800644a:	462b      	mov	r3, r5
 800644c:	4905      	ldr	r1, [pc, #20]	@ (8006464 <__assert_func+0x34>)
 800644e:	f000 f841 	bl	80064d4 <fiprintf>
 8006452:	f000 f851 	bl	80064f8 <abort>
 8006456:	4b04      	ldr	r3, [pc, #16]	@ (8006468 <__assert_func+0x38>)
 8006458:	e7f4      	b.n	8006444 <__assert_func+0x14>
 800645a:	bf00      	nop
 800645c:	20000030 	.word	0x20000030
 8006460:	08006df6 	.word	0x08006df6
 8006464:	08006dc8 	.word	0x08006dc8
 8006468:	08006dbb 	.word	0x08006dbb

0800646c <_calloc_r>:
 800646c:	b570      	push	{r4, r5, r6, lr}
 800646e:	fba1 5402 	umull	r5, r4, r1, r2
 8006472:	b93c      	cbnz	r4, 8006484 <_calloc_r+0x18>
 8006474:	4629      	mov	r1, r5
 8006476:	f7ff f945 	bl	8005704 <_malloc_r>
 800647a:	4606      	mov	r6, r0
 800647c:	b928      	cbnz	r0, 800648a <_calloc_r+0x1e>
 800647e:	2600      	movs	r6, #0
 8006480:	4630      	mov	r0, r6
 8006482:	bd70      	pop	{r4, r5, r6, pc}
 8006484:	220c      	movs	r2, #12
 8006486:	6002      	str	r2, [r0, #0]
 8006488:	e7f9      	b.n	800647e <_calloc_r+0x12>
 800648a:	462a      	mov	r2, r5
 800648c:	4621      	mov	r1, r4
 800648e:	f7fe f9e7 	bl	8004860 <memset>
 8006492:	e7f5      	b.n	8006480 <_calloc_r+0x14>

08006494 <__ascii_mbtowc>:
 8006494:	b082      	sub	sp, #8
 8006496:	b901      	cbnz	r1, 800649a <__ascii_mbtowc+0x6>
 8006498:	a901      	add	r1, sp, #4
 800649a:	b142      	cbz	r2, 80064ae <__ascii_mbtowc+0x1a>
 800649c:	b14b      	cbz	r3, 80064b2 <__ascii_mbtowc+0x1e>
 800649e:	7813      	ldrb	r3, [r2, #0]
 80064a0:	600b      	str	r3, [r1, #0]
 80064a2:	7812      	ldrb	r2, [r2, #0]
 80064a4:	1e10      	subs	r0, r2, #0
 80064a6:	bf18      	it	ne
 80064a8:	2001      	movne	r0, #1
 80064aa:	b002      	add	sp, #8
 80064ac:	4770      	bx	lr
 80064ae:	4610      	mov	r0, r2
 80064b0:	e7fb      	b.n	80064aa <__ascii_mbtowc+0x16>
 80064b2:	f06f 0001 	mvn.w	r0, #1
 80064b6:	e7f8      	b.n	80064aa <__ascii_mbtowc+0x16>

080064b8 <__ascii_wctomb>:
 80064b8:	4603      	mov	r3, r0
 80064ba:	4608      	mov	r0, r1
 80064bc:	b141      	cbz	r1, 80064d0 <__ascii_wctomb+0x18>
 80064be:	2aff      	cmp	r2, #255	@ 0xff
 80064c0:	d904      	bls.n	80064cc <__ascii_wctomb+0x14>
 80064c2:	228a      	movs	r2, #138	@ 0x8a
 80064c4:	f04f 30ff 	mov.w	r0, #4294967295
 80064c8:	601a      	str	r2, [r3, #0]
 80064ca:	4770      	bx	lr
 80064cc:	2001      	movs	r0, #1
 80064ce:	700a      	strb	r2, [r1, #0]
 80064d0:	4770      	bx	lr
	...

080064d4 <fiprintf>:
 80064d4:	b40e      	push	{r1, r2, r3}
 80064d6:	b503      	push	{r0, r1, lr}
 80064d8:	4601      	mov	r1, r0
 80064da:	ab03      	add	r3, sp, #12
 80064dc:	4805      	ldr	r0, [pc, #20]	@ (80064f4 <fiprintf+0x20>)
 80064de:	f853 2b04 	ldr.w	r2, [r3], #4
 80064e2:	6800      	ldr	r0, [r0, #0]
 80064e4:	9301      	str	r3, [sp, #4]
 80064e6:	f7ff fd41 	bl	8005f6c <_vfiprintf_r>
 80064ea:	b002      	add	sp, #8
 80064ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80064f0:	b003      	add	sp, #12
 80064f2:	4770      	bx	lr
 80064f4:	20000030 	.word	0x20000030

080064f8 <abort>:
 80064f8:	2006      	movs	r0, #6
 80064fa:	b508      	push	{r3, lr}
 80064fc:	f000 f82c 	bl	8006558 <raise>
 8006500:	2001      	movs	r0, #1
 8006502:	f7fb fbe9 	bl	8001cd8 <_exit>

08006506 <_raise_r>:
 8006506:	291f      	cmp	r1, #31
 8006508:	b538      	push	{r3, r4, r5, lr}
 800650a:	4605      	mov	r5, r0
 800650c:	460c      	mov	r4, r1
 800650e:	d904      	bls.n	800651a <_raise_r+0x14>
 8006510:	2316      	movs	r3, #22
 8006512:	6003      	str	r3, [r0, #0]
 8006514:	f04f 30ff 	mov.w	r0, #4294967295
 8006518:	bd38      	pop	{r3, r4, r5, pc}
 800651a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800651c:	b112      	cbz	r2, 8006524 <_raise_r+0x1e>
 800651e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006522:	b94b      	cbnz	r3, 8006538 <_raise_r+0x32>
 8006524:	4628      	mov	r0, r5
 8006526:	f000 f831 	bl	800658c <_getpid_r>
 800652a:	4622      	mov	r2, r4
 800652c:	4601      	mov	r1, r0
 800652e:	4628      	mov	r0, r5
 8006530:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006534:	f000 b818 	b.w	8006568 <_kill_r>
 8006538:	2b01      	cmp	r3, #1
 800653a:	d00a      	beq.n	8006552 <_raise_r+0x4c>
 800653c:	1c59      	adds	r1, r3, #1
 800653e:	d103      	bne.n	8006548 <_raise_r+0x42>
 8006540:	2316      	movs	r3, #22
 8006542:	6003      	str	r3, [r0, #0]
 8006544:	2001      	movs	r0, #1
 8006546:	e7e7      	b.n	8006518 <_raise_r+0x12>
 8006548:	2100      	movs	r1, #0
 800654a:	4620      	mov	r0, r4
 800654c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006550:	4798      	blx	r3
 8006552:	2000      	movs	r0, #0
 8006554:	e7e0      	b.n	8006518 <_raise_r+0x12>
	...

08006558 <raise>:
 8006558:	4b02      	ldr	r3, [pc, #8]	@ (8006564 <raise+0xc>)
 800655a:	4601      	mov	r1, r0
 800655c:	6818      	ldr	r0, [r3, #0]
 800655e:	f7ff bfd2 	b.w	8006506 <_raise_r>
 8006562:	bf00      	nop
 8006564:	20000030 	.word	0x20000030

08006568 <_kill_r>:
 8006568:	b538      	push	{r3, r4, r5, lr}
 800656a:	2300      	movs	r3, #0
 800656c:	4d06      	ldr	r5, [pc, #24]	@ (8006588 <_kill_r+0x20>)
 800656e:	4604      	mov	r4, r0
 8006570:	4608      	mov	r0, r1
 8006572:	4611      	mov	r1, r2
 8006574:	602b      	str	r3, [r5, #0]
 8006576:	f7fb fb9f 	bl	8001cb8 <_kill>
 800657a:	1c43      	adds	r3, r0, #1
 800657c:	d102      	bne.n	8006584 <_kill_r+0x1c>
 800657e:	682b      	ldr	r3, [r5, #0]
 8006580:	b103      	cbz	r3, 8006584 <_kill_r+0x1c>
 8006582:	6023      	str	r3, [r4, #0]
 8006584:	bd38      	pop	{r3, r4, r5, pc}
 8006586:	bf00      	nop
 8006588:	200003dc 	.word	0x200003dc

0800658c <_getpid_r>:
 800658c:	f7fb bb8d 	b.w	8001caa <_getpid>

08006590 <sqrt>:
 8006590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006592:	4606      	mov	r6, r0
 8006594:	460f      	mov	r7, r1
 8006596:	f000 f9b3 	bl	8006900 <__ieee754_sqrt>
 800659a:	4632      	mov	r2, r6
 800659c:	4604      	mov	r4, r0
 800659e:	460d      	mov	r5, r1
 80065a0:	463b      	mov	r3, r7
 80065a2:	4630      	mov	r0, r6
 80065a4:	4639      	mov	r1, r7
 80065a6:	f7fa fafd 	bl	8000ba4 <__aeabi_dcmpun>
 80065aa:	b990      	cbnz	r0, 80065d2 <sqrt+0x42>
 80065ac:	2200      	movs	r2, #0
 80065ae:	2300      	movs	r3, #0
 80065b0:	4630      	mov	r0, r6
 80065b2:	4639      	mov	r1, r7
 80065b4:	f7fa face 	bl	8000b54 <__aeabi_dcmplt>
 80065b8:	b158      	cbz	r0, 80065d2 <sqrt+0x42>
 80065ba:	f7fe f9a3 	bl	8004904 <__errno>
 80065be:	2321      	movs	r3, #33	@ 0x21
 80065c0:	2200      	movs	r2, #0
 80065c2:	6003      	str	r3, [r0, #0]
 80065c4:	2300      	movs	r3, #0
 80065c6:	4610      	mov	r0, r2
 80065c8:	4619      	mov	r1, r3
 80065ca:	f7fa f97b 	bl	80008c4 <__aeabi_ddiv>
 80065ce:	4604      	mov	r4, r0
 80065d0:	460d      	mov	r5, r1
 80065d2:	4620      	mov	r0, r4
 80065d4:	4629      	mov	r1, r5
 80065d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080065d8 <atan>:
 80065d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065dc:	4bbc      	ldr	r3, [pc, #752]	@ (80068d0 <atan+0x2f8>)
 80065de:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 80065e2:	429e      	cmp	r6, r3
 80065e4:	4604      	mov	r4, r0
 80065e6:	460d      	mov	r5, r1
 80065e8:	468b      	mov	fp, r1
 80065ea:	d918      	bls.n	800661e <atan+0x46>
 80065ec:	4bb9      	ldr	r3, [pc, #740]	@ (80068d4 <atan+0x2fc>)
 80065ee:	429e      	cmp	r6, r3
 80065f0:	d801      	bhi.n	80065f6 <atan+0x1e>
 80065f2:	d109      	bne.n	8006608 <atan+0x30>
 80065f4:	b140      	cbz	r0, 8006608 <atan+0x30>
 80065f6:	4622      	mov	r2, r4
 80065f8:	462b      	mov	r3, r5
 80065fa:	4620      	mov	r0, r4
 80065fc:	4629      	mov	r1, r5
 80065fe:	f7f9 fe81 	bl	8000304 <__adddf3>
 8006602:	4604      	mov	r4, r0
 8006604:	460d      	mov	r5, r1
 8006606:	e006      	b.n	8006616 <atan+0x3e>
 8006608:	f1bb 0f00 	cmp.w	fp, #0
 800660c:	f340 8123 	ble.w	8006856 <atan+0x27e>
 8006610:	a593      	add	r5, pc, #588	@ (adr r5, 8006860 <atan+0x288>)
 8006612:	e9d5 4500 	ldrd	r4, r5, [r5]
 8006616:	4620      	mov	r0, r4
 8006618:	4629      	mov	r1, r5
 800661a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800661e:	4bae      	ldr	r3, [pc, #696]	@ (80068d8 <atan+0x300>)
 8006620:	429e      	cmp	r6, r3
 8006622:	d811      	bhi.n	8006648 <atan+0x70>
 8006624:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 8006628:	429e      	cmp	r6, r3
 800662a:	d80a      	bhi.n	8006642 <atan+0x6a>
 800662c:	a38e      	add	r3, pc, #568	@ (adr r3, 8006868 <atan+0x290>)
 800662e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006632:	f7f9 fe67 	bl	8000304 <__adddf3>
 8006636:	2200      	movs	r2, #0
 8006638:	4ba8      	ldr	r3, [pc, #672]	@ (80068dc <atan+0x304>)
 800663a:	f7fa faa9 	bl	8000b90 <__aeabi_dcmpgt>
 800663e:	2800      	cmp	r0, #0
 8006640:	d1e9      	bne.n	8006616 <atan+0x3e>
 8006642:	f04f 3aff 	mov.w	sl, #4294967295
 8006646:	e027      	b.n	8006698 <atan+0xc0>
 8006648:	f000 f956 	bl	80068f8 <fabs>
 800664c:	4ba4      	ldr	r3, [pc, #656]	@ (80068e0 <atan+0x308>)
 800664e:	4604      	mov	r4, r0
 8006650:	429e      	cmp	r6, r3
 8006652:	460d      	mov	r5, r1
 8006654:	f200 80b8 	bhi.w	80067c8 <atan+0x1f0>
 8006658:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800665c:	429e      	cmp	r6, r3
 800665e:	f200 809c 	bhi.w	800679a <atan+0x1c2>
 8006662:	4602      	mov	r2, r0
 8006664:	460b      	mov	r3, r1
 8006666:	f7f9 fe4d 	bl	8000304 <__adddf3>
 800666a:	2200      	movs	r2, #0
 800666c:	4b9b      	ldr	r3, [pc, #620]	@ (80068dc <atan+0x304>)
 800666e:	f7f9 fe47 	bl	8000300 <__aeabi_dsub>
 8006672:	2200      	movs	r2, #0
 8006674:	4606      	mov	r6, r0
 8006676:	460f      	mov	r7, r1
 8006678:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800667c:	4620      	mov	r0, r4
 800667e:	4629      	mov	r1, r5
 8006680:	f7f9 fe40 	bl	8000304 <__adddf3>
 8006684:	4602      	mov	r2, r0
 8006686:	460b      	mov	r3, r1
 8006688:	4630      	mov	r0, r6
 800668a:	4639      	mov	r1, r7
 800668c:	f7fa f91a 	bl	80008c4 <__aeabi_ddiv>
 8006690:	f04f 0a00 	mov.w	sl, #0
 8006694:	4604      	mov	r4, r0
 8006696:	460d      	mov	r5, r1
 8006698:	4622      	mov	r2, r4
 800669a:	462b      	mov	r3, r5
 800669c:	4620      	mov	r0, r4
 800669e:	4629      	mov	r1, r5
 80066a0:	f7f9 ffe6 	bl	8000670 <__aeabi_dmul>
 80066a4:	4602      	mov	r2, r0
 80066a6:	460b      	mov	r3, r1
 80066a8:	4680      	mov	r8, r0
 80066aa:	4689      	mov	r9, r1
 80066ac:	f7f9 ffe0 	bl	8000670 <__aeabi_dmul>
 80066b0:	a36f      	add	r3, pc, #444	@ (adr r3, 8006870 <atan+0x298>)
 80066b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b6:	4606      	mov	r6, r0
 80066b8:	460f      	mov	r7, r1
 80066ba:	f7f9 ffd9 	bl	8000670 <__aeabi_dmul>
 80066be:	a36e      	add	r3, pc, #440	@ (adr r3, 8006878 <atan+0x2a0>)
 80066c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066c4:	f7f9 fe1e 	bl	8000304 <__adddf3>
 80066c8:	4632      	mov	r2, r6
 80066ca:	463b      	mov	r3, r7
 80066cc:	f7f9 ffd0 	bl	8000670 <__aeabi_dmul>
 80066d0:	a36b      	add	r3, pc, #428	@ (adr r3, 8006880 <atan+0x2a8>)
 80066d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066d6:	f7f9 fe15 	bl	8000304 <__adddf3>
 80066da:	4632      	mov	r2, r6
 80066dc:	463b      	mov	r3, r7
 80066de:	f7f9 ffc7 	bl	8000670 <__aeabi_dmul>
 80066e2:	a369      	add	r3, pc, #420	@ (adr r3, 8006888 <atan+0x2b0>)
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	f7f9 fe0c 	bl	8000304 <__adddf3>
 80066ec:	4632      	mov	r2, r6
 80066ee:	463b      	mov	r3, r7
 80066f0:	f7f9 ffbe 	bl	8000670 <__aeabi_dmul>
 80066f4:	a366      	add	r3, pc, #408	@ (adr r3, 8006890 <atan+0x2b8>)
 80066f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fa:	f7f9 fe03 	bl	8000304 <__adddf3>
 80066fe:	4632      	mov	r2, r6
 8006700:	463b      	mov	r3, r7
 8006702:	f7f9 ffb5 	bl	8000670 <__aeabi_dmul>
 8006706:	a364      	add	r3, pc, #400	@ (adr r3, 8006898 <atan+0x2c0>)
 8006708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670c:	f7f9 fdfa 	bl	8000304 <__adddf3>
 8006710:	4642      	mov	r2, r8
 8006712:	464b      	mov	r3, r9
 8006714:	f7f9 ffac 	bl	8000670 <__aeabi_dmul>
 8006718:	a361      	add	r3, pc, #388	@ (adr r3, 80068a0 <atan+0x2c8>)
 800671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671e:	4680      	mov	r8, r0
 8006720:	4689      	mov	r9, r1
 8006722:	4630      	mov	r0, r6
 8006724:	4639      	mov	r1, r7
 8006726:	f7f9 ffa3 	bl	8000670 <__aeabi_dmul>
 800672a:	a35f      	add	r3, pc, #380	@ (adr r3, 80068a8 <atan+0x2d0>)
 800672c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006730:	f7f9 fde6 	bl	8000300 <__aeabi_dsub>
 8006734:	4632      	mov	r2, r6
 8006736:	463b      	mov	r3, r7
 8006738:	f7f9 ff9a 	bl	8000670 <__aeabi_dmul>
 800673c:	a35c      	add	r3, pc, #368	@ (adr r3, 80068b0 <atan+0x2d8>)
 800673e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006742:	f7f9 fddd 	bl	8000300 <__aeabi_dsub>
 8006746:	4632      	mov	r2, r6
 8006748:	463b      	mov	r3, r7
 800674a:	f7f9 ff91 	bl	8000670 <__aeabi_dmul>
 800674e:	a35a      	add	r3, pc, #360	@ (adr r3, 80068b8 <atan+0x2e0>)
 8006750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006754:	f7f9 fdd4 	bl	8000300 <__aeabi_dsub>
 8006758:	4632      	mov	r2, r6
 800675a:	463b      	mov	r3, r7
 800675c:	f7f9 ff88 	bl	8000670 <__aeabi_dmul>
 8006760:	a357      	add	r3, pc, #348	@ (adr r3, 80068c0 <atan+0x2e8>)
 8006762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006766:	f7f9 fdcb 	bl	8000300 <__aeabi_dsub>
 800676a:	4632      	mov	r2, r6
 800676c:	463b      	mov	r3, r7
 800676e:	f7f9 ff7f 	bl	8000670 <__aeabi_dmul>
 8006772:	4602      	mov	r2, r0
 8006774:	460b      	mov	r3, r1
 8006776:	4640      	mov	r0, r8
 8006778:	4649      	mov	r1, r9
 800677a:	f7f9 fdc3 	bl	8000304 <__adddf3>
 800677e:	4622      	mov	r2, r4
 8006780:	462b      	mov	r3, r5
 8006782:	f7f9 ff75 	bl	8000670 <__aeabi_dmul>
 8006786:	f1ba 3fff 	cmp.w	sl, #4294967295
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	d144      	bne.n	800681a <atan+0x242>
 8006790:	4620      	mov	r0, r4
 8006792:	4629      	mov	r1, r5
 8006794:	f7f9 fdb4 	bl	8000300 <__aeabi_dsub>
 8006798:	e733      	b.n	8006602 <atan+0x2a>
 800679a:	2200      	movs	r2, #0
 800679c:	4b4f      	ldr	r3, [pc, #316]	@ (80068dc <atan+0x304>)
 800679e:	f7f9 fdaf 	bl	8000300 <__aeabi_dsub>
 80067a2:	2200      	movs	r2, #0
 80067a4:	4606      	mov	r6, r0
 80067a6:	460f      	mov	r7, r1
 80067a8:	4620      	mov	r0, r4
 80067aa:	4629      	mov	r1, r5
 80067ac:	4b4b      	ldr	r3, [pc, #300]	@ (80068dc <atan+0x304>)
 80067ae:	f7f9 fda9 	bl	8000304 <__adddf3>
 80067b2:	4602      	mov	r2, r0
 80067b4:	460b      	mov	r3, r1
 80067b6:	4630      	mov	r0, r6
 80067b8:	4639      	mov	r1, r7
 80067ba:	f7fa f883 	bl	80008c4 <__aeabi_ddiv>
 80067be:	f04f 0a01 	mov.w	sl, #1
 80067c2:	4604      	mov	r4, r0
 80067c4:	460d      	mov	r5, r1
 80067c6:	e767      	b.n	8006698 <atan+0xc0>
 80067c8:	4b46      	ldr	r3, [pc, #280]	@ (80068e4 <atan+0x30c>)
 80067ca:	429e      	cmp	r6, r3
 80067cc:	d21a      	bcs.n	8006804 <atan+0x22c>
 80067ce:	2200      	movs	r2, #0
 80067d0:	4b45      	ldr	r3, [pc, #276]	@ (80068e8 <atan+0x310>)
 80067d2:	f7f9 fd95 	bl	8000300 <__aeabi_dsub>
 80067d6:	2200      	movs	r2, #0
 80067d8:	4606      	mov	r6, r0
 80067da:	460f      	mov	r7, r1
 80067dc:	4620      	mov	r0, r4
 80067de:	4629      	mov	r1, r5
 80067e0:	4b41      	ldr	r3, [pc, #260]	@ (80068e8 <atan+0x310>)
 80067e2:	f7f9 ff45 	bl	8000670 <__aeabi_dmul>
 80067e6:	2200      	movs	r2, #0
 80067e8:	4b3c      	ldr	r3, [pc, #240]	@ (80068dc <atan+0x304>)
 80067ea:	f7f9 fd8b 	bl	8000304 <__adddf3>
 80067ee:	4602      	mov	r2, r0
 80067f0:	460b      	mov	r3, r1
 80067f2:	4630      	mov	r0, r6
 80067f4:	4639      	mov	r1, r7
 80067f6:	f7fa f865 	bl	80008c4 <__aeabi_ddiv>
 80067fa:	f04f 0a02 	mov.w	sl, #2
 80067fe:	4604      	mov	r4, r0
 8006800:	460d      	mov	r5, r1
 8006802:	e749      	b.n	8006698 <atan+0xc0>
 8006804:	4602      	mov	r2, r0
 8006806:	460b      	mov	r3, r1
 8006808:	2000      	movs	r0, #0
 800680a:	4938      	ldr	r1, [pc, #224]	@ (80068ec <atan+0x314>)
 800680c:	f7fa f85a 	bl	80008c4 <__aeabi_ddiv>
 8006810:	f04f 0a03 	mov.w	sl, #3
 8006814:	4604      	mov	r4, r0
 8006816:	460d      	mov	r5, r1
 8006818:	e73e      	b.n	8006698 <atan+0xc0>
 800681a:	4b35      	ldr	r3, [pc, #212]	@ (80068f0 <atan+0x318>)
 800681c:	4e35      	ldr	r6, [pc, #212]	@ (80068f4 <atan+0x31c>)
 800681e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006826:	f7f9 fd6b 	bl	8000300 <__aeabi_dsub>
 800682a:	4622      	mov	r2, r4
 800682c:	462b      	mov	r3, r5
 800682e:	f7f9 fd67 	bl	8000300 <__aeabi_dsub>
 8006832:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8006836:	4602      	mov	r2, r0
 8006838:	460b      	mov	r3, r1
 800683a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800683e:	f7f9 fd5f 	bl	8000300 <__aeabi_dsub>
 8006842:	f1bb 0f00 	cmp.w	fp, #0
 8006846:	4604      	mov	r4, r0
 8006848:	460d      	mov	r5, r1
 800684a:	f6bf aee4 	bge.w	8006616 <atan+0x3e>
 800684e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8006852:	461d      	mov	r5, r3
 8006854:	e6df      	b.n	8006616 <atan+0x3e>
 8006856:	a51c      	add	r5, pc, #112	@ (adr r5, 80068c8 <atan+0x2f0>)
 8006858:	e9d5 4500 	ldrd	r4, r5, [r5]
 800685c:	e6db      	b.n	8006616 <atan+0x3e>
 800685e:	bf00      	nop
 8006860:	54442d18 	.word	0x54442d18
 8006864:	3ff921fb 	.word	0x3ff921fb
 8006868:	8800759c 	.word	0x8800759c
 800686c:	7e37e43c 	.word	0x7e37e43c
 8006870:	e322da11 	.word	0xe322da11
 8006874:	3f90ad3a 	.word	0x3f90ad3a
 8006878:	24760deb 	.word	0x24760deb
 800687c:	3fa97b4b 	.word	0x3fa97b4b
 8006880:	a0d03d51 	.word	0xa0d03d51
 8006884:	3fb10d66 	.word	0x3fb10d66
 8006888:	c54c206e 	.word	0xc54c206e
 800688c:	3fb745cd 	.word	0x3fb745cd
 8006890:	920083ff 	.word	0x920083ff
 8006894:	3fc24924 	.word	0x3fc24924
 8006898:	5555550d 	.word	0x5555550d
 800689c:	3fd55555 	.word	0x3fd55555
 80068a0:	2c6a6c2f 	.word	0x2c6a6c2f
 80068a4:	bfa2b444 	.word	0xbfa2b444
 80068a8:	52defd9a 	.word	0x52defd9a
 80068ac:	3fadde2d 	.word	0x3fadde2d
 80068b0:	af749a6d 	.word	0xaf749a6d
 80068b4:	3fb3b0f2 	.word	0x3fb3b0f2
 80068b8:	fe231671 	.word	0xfe231671
 80068bc:	3fbc71c6 	.word	0x3fbc71c6
 80068c0:	9998ebc4 	.word	0x9998ebc4
 80068c4:	3fc99999 	.word	0x3fc99999
 80068c8:	54442d18 	.word	0x54442d18
 80068cc:	bff921fb 	.word	0xbff921fb
 80068d0:	440fffff 	.word	0x440fffff
 80068d4:	7ff00000 	.word	0x7ff00000
 80068d8:	3fdbffff 	.word	0x3fdbffff
 80068dc:	3ff00000 	.word	0x3ff00000
 80068e0:	3ff2ffff 	.word	0x3ff2ffff
 80068e4:	40038000 	.word	0x40038000
 80068e8:	3ff80000 	.word	0x3ff80000
 80068ec:	bff00000 	.word	0xbff00000
 80068f0:	08006ef8 	.word	0x08006ef8
 80068f4:	08006f18 	.word	0x08006f18

080068f8 <fabs>:
 80068f8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80068fc:	4619      	mov	r1, r3
 80068fe:	4770      	bx	lr

08006900 <__ieee754_sqrt>:
 8006900:	4a67      	ldr	r2, [pc, #412]	@ (8006aa0 <__ieee754_sqrt+0x1a0>)
 8006902:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006906:	438a      	bics	r2, r1
 8006908:	4606      	mov	r6, r0
 800690a:	460f      	mov	r7, r1
 800690c:	460b      	mov	r3, r1
 800690e:	4604      	mov	r4, r0
 8006910:	d10e      	bne.n	8006930 <__ieee754_sqrt+0x30>
 8006912:	4602      	mov	r2, r0
 8006914:	f7f9 feac 	bl	8000670 <__aeabi_dmul>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	4630      	mov	r0, r6
 800691e:	4639      	mov	r1, r7
 8006920:	f7f9 fcf0 	bl	8000304 <__adddf3>
 8006924:	4606      	mov	r6, r0
 8006926:	460f      	mov	r7, r1
 8006928:	4630      	mov	r0, r6
 800692a:	4639      	mov	r1, r7
 800692c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006930:	2900      	cmp	r1, #0
 8006932:	dc0c      	bgt.n	800694e <__ieee754_sqrt+0x4e>
 8006934:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8006938:	4302      	orrs	r2, r0
 800693a:	d0f5      	beq.n	8006928 <__ieee754_sqrt+0x28>
 800693c:	b189      	cbz	r1, 8006962 <__ieee754_sqrt+0x62>
 800693e:	4602      	mov	r2, r0
 8006940:	f7f9 fcde 	bl	8000300 <__aeabi_dsub>
 8006944:	4602      	mov	r2, r0
 8006946:	460b      	mov	r3, r1
 8006948:	f7f9 ffbc 	bl	80008c4 <__aeabi_ddiv>
 800694c:	e7ea      	b.n	8006924 <__ieee754_sqrt+0x24>
 800694e:	150a      	asrs	r2, r1, #20
 8006950:	d115      	bne.n	800697e <__ieee754_sqrt+0x7e>
 8006952:	2100      	movs	r1, #0
 8006954:	e009      	b.n	800696a <__ieee754_sqrt+0x6a>
 8006956:	0ae3      	lsrs	r3, r4, #11
 8006958:	3a15      	subs	r2, #21
 800695a:	0564      	lsls	r4, r4, #21
 800695c:	2b00      	cmp	r3, #0
 800695e:	d0fa      	beq.n	8006956 <__ieee754_sqrt+0x56>
 8006960:	e7f7      	b.n	8006952 <__ieee754_sqrt+0x52>
 8006962:	460a      	mov	r2, r1
 8006964:	e7fa      	b.n	800695c <__ieee754_sqrt+0x5c>
 8006966:	005b      	lsls	r3, r3, #1
 8006968:	3101      	adds	r1, #1
 800696a:	02d8      	lsls	r0, r3, #11
 800696c:	d5fb      	bpl.n	8006966 <__ieee754_sqrt+0x66>
 800696e:	1e48      	subs	r0, r1, #1
 8006970:	1a12      	subs	r2, r2, r0
 8006972:	f1c1 0020 	rsb	r0, r1, #32
 8006976:	fa24 f000 	lsr.w	r0, r4, r0
 800697a:	4303      	orrs	r3, r0
 800697c:	408c      	lsls	r4, r1
 800697e:	2600      	movs	r6, #0
 8006980:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8006984:	2116      	movs	r1, #22
 8006986:	07d2      	lsls	r2, r2, #31
 8006988:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800698c:	4632      	mov	r2, r6
 800698e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006992:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006996:	bf5c      	itt	pl
 8006998:	005b      	lslpl	r3, r3, #1
 800699a:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800699e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80069a2:	bf58      	it	pl
 80069a4:	0064      	lslpl	r4, r4, #1
 80069a6:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 80069aa:	107f      	asrs	r7, r7, #1
 80069ac:	0064      	lsls	r4, r4, #1
 80069ae:	1815      	adds	r5, r2, r0
 80069b0:	429d      	cmp	r5, r3
 80069b2:	bfde      	ittt	le
 80069b4:	182a      	addle	r2, r5, r0
 80069b6:	1b5b      	suble	r3, r3, r5
 80069b8:	1836      	addle	r6, r6, r0
 80069ba:	0fe5      	lsrs	r5, r4, #31
 80069bc:	3901      	subs	r1, #1
 80069be:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80069c2:	ea4f 0444 	mov.w	r4, r4, lsl #1
 80069c6:	ea4f 0050 	mov.w	r0, r0, lsr #1
 80069ca:	d1f0      	bne.n	80069ae <__ieee754_sqrt+0xae>
 80069cc:	460d      	mov	r5, r1
 80069ce:	f04f 0a20 	mov.w	sl, #32
 80069d2:	f04f 4000 	mov.w	r0, #2147483648	@ 0x80000000
 80069d6:	429a      	cmp	r2, r3
 80069d8:	eb01 0c00 	add.w	ip, r1, r0
 80069dc:	db02      	blt.n	80069e4 <__ieee754_sqrt+0xe4>
 80069de:	d113      	bne.n	8006a08 <__ieee754_sqrt+0x108>
 80069e0:	45a4      	cmp	ip, r4
 80069e2:	d811      	bhi.n	8006a08 <__ieee754_sqrt+0x108>
 80069e4:	f1bc 0f00 	cmp.w	ip, #0
 80069e8:	eb0c 0100 	add.w	r1, ip, r0
 80069ec:	da42      	bge.n	8006a74 <__ieee754_sqrt+0x174>
 80069ee:	2900      	cmp	r1, #0
 80069f0:	db40      	blt.n	8006a74 <__ieee754_sqrt+0x174>
 80069f2:	f102 0e01 	add.w	lr, r2, #1
 80069f6:	1a9b      	subs	r3, r3, r2
 80069f8:	4672      	mov	r2, lr
 80069fa:	45a4      	cmp	ip, r4
 80069fc:	bf88      	it	hi
 80069fe:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8006a02:	eba4 040c 	sub.w	r4, r4, ip
 8006a06:	4405      	add	r5, r0
 8006a08:	ea4f 7cd4 	mov.w	ip, r4, lsr #31
 8006a0c:	f1ba 0a01 	subs.w	sl, sl, #1
 8006a10:	eb0c 0343 	add.w	r3, ip, r3, lsl #1
 8006a14:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8006a18:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006a1c:	d1db      	bne.n	80069d6 <__ieee754_sqrt+0xd6>
 8006a1e:	431c      	orrs	r4, r3
 8006a20:	d01a      	beq.n	8006a58 <__ieee754_sqrt+0x158>
 8006a22:	4c20      	ldr	r4, [pc, #128]	@ (8006aa4 <__ieee754_sqrt+0x1a4>)
 8006a24:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8006aa8 <__ieee754_sqrt+0x1a8>
 8006a28:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006a2c:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a30:	f7f9 fc66 	bl	8000300 <__aeabi_dsub>
 8006a34:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006a38:	4602      	mov	r2, r0
 8006a3a:	460b      	mov	r3, r1
 8006a3c:	4640      	mov	r0, r8
 8006a3e:	4649      	mov	r1, r9
 8006a40:	f7fa f892 	bl	8000b68 <__aeabi_dcmple>
 8006a44:	b140      	cbz	r0, 8006a58 <__ieee754_sqrt+0x158>
 8006a46:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006a4a:	e9db 2300 	ldrd	r2, r3, [fp]
 8006a4e:	f1b5 3fff 	cmp.w	r5, #4294967295
 8006a52:	d111      	bne.n	8006a78 <__ieee754_sqrt+0x178>
 8006a54:	4655      	mov	r5, sl
 8006a56:	3601      	adds	r6, #1
 8006a58:	1072      	asrs	r2, r6, #1
 8006a5a:	086b      	lsrs	r3, r5, #1
 8006a5c:	07f1      	lsls	r1, r6, #31
 8006a5e:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8006a62:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8006a66:	bf48      	it	mi
 8006a68:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	eb02 5107 	add.w	r1, r2, r7, lsl #20
 8006a72:	e757      	b.n	8006924 <__ieee754_sqrt+0x24>
 8006a74:	4696      	mov	lr, r2
 8006a76:	e7be      	b.n	80069f6 <__ieee754_sqrt+0xf6>
 8006a78:	f7f9 fc44 	bl	8000304 <__adddf3>
 8006a7c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006a80:	4602      	mov	r2, r0
 8006a82:	460b      	mov	r3, r1
 8006a84:	4640      	mov	r0, r8
 8006a86:	4649      	mov	r1, r9
 8006a88:	f7fa f864 	bl	8000b54 <__aeabi_dcmplt>
 8006a8c:	b120      	cbz	r0, 8006a98 <__ieee754_sqrt+0x198>
 8006a8e:	1ca8      	adds	r0, r5, #2
 8006a90:	bf08      	it	eq
 8006a92:	3601      	addeq	r6, #1
 8006a94:	3502      	adds	r5, #2
 8006a96:	e7df      	b.n	8006a58 <__ieee754_sqrt+0x158>
 8006a98:	1c6b      	adds	r3, r5, #1
 8006a9a:	f023 0501 	bic.w	r5, r3, #1
 8006a9e:	e7db      	b.n	8006a58 <__ieee754_sqrt+0x158>
 8006aa0:	7ff00000 	.word	0x7ff00000
 8006aa4:	200001f8 	.word	0x200001f8
 8006aa8:	200001f0 	.word	0x200001f0

08006aac <_init>:
 8006aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aae:	bf00      	nop
 8006ab0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006ab2:	bc08      	pop	{r3}
 8006ab4:	469e      	mov	lr, r3
 8006ab6:	4770      	bx	lr

08006ab8 <_fini>:
 8006ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aba:	bf00      	nop
 8006abc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006abe:	bc08      	pop	{r3}
 8006ac0:	469e      	mov	lr, r3
 8006ac2:	4770      	bx	lr
