
usart_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000048a8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  08004a38  08004a38  00014a38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004cf0  08004cf0  0002021c  2**0
                  CONTENTS
  4 .ARM          00000000  08004cf0  08004cf0  0002021c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004cf0  08004cf0  0002021c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004cf0  08004cf0  00014cf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004cf4  08004cf4  00014cf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000021c  20000000  08004cf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000190  20000220  08004f14  00020220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08004f14  000203b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005d6f  00000000  00000000  0002024c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014d5  00000000  00000000  00025fbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000668  00000000  00000000  00027490  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005b0  00000000  00000000  00027af8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00003077  00000000  00000000  000280a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004a20  00000000  00000000  0002b11f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072327  00000000  00000000  0002fb3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a1e66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023ac  00000000  00000000  000a1ee4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000220 	.word	0x20000220
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004a20 	.word	0x08004a20

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000224 	.word	0x20000224
 80001cc:	08004a20 	.word	0x08004a20

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa93 f3a3 	rbit	r3, r3
 8000bc2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	fab3 f383 	clz	r3, r3
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	2103      	movs	r1, #3
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	61bb      	str	r3, [r7, #24]
  return(result);
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	fab3 f383 	clz	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	601a      	str	r2, [r3, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	3724      	adds	r7, #36	; 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b085      	sub	sp, #20
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	401a      	ands	r2, r3
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	fb01 f303 	mul.w	r3, r1, r3
 8000c20:	431a      	orrs	r2, r3
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	605a      	str	r2, [r3, #4]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b089      	sub	sp, #36	; 0x24
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	60f8      	str	r0, [r7, #12]
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	613b      	str	r3, [r7, #16]
  return(result);
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	fab3 f383 	clz	r3, r3
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2103      	movs	r1, #3
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	401a      	ands	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fab3 f383 	clz	r3, r3
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	6879      	ldr	r1, [r7, #4]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000c80:	bf00      	nop
 8000c82:	3724      	adds	r7, #36	; 0x24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b089      	sub	sp, #36	; 0x24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	68da      	ldr	r2, [r3, #12]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa93 f3a3 	rbit	r3, r3
 8000ca6:	613b      	str	r3, [r7, #16]
  return(result);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	fab3 f383 	clz	r3, r3
 8000cae:	005b      	lsls	r3, r3, #1
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	401a      	ands	r2, r3
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	fab3 f383 	clz	r3, r3
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	60da      	str	r2, [r3, #12]
}
 8000cda:	bf00      	nop
 8000cdc:	3724      	adds	r7, #36	; 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b089      	sub	sp, #36	; 0x24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6a1a      	ldr	r2, [r3, #32]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	fa93 f3a3 	rbit	r3, r3
 8000d00:	613b      	str	r3, [r7, #16]
  return(result);
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	210f      	movs	r1, #15
 8000d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	401a      	ands	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	fa93 f3a3 	rbit	r3, r3
 8000d1e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fab3 f383 	clz	r3, r3
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000d34:	bf00      	nop
 8000d36:	3724      	adds	r7, #36	; 0x24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	fa93 f3a3 	rbit	r3, r3
 8000d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	fab3 f383 	clz	r3, r3
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	210f      	movs	r1, #15
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	401a      	ands	r2, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	0a1b      	lsrs	r3, r3, #8
 8000d74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	fa93 f3a3 	rbit	r3, r3
 8000d7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	fab3 f383 	clz	r3, r3
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000d92:	bf00      	nop
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b088      	sub	sp, #32
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	613b      	str	r3, [r7, #16]
  return(result);
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	fab3 f383 	clz	r3, r3
 8000dc4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000dc6:	e048      	b.n	8000e5a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d03a      	beq.n	8000e54 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	461a      	mov	r2, r3
 8000de4:	69b9      	ldr	r1, [r7, #24]
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff fede 	bl	8000ba8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d003      	beq.n	8000dfc <LL_GPIO_Init+0x5e>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d106      	bne.n	8000e0a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	461a      	mov	r2, r3
 8000e02:	69b9      	ldr	r1, [r7, #24]
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff14 	bl	8000c32 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	69b9      	ldr	r1, [r7, #24]
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff3a 	bl	8000c8c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d119      	bne.n	8000e54 <LL_GPIO_Init+0xb6>
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	fa93 f3a3 	rbit	r3, r3
 8000e2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000e2e:	fab3 f383 	clz	r3, r3
 8000e32:	2b07      	cmp	r3, #7
 8000e34:	d807      	bhi.n	8000e46 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	69b9      	ldr	r1, [r7, #24]
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff51 	bl	8000ce6 <LL_GPIO_SetAFPin_0_7>
 8000e44:	e006      	b.n	8000e54 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	69b9      	ldr	r1, [r7, #24]
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff76 	bl	8000d40 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	3301      	adds	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	fa22 f303 	lsr.w	r3, r2, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1af      	bne.n	8000dc8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d003      	beq.n	8000e78 <LL_GPIO_Init+0xda>
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d107      	bne.n	8000e88 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	6819      	ldr	r1, [r3, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	461a      	mov	r2, r3
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff febd 	bl	8000c02 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <LL_RCC_HSI_IsReady+0x20>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <LL_RCC_LSE_IsReady+0x20>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	bf0c      	ite	eq
 8000ec8:	2301      	moveq	r3, #1
 8000eca:	2300      	movne	r3, #0
 8000ecc:	b2db      	uxtb	r3, r3
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	40021000 	.word	0x40021000

08000edc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <LL_RCC_GetSysClkSource+0x18>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 030c 	and.w	r3, r3, #12
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <LL_RCC_GetAHBPrescaler+0x18>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000

08000f14 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <LL_RCC_GetAPB1Prescaler+0x18>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	40021000 	.word	0x40021000

08000f30 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <LL_RCC_GetUSARTClockSource+0x28>)
 8000f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f58:	2103      	movs	r1, #3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f60:	401a      	ands	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	061b      	lsls	r3, r3, #24
 8000f66:	4313      	orrs	r3, r2
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	40021000 	.word	0x40021000

08000f78 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <LL_RCC_PLL_GetMainSource+0x18>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40021000 	.word	0x40021000

08000f94 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <LL_RCC_PLL_GetPrediv+0x18>)
 8000fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb8:	f003 030f 	and.w	r3, r3, #15
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000fd4:	f000 f860 	bl	8001098 <RCC_GetSystemClockFreq>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 f87a 	bl	80010dc <RCC_GetHCLKClockFreq>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f888 	bl	8001108 <RCC_GetPCLK1ClockFreq>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f894 	bl	8001130 <RCC_GetPCLK2ClockFreq>
 8001008:	4602      	mov	r2, r0
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	60da      	str	r2, [r3, #12]
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d12a      	bne.n	8001080 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ff8e 	bl	8000f4c <LL_RCC_GetUSARTClockSource>
 8001030:	4603      	mov	r3, r0
 8001032:	2b02      	cmp	r3, #2
 8001034:	d00f      	beq.n	8001056 <LL_RCC_GetUSARTClockFreq+0x3e>
 8001036:	2b03      	cmp	r3, #3
 8001038:	d005      	beq.n	8001046 <LL_RCC_GetUSARTClockFreq+0x2e>
 800103a:	2b01      	cmp	r3, #1
 800103c:	d114      	bne.n	8001068 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800103e:	f000 f82b 	bl	8001098 <RCC_GetSystemClockFreq>
 8001042:	60f8      	str	r0, [r7, #12]
        break;
 8001044:	e021      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8001046:	f7ff ff25 	bl	8000e94 <LL_RCC_HSI_IsReady>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d019      	beq.n	8001084 <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8001050:	4b10      	ldr	r3, [pc, #64]	; (8001094 <LL_RCC_GetUSARTClockFreq+0x7c>)
 8001052:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001054:	e016      	b.n	8001084 <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8001056:	f7ff ff2f 	bl	8000eb8 <LL_RCC_LSE_IsReady>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d013      	beq.n	8001088 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8001060:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001064:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001066:	e00f      	b.n	8001088 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001068:	f000 f816 	bl	8001098 <RCC_GetSystemClockFreq>
 800106c:	4603      	mov	r3, r0
 800106e:	4618      	mov	r0, r3
 8001070:	f000 f834 	bl	80010dc <RCC_GetHCLKClockFreq>
 8001074:	4603      	mov	r3, r0
 8001076:	4618      	mov	r0, r3
 8001078:	f000 f846 	bl	8001108 <RCC_GetPCLK1ClockFreq>
 800107c:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 800107e:	e004      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 8001080:	bf00      	nop
 8001082:	e002      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001084:	bf00      	nop
 8001086:	e000      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8001088:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 800108a:	68fb      	ldr	r3, [r7, #12]
}
 800108c:	4618      	mov	r0, r3
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	007a1200 	.word	0x007a1200

08001098 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80010a2:	f7ff ff1b 	bl	8000edc <LL_RCC_GetSysClkSource>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b04      	cmp	r3, #4
 80010aa:	d006      	beq.n	80010ba <RCC_GetSystemClockFreq+0x22>
 80010ac:	2b08      	cmp	r3, #8
 80010ae:	d007      	beq.n	80010c0 <RCC_GetSystemClockFreq+0x28>
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d109      	bne.n	80010c8 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80010b4:	4b08      	ldr	r3, [pc, #32]	; (80010d8 <RCC_GetSystemClockFreq+0x40>)
 80010b6:	607b      	str	r3, [r7, #4]
      break;
 80010b8:	e009      	b.n	80010ce <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80010ba:	4b07      	ldr	r3, [pc, #28]	; (80010d8 <RCC_GetSystemClockFreq+0x40>)
 80010bc:	607b      	str	r3, [r7, #4]
      break;
 80010be:	e006      	b.n	80010ce <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80010c0:	f000 f84a 	bl	8001158 <RCC_PLL_GetFreqDomain_SYS>
 80010c4:	6078      	str	r0, [r7, #4]
      break;
 80010c6:	e002      	b.n	80010ce <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <RCC_GetSystemClockFreq+0x40>)
 80010ca:	607b      	str	r3, [r7, #4]
      break;
 80010cc:	bf00      	nop
  }

  return frequency;
 80010ce:	687b      	ldr	r3, [r7, #4]
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	3708      	adds	r7, #8
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	007a1200 	.word	0x007a1200

080010dc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80010e4:	f7ff ff08 	bl	8000ef8 <LL_RCC_GetAHBPrescaler>
 80010e8:	4603      	mov	r3, r0
 80010ea:	091b      	lsrs	r3, r3, #4
 80010ec:	f003 030f 	and.w	r3, r3, #15
 80010f0:	4a04      	ldr	r2, [pc, #16]	; (8001104 <RCC_GetHCLKClockFreq+0x28>)
 80010f2:	5cd3      	ldrb	r3, [r2, r3]
 80010f4:	461a      	mov	r2, r3
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	40d3      	lsrs	r3, r2
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	08004a4c 	.word	0x08004a4c

08001108 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001110:	f7ff ff00 	bl	8000f14 <LL_RCC_GetAPB1Prescaler>
 8001114:	4603      	mov	r3, r0
 8001116:	0a1b      	lsrs	r3, r3, #8
 8001118:	4a04      	ldr	r2, [pc, #16]	; (800112c <RCC_GetPCLK1ClockFreq+0x24>)
 800111a:	5cd3      	ldrb	r3, [r2, r3]
 800111c:	461a      	mov	r2, r3
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	40d3      	lsrs	r3, r2
}
 8001122:	4618      	mov	r0, r3
 8001124:	3708      	adds	r7, #8
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	08004a5c 	.word	0x08004a5c

08001130 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001138:	f7ff fefa 	bl	8000f30 <LL_RCC_GetAPB2Prescaler>
 800113c:	4603      	mov	r3, r0
 800113e:	0adb      	lsrs	r3, r3, #11
 8001140:	4a04      	ldr	r2, [pc, #16]	; (8001154 <RCC_GetPCLK2ClockFreq+0x24>)
 8001142:	5cd3      	ldrb	r3, [r2, r3]
 8001144:	461a      	mov	r2, r3
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	40d3      	lsrs	r3, r2
}
 800114a:	4618      	mov	r0, r3
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	08004a5c 	.word	0x08004a5c

08001158 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001158:	b590      	push	{r4, r7, lr}
 800115a:	b085      	sub	sp, #20
 800115c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	2300      	movs	r3, #0
 8001164:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001166:	f7ff ff07 	bl	8000f78 <LL_RCC_PLL_GetMainSource>
 800116a:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d003      	beq.n	800117a <RCC_PLL_GetFreqDomain_SYS+0x22>
 8001172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001176:	d003      	beq.n	8001180 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8001178:	e005      	b.n	8001186 <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800117a:	4b13      	ldr	r3, [pc, #76]	; (80011c8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 800117c:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800117e:	e005      	b.n	800118c <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001182:	60fb      	str	r3, [r7, #12]
      break;
 8001184:	e002      	b.n	800118c <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001186:	4b10      	ldr	r3, [pc, #64]	; (80011c8 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8001188:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800118a:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 800118c:	f7ff ff10 	bl	8000fb0 <LL_RCC_PLL_GetPrediv>
 8001190:	4603      	mov	r3, r0
 8001192:	3301      	adds	r3, #1
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	fbb2 f4f3 	udiv	r4, r2, r3
 800119a:	f7ff fefb 	bl	8000f94 <LL_RCC_PLL_GetMultiplicator>
 800119e:	4603      	mov	r3, r0
 80011a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80011a4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80011a8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	fa92 f2a2 	rbit	r2, r2
 80011b0:	603a      	str	r2, [r7, #0]
  return(result);
 80011b2:	683a      	ldr	r2, [r7, #0]
 80011b4:	fab2 f282 	clz	r2, r2
 80011b8:	40d3      	lsrs	r3, r2
 80011ba:	3302      	adds	r3, #2
 80011bc:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd90      	pop	{r4, r7, pc}
 80011c8:	003d0900 	.word	0x003d0900
 80011cc:	007a1200 	.word	0x007a1200

080011d0 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	bf0c      	ite	eq
 80011e4:	2301      	moveq	r3, #1
 80011e6:	2300      	movne	r3, #0
 80011e8:	b2db      	uxtb	r3, r3
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	431a      	orrs	r2, r3
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	605a      	str	r2, [r3, #4]
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr

0800121c <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	6078      	str	r0, [r7, #4]
 8001224:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	431a      	orrs	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	609a      	str	r2, [r3, #8]
}
 8001236:	bf00      	nop
 8001238:	370c      	adds	r7, #12
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr

08001242 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001242:	b4b0      	push	{r4, r5, r7}
 8001244:	b085      	sub	sp, #20
 8001246:	af00      	add	r7, sp, #0
 8001248:	60f8      	str	r0, [r7, #12]
 800124a:	60b9      	str	r1, [r7, #8]
 800124c:	607a      	str	r2, [r7, #4]
 800124e:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001250:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001252:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800125a:	d114      	bne.n	8001286 <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800125c:	68bb      	ldr	r3, [r7, #8]
 800125e:	005a      	lsls	r2, r3, #1
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	085b      	lsrs	r3, r3, #1
 8001264:	441a      	add	r2, r3
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	fbb2 f3f3 	udiv	r3, r2, r3
 800126c:	b29b      	uxth	r3, r3
 800126e:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8001270:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001274:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001276:	086b      	lsrs	r3, r5, #1
 8001278:	b29b      	uxth	r3, r3
 800127a:	f003 0307 	and.w	r3, r3, #7
 800127e:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001284:	e00a      	b.n	800129c <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	085a      	lsrs	r2, r3, #1
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	441a      	add	r2, r3
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	fbb2 f3f3 	udiv	r3, r2, r3
 8001294:	b29b      	uxth	r3, r3
 8001296:	461a      	mov	r2, r3
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	60da      	str	r2, [r3, #12]
}
 800129c:	bf00      	nop
 800129e:	3714      	adds	r7, #20
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bcb0      	pop	{r4, r5, r7}
 80012a4:	4770      	bx	lr
	...

080012a8 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b088      	sub	sp, #32
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80012ba:	6878      	ldr	r0, [r7, #4]
 80012bc:	f7ff ff88 	bl	80011d0 <LL_USART_IsEnabled>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d14e      	bne.n	8001364 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681a      	ldr	r2, [r3, #0]
 80012ca:	4b29      	ldr	r3, [pc, #164]	; (8001370 <LL_USART_Init+0xc8>)
 80012cc:	4013      	ands	r3, r2
 80012ce:	683a      	ldr	r2, [r7, #0]
 80012d0:	6851      	ldr	r1, [r2, #4]
 80012d2:	683a      	ldr	r2, [r7, #0]
 80012d4:	68d2      	ldr	r2, [r2, #12]
 80012d6:	4311      	orrs	r1, r2
 80012d8:	683a      	ldr	r2, [r7, #0]
 80012da:	6912      	ldr	r2, [r2, #16]
 80012dc:	4311      	orrs	r1, r2
 80012de:	683a      	ldr	r2, [r7, #0]
 80012e0:	6992      	ldr	r2, [r2, #24]
 80012e2:	430a      	orrs	r2, r1
 80012e4:	431a      	orrs	r2, r3
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	4619      	mov	r1, r3
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff80 	bl	80011f6 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	695b      	ldr	r3, [r3, #20]
 80012fa:	4619      	mov	r1, r3
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ff8d 	bl	800121c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a1b      	ldr	r2, [pc, #108]	; (8001374 <LL_USART_Init+0xcc>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d104      	bne.n	8001314 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800130a:	2000      	movs	r0, #0
 800130c:	f7ff fe84 	bl	8001018 <LL_RCC_GetUSARTClockFreq>
 8001310:	61b8      	str	r0, [r7, #24]
 8001312:	e016      	b.n	8001342 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	4a18      	ldr	r2, [pc, #96]	; (8001378 <LL_USART_Init+0xd0>)
 8001318:	4293      	cmp	r3, r2
 800131a:	d107      	bne.n	800132c <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 800131c:	f107 0308 	add.w	r3, r7, #8
 8001320:	4618      	mov	r0, r3
 8001322:	f7ff fe53 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	61bb      	str	r3, [r7, #24]
 800132a:	e00a      	b.n	8001342 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	4a13      	ldr	r2, [pc, #76]	; (800137c <LL_USART_Init+0xd4>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d106      	bne.n	8001342 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001334:	f107 0308 	add.w	r3, r7, #8
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fe47 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d00d      	beq.n	8001364 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d009      	beq.n	8001364 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8001350:	2300      	movs	r3, #0
 8001352:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	699a      	ldr	r2, [r3, #24]
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	69b9      	ldr	r1, [r7, #24]
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f7ff ff6f 	bl	8001242 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001364:	7ffb      	ldrb	r3, [r7, #31]
}
 8001366:	4618      	mov	r0, r3
 8001368:	3720      	adds	r7, #32
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	efff69f3 	.word	0xefff69f3
 8001374:	40013800 	.word	0x40013800
 8001378:	40004400 	.word	0x40004400
 800137c:	40004800 	.word	0x40004800

08001380 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800138a:	687a      	ldr	r2, [r7, #4]
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001392:	4a07      	ldr	r2, [pc, #28]	; (80013b0 <LL_InitTick+0x30>)
 8001394:	3b01      	subs	r3, #1
 8001396:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <LL_InitTick+0x30>)
 800139a:	2200      	movs	r2, #0
 800139c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800139e:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <LL_InitTick+0x30>)
 80013a0:	2205      	movs	r2, #5
 80013a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80013a4:	bf00      	nop
 80013a6:	370c      	adds	r7, #12
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	e000e010 	.word	0xe000e010

080013b4 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80013bc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f7ff ffdd 	bl	8001380 <LL_InitTick>
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b085      	sub	sp, #20
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80013d8:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <LL_mDelay+0x44>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80013de:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013e6:	d00c      	beq.n	8001402 <LL_mDelay+0x32>
  {
    Delay++;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	3301      	adds	r3, #1
 80013ec:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80013ee:	e008      	b.n	8001402 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80013f0:	4b08      	ldr	r3, [pc, #32]	; (8001414 <LL_mDelay+0x44>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d002      	beq.n	8001402 <LL_mDelay+0x32>
    {
      Delay--;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3b01      	subs	r3, #1
 8001400:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1f3      	bne.n	80013f0 <LL_mDelay+0x20>
    }
  }
}
 8001408:	bf00      	nop
 800140a:	3714      	adds	r7, #20
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	e000e010 	.word	0xe000e010

08001418 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001420:	4a04      	ldr	r2, [pc, #16]	; (8001434 <LL_SetSystemCoreClock+0x1c>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6013      	str	r3, [r2, #0]
}
 8001426:	bf00      	nop
 8001428:	370c      	adds	r7, #12
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	20000048 	.word	0x20000048

08001438 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001438:	b480      	push	{r7}
 800143a:	b083      	sub	sp, #12
 800143c:	af00      	add	r7, sp, #0
 800143e:	4603      	mov	r3, r0
 8001440:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001442:	79fb      	ldrb	r3, [r7, #7]
 8001444:	f003 021f 	and.w	r2, r3, #31
 8001448:	4907      	ldr	r1, [pc, #28]	; (8001468 <NVIC_EnableIRQ+0x30>)
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	095b      	lsrs	r3, r3, #5
 8001450:	2001      	movs	r0, #1
 8001452:	fa00 f202 	lsl.w	r2, r0, r2
 8001456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000e100 	.word	0xe000e100

0800146c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147c:	2b00      	cmp	r3, #0
 800147e:	da0b      	bge.n	8001498 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	b2da      	uxtb	r2, r3
 8001484:	490c      	ldr	r1, [pc, #48]	; (80014b8 <NVIC_SetPriority+0x4c>)
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	f003 030f 	and.w	r3, r3, #15
 800148c:	3b04      	subs	r3, #4
 800148e:	0112      	lsls	r2, r2, #4
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	440b      	add	r3, r1
 8001494:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001496:	e009      	b.n	80014ac <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2da      	uxtb	r2, r3
 800149c:	4907      	ldr	r1, [pc, #28]	; (80014bc <NVIC_SetPriority+0x50>)
 800149e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a2:	0112      	lsls	r2, r2, #4
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	440b      	add	r3, r1
 80014a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000ed00 	.word	0xe000ed00
 80014bc:	e000e100 	.word	0xe000e100

080014c0 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80014c8:	4b08      	ldr	r3, [pc, #32]	; (80014ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014ca:	695a      	ldr	r2, [r3, #20]
 80014cc:	4907      	ldr	r1, [pc, #28]	; (80014ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80014d4:	4b05      	ldr	r3, [pc, #20]	; (80014ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014d6:	695a      	ldr	r2, [r3, #20]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	4013      	ands	r3, r2
 80014dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014de:	68fb      	ldr	r3, [r7, #12]
}
 80014e0:	bf00      	nop
 80014e2:	3714      	adds	r7, #20
 80014e4:	46bd      	mov	sp, r7
 80014e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ea:	4770      	bx	lr
 80014ec:	40021000 	.word	0x40021000

080014f0 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80014f4:	2001      	movs	r0, #1
 80014f6:	f7ff ffe3 	bl	80014c0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 80014fa:	2100      	movs	r1, #0
 80014fc:	2010      	movs	r0, #16
 80014fe:	f7ff ffb5 	bl	800146c <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001502:	2010      	movs	r0, #16
 8001504:	f7ff ff98 	bl	8001438 <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8001508:	2100      	movs	r1, #0
 800150a:	2011      	movs	r0, #17
 800150c:	f7ff ffae 	bl	800146c <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001510:	2011      	movs	r0, #17
 8001512:	f7ff ff91 	bl	8001438 <NVIC_EnableIRQ>

}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}
	...

0800151c <LL_AHB1_GRP1_EnableClock>:
{
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001526:	695a      	ldr	r2, [r3, #20]
 8001528:	4907      	ldr	r1, [pc, #28]	; (8001548 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4313      	orrs	r3, r2
 800152e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001530:	4b05      	ldr	r3, [pc, #20]	; (8001548 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001532:	695a      	ldr	r2, [r3, #20]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	4013      	ands	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800153a:	68fb      	ldr	r3, [r7, #12]
}
 800153c:	bf00      	nop
 800153e:	3714      	adds	r7, #20
 8001540:	46bd      	mov	sp, r7
 8001542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001546:	4770      	bx	lr
 8001548:	40021000 	.word	0x40021000

0800154c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800154c:	b480      	push	{r7}
 800154e:	b083      	sub	sp, #12
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	683a      	ldr	r2, [r7, #0]
 800155a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800155c:	bf00      	nop
 800155e:	370c      	adds	r7, #12
 8001560:	46bd      	mov	sp, r7
 8001562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001566:	4770      	bx	lr

08001568 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156e:	463b      	mov	r3, r7
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
 800157c:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800157e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001582:	f7ff ffcb 	bl	800151c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001586:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800158a:	f7ff ffc7 	bl	800151c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 800158e:	2108      	movs	r1, #8
 8001590:	480a      	ldr	r0, [pc, #40]	; (80015bc <MX_GPIO_Init+0x54>)
 8001592:	f7ff ffdb 	bl	800154c <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001596:	2308      	movs	r3, #8
 8001598:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800159a:	2301      	movs	r3, #1
 800159c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800159e:	2300      	movs	r3, #0
 80015a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015a2:	2300      	movs	r3, #0
 80015a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015aa:	463b      	mov	r3, r7
 80015ac:	4619      	mov	r1, r3
 80015ae:	4803      	ldr	r0, [pc, #12]	; (80015bc <MX_GPIO_Init+0x54>)
 80015b0:	f7ff fbf5 	bl	8000d9e <LL_GPIO_Init>

}
 80015b4:	bf00      	nop
 80015b6:	3718      	adds	r7, #24
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	48000400 	.word	0x48000400

080015c0 <NVIC_SetPriorityGrouping>:
{
 80015c0:	b480      	push	{r7}
 80015c2:	b085      	sub	sp, #20
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4b0c      	ldr	r3, [pc, #48]	; (8001604 <NVIC_SetPriorityGrouping+0x44>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d6:	68ba      	ldr	r2, [r7, #8]
 80015d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015dc:	4013      	ands	r3, r2
 80015de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015e0:	68fb      	ldr	r3, [r7, #12]
 80015e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015e4:	68bb      	ldr	r3, [r7, #8]
 80015e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015f2:	4a04      	ldr	r2, [pc, #16]	; (8001604 <NVIC_SetPriorityGrouping+0x44>)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	60d3      	str	r3, [r2, #12]
}
 80015f8:	bf00      	nop
 80015fa:	3714      	adds	r7, #20
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr
 8001604:	e000ed00 	.word	0xe000ed00

08001608 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	3b01      	subs	r3, #1
 8001616:	4a06      	ldr	r2, [pc, #24]	; (8001630 <LL_DMA_GetDataLength+0x28>)
 8001618:	5cd3      	ldrb	r3, [r2, r3]
 800161a:	461a      	mov	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	4413      	add	r3, r2
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	b29b      	uxth	r3, r3
                   DMA_CNDTR_NDT));
}
 8001624:	4618      	mov	r0, r3
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr
 8001630:	08004a3c 	.word	0x08004a3c

08001634 <LL_RCC_HSI_Enable>:
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001638:	4b05      	ldr	r3, [pc, #20]	; (8001650 <LL_RCC_HSI_Enable+0x1c>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4a04      	ldr	r2, [pc, #16]	; (8001650 <LL_RCC_HSI_Enable+0x1c>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6013      	str	r3, [r2, #0]
}
 8001644:	bf00      	nop
 8001646:	46bd      	mov	sp, r7
 8001648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164c:	4770      	bx	lr
 800164e:	bf00      	nop
 8001650:	40021000 	.word	0x40021000

08001654 <LL_RCC_HSI_IsReady>:
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <LL_RCC_HSI_IsReady+0x20>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b02      	cmp	r3, #2
 8001662:	bf0c      	ite	eq
 8001664:	2301      	moveq	r3, #1
 8001666:	2300      	movne	r3, #0
 8001668:	b2db      	uxtb	r3, r3
}
 800166a:	4618      	mov	r0, r3
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr
 8001674:	40021000 	.word	0x40021000

08001678 <LL_RCC_HSI_SetCalibTrimming>:
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001680:	4b07      	ldr	r3, [pc, #28]	; (80016a0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	00db      	lsls	r3, r3, #3
 800168c:	4904      	ldr	r1, [pc, #16]	; (80016a0 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800168e:	4313      	orrs	r3, r2
 8001690:	600b      	str	r3, [r1, #0]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40021000 	.word	0x40021000

080016a4 <LL_RCC_SetSysClkSource>:
{
 80016a4:	b480      	push	{r7}
 80016a6:	b083      	sub	sp, #12
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80016ac:	4b06      	ldr	r3, [pc, #24]	; (80016c8 <LL_RCC_SetSysClkSource+0x24>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f023 0203 	bic.w	r2, r3, #3
 80016b4:	4904      	ldr	r1, [pc, #16]	; (80016c8 <LL_RCC_SetSysClkSource+0x24>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	604b      	str	r3, [r1, #4]
}
 80016bc:	bf00      	nop
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr
 80016c8:	40021000 	.word	0x40021000

080016cc <LL_RCC_GetSysClkSource>:
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80016d0:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <LL_RCC_GetSysClkSource+0x18>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f003 030c 	and.w	r3, r3, #12
}
 80016d8:	4618      	mov	r0, r3
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	40021000 	.word	0x40021000

080016e8 <LL_RCC_SetAHBPrescaler>:
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80016f0:	4b06      	ldr	r3, [pc, #24]	; (800170c <LL_RCC_SetAHBPrescaler+0x24>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016f8:	4904      	ldr	r1, [pc, #16]	; (800170c <LL_RCC_SetAHBPrescaler+0x24>)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4313      	orrs	r3, r2
 80016fe:	604b      	str	r3, [r1, #4]
}
 8001700:	bf00      	nop
 8001702:	370c      	adds	r7, #12
 8001704:	46bd      	mov	sp, r7
 8001706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170a:	4770      	bx	lr
 800170c:	40021000 	.word	0x40021000

08001710 <LL_RCC_SetAPB1Prescaler>:
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001718:	4b06      	ldr	r3, [pc, #24]	; (8001734 <LL_RCC_SetAPB1Prescaler+0x24>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001720:	4904      	ldr	r1, [pc, #16]	; (8001734 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4313      	orrs	r3, r2
 8001726:	604b      	str	r3, [r1, #4]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	40021000 	.word	0x40021000

08001738 <LL_RCC_SetAPB2Prescaler>:
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001740:	4b06      	ldr	r3, [pc, #24]	; (800175c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001748:	4904      	ldr	r1, [pc, #16]	; (800175c <LL_RCC_SetAPB2Prescaler+0x24>)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4313      	orrs	r3, r2
 800174e:	604b      	str	r3, [r1, #4]
}
 8001750:	bf00      	nop
 8001752:	370c      	adds	r7, #12
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr
 800175c:	40021000 	.word	0x40021000

08001760 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001760:	b480      	push	{r7}
 8001762:	b085      	sub	sp, #20
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <LL_APB1_GRP1_EnableClock+0x2c>)
 800176a:	69da      	ldr	r2, [r3, #28]
 800176c:	4907      	ldr	r1, [pc, #28]	; (800178c <LL_APB1_GRP1_EnableClock+0x2c>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	4313      	orrs	r3, r2
 8001772:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <LL_APB1_GRP1_EnableClock+0x2c>)
 8001776:	69da      	ldr	r2, [r3, #28]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4013      	ands	r3, r2
 800177c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800177e:	68fb      	ldr	r3, [r7, #12]
}
 8001780:	bf00      	nop
 8001782:	3714      	adds	r7, #20
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr
 800178c:	40021000 	.word	0x40021000

08001790 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001790:	b480      	push	{r7}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001798:	4b08      	ldr	r3, [pc, #32]	; (80017bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800179a:	699a      	ldr	r2, [r3, #24]
 800179c:	4907      	ldr	r1, [pc, #28]	; (80017bc <LL_APB2_GRP1_EnableClock+0x2c>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4313      	orrs	r3, r2
 80017a2:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80017a4:	4b05      	ldr	r3, [pc, #20]	; (80017bc <LL_APB2_GRP1_EnableClock+0x2c>)
 80017a6:	699a      	ldr	r2, [r3, #24]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	4013      	ands	r3, r2
 80017ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017ae:	68fb      	ldr	r3, [r7, #12]
}
 80017b0:	bf00      	nop
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	40021000 	.word	0x40021000

080017c0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80017c8:	4b06      	ldr	r3, [pc, #24]	; (80017e4 <LL_FLASH_SetLatency+0x24>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f023 0207 	bic.w	r2, r3, #7
 80017d0:	4904      	ldr	r1, [pc, #16]	; (80017e4 <LL_FLASH_SetLatency+0x24>)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	600b      	str	r3, [r1, #0]
}
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr
 80017e4:	40022000 	.word	0x40022000

080017e8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80017ec:	4b04      	ldr	r3, [pc, #16]	; (8001800 <LL_FLASH_GetLatency+0x18>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0307 	and.w	r3, r3, #7
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr
 80017fe:	bf00      	nop
 8001800:	40022000 	.word	0x40022000

08001804 <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2b04      	cmp	r3, #4
 8001810:	d106      	bne.n	8001820 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001812:	4b09      	ldr	r3, [pc, #36]	; (8001838 <LL_SYSTICK_SetClkSource+0x34>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a08      	ldr	r2, [pc, #32]	; (8001838 <LL_SYSTICK_SetClkSource+0x34>)
 8001818:	f043 0304 	orr.w	r3, r3, #4
 800181c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 800181e:	e005      	b.n	800182c <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001820:	4b05      	ldr	r3, [pc, #20]	; (8001838 <LL_SYSTICK_SetClkSource+0x34>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a04      	ldr	r2, [pc, #16]	; (8001838 <LL_SYSTICK_SetClkSource+0x34>)
 8001826:	f023 0304 	bic.w	r3, r3, #4
 800182a:	6013      	str	r3, [r2, #0]
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr
 8001838:	e000e010 	.word	0xe000e010

0800183c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800183c:	b480      	push	{r7}
 800183e:	b083      	sub	sp, #12
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
 8001844:	460b      	mov	r3, r1
 8001846:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8001848:	78fb      	ldrb	r3, [r7, #3]
 800184a:	b29a      	uxth	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8001850:	bf00      	nop
 8001852:	370c      	adds	r7, #12
 8001854:	46bd      	mov	sp, r7
 8001856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185a:	4770      	bx	lr

0800185c <main>:
 int flag=0;

	// type your global variables here:

int main(void)
{
 800185c:	b590      	push	{r4, r7, lr}
 800185e:	b083      	sub	sp, #12
 8001860:	af00      	add	r7, sp, #0
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8001862:	2001      	movs	r0, #1
 8001864:	f7ff ff94 	bl	8001790 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001868:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800186c:	f7ff ff78 	bl	8001760 <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001870:	2003      	movs	r0, #3
 8001872:	f7ff fea5 	bl	80015c0 <NVIC_SetPriorityGrouping>


  /* Configure the system clock */
  SystemClock_Config();
 8001876:	f000 f8d3 	bl	8001a20 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800187a:	f7ff fe75 	bl	8001568 <MX_GPIO_Init>
  MX_DMA_Init();
 800187e:	f7ff fe37 	bl	80014f0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001882:	f000 fe71 	bl	8002568 <MX_USART2_UART_Init>

  /* Space for your local variables, callback registration ...*/

  USART2_RegisterCallback(proccesDmaData);
 8001886:	485b      	ldr	r0, [pc, #364]	; (80019f4 <main+0x198>)
 8001888:	f000 fe5c 	bl	8002544 <USART2_RegisterCallback>
	  /* Periodic transmission of information about DMA Rx buffer state.
	   * Transmission frequency - 5Hz.
	   * Message format - "Buffer capacity: %d bytes, occupied memory: %d bytes, load [in %]: %f%"
	   * Example message (what I wish to see in terminal) - Buffer capacity: 1000 bytes, occupied memory: 231 bytes, load [in %]: 23.1%
	   */
	  LL_mDelay(5000);
 800188c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001890:	f7ff fd9e 	bl	80013d0 <LL_mDelay>

	  for(uint8_t j=0; j<=67; j++){
 8001894:	2300      	movs	r3, #0
 8001896:	71fb      	strb	r3, [r7, #7]
 8001898:	e0a6      	b.n	80019e8 <main+0x18c>
		  if(j==17){
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	2b11      	cmp	r3, #17
 800189e:	d121      	bne.n	80018e4 <main+0x88>
			  itoa(DMA_USART2_BUFFER_SIZE, buffer_capacity, 10);
 80018a0:	220a      	movs	r2, #10
 80018a2:	4955      	ldr	r1, [pc, #340]	; (80019f8 <main+0x19c>)
 80018a4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80018a8:	f001 f836 	bl	8002918 <itoa>
			  for(uint8_t i=0; i<10; i++){
 80018ac:	2300      	movs	r3, #0
 80018ae:	71bb      	strb	r3, [r7, #6]
 80018b0:	e00c      	b.n	80018cc <main+0x70>
				  LL_USART_TransmitData8(USART2, buffer_capacity[i]);
 80018b2:	79bb      	ldrb	r3, [r7, #6]
 80018b4:	4a50      	ldr	r2, [pc, #320]	; (80019f8 <main+0x19c>)
 80018b6:	5cd3      	ldrb	r3, [r2, r3]
 80018b8:	4619      	mov	r1, r3
 80018ba:	4850      	ldr	r0, [pc, #320]	; (80019fc <main+0x1a0>)
 80018bc:	f7ff ffbe 	bl	800183c <LL_USART_TransmitData8>
				  LL_mDelay(1);
 80018c0:	2001      	movs	r0, #1
 80018c2:	f7ff fd85 	bl	80013d0 <LL_mDelay>
			  for(uint8_t i=0; i<10; i++){
 80018c6:	79bb      	ldrb	r3, [r7, #6]
 80018c8:	3301      	adds	r3, #1
 80018ca:	71bb      	strb	r3, [r7, #6]
 80018cc:	79bb      	ldrb	r3, [r7, #6]
 80018ce:	2b09      	cmp	r3, #9
 80018d0:	d9ef      	bls.n	80018b2 <main+0x56>

			  }

			  j++;
 80018d2:	79fb      	ldrb	r3, [r7, #7]
 80018d4:	3301      	adds	r3, #1
 80018d6:	71fb      	strb	r3, [r7, #7]
			  memset(buffer_capacity,'\000',10);
 80018d8:	220a      	movs	r2, #10
 80018da:	2100      	movs	r1, #0
 80018dc:	4846      	ldr	r0, [pc, #280]	; (80019f8 <main+0x19c>)
 80018de:	f001 f81d 	bl	800291c <memset>
 80018e2:	e07b      	b.n	80019dc <main+0x180>
		  }
		  else if(j==44){
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	2b2c      	cmp	r3, #44	; 0x2c
 80018e8:	d127      	bne.n	800193a <main+0xde>
			  itoa(DMA_USART2_BUFFER_SIZE-LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6), buffer_memory, 10);
 80018ea:	2106      	movs	r1, #6
 80018ec:	4844      	ldr	r0, [pc, #272]	; (8001a00 <main+0x1a4>)
 80018ee:	f7ff fe8b 	bl	8001608 <LL_DMA_GetDataLength>
 80018f2:	4603      	mov	r3, r0
 80018f4:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80018f8:	220a      	movs	r2, #10
 80018fa:	4942      	ldr	r1, [pc, #264]	; (8001a04 <main+0x1a8>)
 80018fc:	4618      	mov	r0, r3
 80018fe:	f001 f80b 	bl	8002918 <itoa>
			  for(uint8_t i=0; i<10; i++){
 8001902:	2300      	movs	r3, #0
 8001904:	717b      	strb	r3, [r7, #5]
 8001906:	e00c      	b.n	8001922 <main+0xc6>
				  LL_USART_TransmitData8(USART2, buffer_memory[i]);
 8001908:	797b      	ldrb	r3, [r7, #5]
 800190a:	4a3e      	ldr	r2, [pc, #248]	; (8001a04 <main+0x1a8>)
 800190c:	5cd3      	ldrb	r3, [r2, r3]
 800190e:	4619      	mov	r1, r3
 8001910:	483a      	ldr	r0, [pc, #232]	; (80019fc <main+0x1a0>)
 8001912:	f7ff ff93 	bl	800183c <LL_USART_TransmitData8>
				  LL_mDelay(1);
 8001916:	2001      	movs	r0, #1
 8001918:	f7ff fd5a 	bl	80013d0 <LL_mDelay>
			  for(uint8_t i=0; i<10; i++){
 800191c:	797b      	ldrb	r3, [r7, #5]
 800191e:	3301      	adds	r3, #1
 8001920:	717b      	strb	r3, [r7, #5]
 8001922:	797b      	ldrb	r3, [r7, #5]
 8001924:	2b09      	cmp	r3, #9
 8001926:	d9ef      	bls.n	8001908 <main+0xac>
			  }
			  j++;
 8001928:	79fb      	ldrb	r3, [r7, #7]
 800192a:	3301      	adds	r3, #1
 800192c:	71fb      	strb	r3, [r7, #7]

			  memset(buffer_memory,'\000',10);
 800192e:	220a      	movs	r2, #10
 8001930:	2100      	movs	r1, #0
 8001932:	4834      	ldr	r0, [pc, #208]	; (8001a04 <main+0x1a8>)
 8001934:	f000 fff2 	bl	800291c <memset>
 8001938:	e050      	b.n	80019dc <main+0x180>
		  }
		  else if(j==65){
 800193a:	79fb      	ldrb	r3, [r7, #7]
 800193c:	2b41      	cmp	r3, #65	; 0x41
 800193e:	d146      	bne.n	80019ce <main+0x172>
			  load=(double)(DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6));
 8001940:	2106      	movs	r1, #6
 8001942:	482f      	ldr	r0, [pc, #188]	; (8001a00 <main+0x1a4>)
 8001944:	f7ff fe60 	bl	8001608 <LL_DMA_GetDataLength>
 8001948:	4603      	mov	r3, r0
 800194a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800194e:	4618      	mov	r0, r3
 8001950:	f7fe fdd8 	bl	8000504 <__aeabi_ui2d>
 8001954:	4603      	mov	r3, r0
 8001956:	460c      	mov	r4, r1
 8001958:	4a2b      	ldr	r2, [pc, #172]	; (8001a08 <main+0x1ac>)
 800195a:	e9c2 3400 	strd	r3, r4, [r2]
			  			  load=(100*load)/DMA_USART2_BUFFER_SIZE;
 800195e:	4b2a      	ldr	r3, [pc, #168]	; (8001a08 <main+0x1ac>)
 8001960:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001964:	f04f 0200 	mov.w	r2, #0
 8001968:	4b28      	ldr	r3, [pc, #160]	; (8001a0c <main+0x1b0>)
 800196a:	f7fe fe45 	bl	80005f8 <__aeabi_dmul>
 800196e:	4603      	mov	r3, r0
 8001970:	460c      	mov	r4, r1
 8001972:	4618      	mov	r0, r3
 8001974:	4621      	mov	r1, r4
 8001976:	f04f 0200 	mov.w	r2, #0
 800197a:	4b25      	ldr	r3, [pc, #148]	; (8001a10 <main+0x1b4>)
 800197c:	f7fe ff66 	bl	800084c <__aeabi_ddiv>
 8001980:	4603      	mov	r3, r0
 8001982:	460c      	mov	r4, r1
 8001984:	4a20      	ldr	r2, [pc, #128]	; (8001a08 <main+0x1ac>)
 8001986:	e9c2 3400 	strd	r3, r4, [r2]
			  			  sprintf(buffer_load, "%f" ,load);
 800198a:	4b1f      	ldr	r3, [pc, #124]	; (8001a08 <main+0x1ac>)
 800198c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001990:	461a      	mov	r2, r3
 8001992:	4623      	mov	r3, r4
 8001994:	491f      	ldr	r1, [pc, #124]	; (8001a14 <main+0x1b8>)
 8001996:	4820      	ldr	r0, [pc, #128]	; (8001a18 <main+0x1bc>)
 8001998:	f001 fc24 	bl	80031e4 <siprintf>
			  			  for(uint8_t i=0; i<sizeof(buffer_load); i++){
 800199c:	2300      	movs	r3, #0
 800199e:	713b      	strb	r3, [r7, #4]
 80019a0:	e00c      	b.n	80019bc <main+0x160>
			  				  LL_USART_TransmitData8(USART2, buffer_load[i]);
 80019a2:	793b      	ldrb	r3, [r7, #4]
 80019a4:	4a1c      	ldr	r2, [pc, #112]	; (8001a18 <main+0x1bc>)
 80019a6:	5cd3      	ldrb	r3, [r2, r3]
 80019a8:	4619      	mov	r1, r3
 80019aa:	4814      	ldr	r0, [pc, #80]	; (80019fc <main+0x1a0>)
 80019ac:	f7ff ff46 	bl	800183c <LL_USART_TransmitData8>
			  				  LL_mDelay(1);
 80019b0:	2001      	movs	r0, #1
 80019b2:	f7ff fd0d 	bl	80013d0 <LL_mDelay>
			  			  for(uint8_t i=0; i<sizeof(buffer_load); i++){
 80019b6:	793b      	ldrb	r3, [r7, #4]
 80019b8:	3301      	adds	r3, #1
 80019ba:	713b      	strb	r3, [r7, #4]
 80019bc:	793b      	ldrb	r3, [r7, #4]
 80019be:	2b09      	cmp	r3, #9
 80019c0:	d9ef      	bls.n	80019a2 <main+0x146>
			  			  }
			  			  memset(buffer_load,'\000',6);
 80019c2:	2206      	movs	r2, #6
 80019c4:	2100      	movs	r1, #0
 80019c6:	4814      	ldr	r0, [pc, #80]	; (8001a18 <main+0x1bc>)
 80019c8:	f000 ffa8 	bl	800291c <memset>
 80019cc:	e006      	b.n	80019dc <main+0x180>
			  //LL_USART_TransmitData8(USART2, 100*(DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6))/(DMA_USART2_BUFFER_SIZE));
		  }
		  else{
			  LL_USART_TransmitData8(USART2, message[j]);
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	4a12      	ldr	r2, [pc, #72]	; (8001a1c <main+0x1c0>)
 80019d2:	5cd3      	ldrb	r3, [r2, r3]
 80019d4:	4619      	mov	r1, r3
 80019d6:	4809      	ldr	r0, [pc, #36]	; (80019fc <main+0x1a0>)
 80019d8:	f7ff ff30 	bl	800183c <LL_USART_TransmitData8>
		  }
		  LL_mDelay(1);
 80019dc:	2001      	movs	r0, #1
 80019de:	f7ff fcf7 	bl	80013d0 <LL_mDelay>
	  for(uint8_t j=0; j<=67; j++){
 80019e2:	79fb      	ldrb	r3, [r7, #7]
 80019e4:	3301      	adds	r3, #1
 80019e6:	71fb      	strb	r3, [r7, #7]
 80019e8:	79fb      	ldrb	r3, [r7, #7]
 80019ea:	2b43      	cmp	r3, #67	; 0x43
 80019ec:	f67f af55 	bls.w	800189a <main+0x3e>
	  LL_mDelay(5000);
 80019f0:	e74c      	b.n	800188c <main+0x30>
 80019f2:	bf00      	nop
 80019f4:	08001a8d 	.word	0x08001a8d
 80019f8:	20000258 	.word	0x20000258
 80019fc:	40004400 	.word	0x40004400
 8001a00:	40020000 	.word	0x40020000
 8001a04:	20000288 	.word	0x20000288
 8001a08:	20000298 	.word	0x20000298
 8001a0c:	40590000 	.word	0x40590000
 8001a10:	40700000 	.word	0x40700000
 8001a14:	08004a38 	.word	0x08004a38
 8001a18:	200002a0 	.word	0x200002a0
 8001a1c:	20000000 	.word	0x20000000

08001a20 <SystemClock_Config>:
  }
}


void SystemClock_Config(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8001a24:	2000      	movs	r0, #0
 8001a26:	f7ff fecb 	bl	80017c0 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8001a2a:	f7ff fedd 	bl	80017e8 <LL_FLASH_GetLatency>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8001a34:	f000 f8a0 	bl	8001b78 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8001a38:	f7ff fdfc 	bl	8001634 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001a3c:	bf00      	nop
 8001a3e:	f7ff fe09 	bl	8001654 <LL_RCC_HSI_IsReady>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d1fa      	bne.n	8001a3e <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001a48:	2010      	movs	r0, #16
 8001a4a:	f7ff fe15 	bl	8001678 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001a4e:	2000      	movs	r0, #0
 8001a50:	f7ff fe4a 	bl	80016e8 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8001a54:	2000      	movs	r0, #0
 8001a56:	f7ff fe5b 	bl	8001710 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	f7ff fe6c 	bl	8001738 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001a60:	2000      	movs	r0, #0
 8001a62:	f7ff fe1f 	bl	80016a4 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8001a66:	bf00      	nop
 8001a68:	f7ff fe30 	bl	80016cc <LL_RCC_GetSysClkSource>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d1fa      	bne.n	8001a68 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 8001a72:	4805      	ldr	r0, [pc, #20]	; (8001a88 <SystemClock_Config+0x68>)
 8001a74:	f7ff fc9e 	bl	80013b4 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8001a78:	2004      	movs	r0, #4
 8001a7a:	f7ff fec3 	bl	8001804 <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 8001a7e:	4802      	ldr	r0, [pc, #8]	; (8001a88 <SystemClock_Config+0x68>)
 8001a80:	f7ff fcca 	bl	8001418 <LL_SetSystemCoreClock>
}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	007a1200 	.word	0x007a1200

08001a8c <proccesDmaData>:

}


void proccesDmaData(const uint8_t* data, uint16_t n)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b084      	sub	sp, #16
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
 8001a94:	460b      	mov	r3, r1
 8001a96:	807b      	strh	r3, [r7, #2]

	for(uint8_t i = 0; i<n; i++){
 8001a98:	2300      	movs	r3, #0
 8001a9a:	73fb      	strb	r3, [r7, #15]
 8001a9c:	e05a      	b.n	8001b54 <proccesDmaData+0xc8>
		if (*(data+i) == 35){
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	687a      	ldr	r2, [r7, #4]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b23      	cmp	r3, #35	; 0x23
 8001aa8:	d102      	bne.n	8001ab0 <proccesDmaData+0x24>
			flag=1;
 8001aaa:	4b2f      	ldr	r3, [pc, #188]	; (8001b68 <proccesDmaData+0xdc>)
 8001aac:	2201      	movs	r2, #1
 8001aae:	601a      	str	r2, [r3, #0]
		}


		if(flag){
 8001ab0:	4b2d      	ldr	r3, [pc, #180]	; (8001b68 <proccesDmaData+0xdc>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d04a      	beq.n	8001b4e <proccesDmaData+0xc2>

			buffer[i]=*(data+i);
 8001ab8:	7bfb      	ldrb	r3, [r7, #15]
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	441a      	add	r2, r3
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	7811      	ldrb	r1, [r2, #0]
 8001ac2:	4a2a      	ldr	r2, [pc, #168]	; (8001b6c <proccesDmaData+0xe0>)
 8001ac4:	54d1      	strb	r1, [r2, r3]

			if (*(data+i) == 36){
 8001ac6:	7bfb      	ldrb	r3, [r7, #15]
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	4413      	add	r3, r2
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	2b24      	cmp	r3, #36	; 0x24
 8001ad0:	d130      	bne.n	8001b34 <proccesDmaData+0xa8>

				for(uint8_t j = 0; j<sizeof(buffer); j++){
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	73bb      	strb	r3, [r7, #14]
 8001ad6:	e022      	b.n	8001b1e <proccesDmaData+0x92>
					if((buffer[j] > 96) && (buffer[j] < 123)){
 8001ad8:	7bbb      	ldrb	r3, [r7, #14]
 8001ada:	4a24      	ldr	r2, [pc, #144]	; (8001b6c <proccesDmaData+0xe0>)
 8001adc:	5cd3      	ldrb	r3, [r2, r3]
 8001ade:	2b60      	cmp	r3, #96	; 0x60
 8001ae0:	d90a      	bls.n	8001af8 <proccesDmaData+0x6c>
 8001ae2:	7bbb      	ldrb	r3, [r7, #14]
 8001ae4:	4a21      	ldr	r2, [pc, #132]	; (8001b6c <proccesDmaData+0xe0>)
 8001ae6:	5cd3      	ldrb	r3, [r2, r3]
 8001ae8:	2b7a      	cmp	r3, #122	; 0x7a
 8001aea:	d805      	bhi.n	8001af8 <proccesDmaData+0x6c>
						small_letter++;
 8001aec:	4b20      	ldr	r3, [pc, #128]	; (8001b70 <proccesDmaData+0xe4>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	3301      	adds	r3, #1
 8001af2:	b29a      	uxth	r2, r3
 8001af4:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <proccesDmaData+0xe4>)
 8001af6:	801a      	strh	r2, [r3, #0]
					}
					if((buffer[j] > 64) && (buffer[j]<91)){
 8001af8:	7bbb      	ldrb	r3, [r7, #14]
 8001afa:	4a1c      	ldr	r2, [pc, #112]	; (8001b6c <proccesDmaData+0xe0>)
 8001afc:	5cd3      	ldrb	r3, [r2, r3]
 8001afe:	2b40      	cmp	r3, #64	; 0x40
 8001b00:	d90a      	bls.n	8001b18 <proccesDmaData+0x8c>
 8001b02:	7bbb      	ldrb	r3, [r7, #14]
 8001b04:	4a19      	ldr	r2, [pc, #100]	; (8001b6c <proccesDmaData+0xe0>)
 8001b06:	5cd3      	ldrb	r3, [r2, r3]
 8001b08:	2b5a      	cmp	r3, #90	; 0x5a
 8001b0a:	d805      	bhi.n	8001b18 <proccesDmaData+0x8c>
						capital_letter++;
 8001b0c:	4b19      	ldr	r3, [pc, #100]	; (8001b74 <proccesDmaData+0xe8>)
 8001b0e:	881b      	ldrh	r3, [r3, #0]
 8001b10:	3301      	adds	r3, #1
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <proccesDmaData+0xe8>)
 8001b16:	801a      	strh	r2, [r3, #0]
				for(uint8_t j = 0; j<sizeof(buffer); j++){
 8001b18:	7bbb      	ldrb	r3, [r7, #14]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	73bb      	strb	r3, [r7, #14]
 8001b1e:	7bbb      	ldrb	r3, [r7, #14]
 8001b20:	2b22      	cmp	r3, #34	; 0x22
 8001b22:	d9d9      	bls.n	8001ad8 <proccesDmaData+0x4c>
					}
				}
				memset(buffer,'\000',sizeof(buffer));
 8001b24:	2223      	movs	r2, #35	; 0x23
 8001b26:	2100      	movs	r1, #0
 8001b28:	4810      	ldr	r0, [pc, #64]	; (8001b6c <proccesDmaData+0xe0>)
 8001b2a:	f000 fef7 	bl	800291c <memset>
				flag=0;
 8001b2e:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <proccesDmaData+0xdc>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
			}

			if(i==n-1){
 8001b34:	7bfa      	ldrb	r2, [r7, #15]
 8001b36:	887b      	ldrh	r3, [r7, #2]
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d107      	bne.n	8001b4e <proccesDmaData+0xc2>
				flag=0;
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <proccesDmaData+0xdc>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
				memset(buffer,'\000',sizeof(buffer));
 8001b44:	2223      	movs	r2, #35	; 0x23
 8001b46:	2100      	movs	r1, #0
 8001b48:	4808      	ldr	r0, [pc, #32]	; (8001b6c <proccesDmaData+0xe0>)
 8001b4a:	f000 fee7 	bl	800291c <memset>
	for(uint8_t i = 0; i<n; i++){
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	3301      	adds	r3, #1
 8001b52:	73fb      	strb	r3, [r7, #15]
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	887a      	ldrh	r2, [r7, #2]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d89f      	bhi.n	8001a9e <proccesDmaData+0x12>
			}

		}
	}
}
 8001b5e:	bf00      	nop
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	20000240 	.word	0x20000240
 8001b6c:	20000264 	.word	0x20000264
 8001b70:	2000023c 	.word	0x2000023c
 8001b74:	2000023e 	.word	0x2000023e

08001b78 <Error_Handler>:


void Error_Handler(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0

}
 8001b7c:	bf00      	nop
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
	...

08001b88 <LL_DMA_DisableChannel>:
{
 8001b88:	b480      	push	{r7}
 8001b8a:	b083      	sub	sp, #12
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	3b01      	subs	r3, #1
 8001b96:	4a0b      	ldr	r2, [pc, #44]	; (8001bc4 <LL_DMA_DisableChannel+0x3c>)
 8001b98:	5cd3      	ldrb	r3, [r2, r3]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	683a      	ldr	r2, [r7, #0]
 8001ba4:	3a01      	subs	r2, #1
 8001ba6:	4907      	ldr	r1, [pc, #28]	; (8001bc4 <LL_DMA_DisableChannel+0x3c>)
 8001ba8:	5c8a      	ldrb	r2, [r1, r2]
 8001baa:	4611      	mov	r1, r2
 8001bac:	687a      	ldr	r2, [r7, #4]
 8001bae:	440a      	add	r2, r1
 8001bb0:	f023 0301 	bic.w	r3, r3, #1
 8001bb4:	6013      	str	r3, [r2, #0]
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	08004a44 	.word	0x08004a44

08001bc8 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bd8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001bdc:	bf0c      	ite	eq
 8001bde:	2301      	moveq	r3, #1
 8001be0:	2300      	movne	r3, #0
 8001be2:	b2db      	uxtb	r3, r3
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c04:	bf0c      	ite	eq
 8001c06:	2301      	moveq	r3, #1
 8001c08:	2300      	movne	r3, #0
 8001c0a:	b2db      	uxtb	r3, r3
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c28:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001c2c:	bf0c      	ite	eq
 8001c2e:	2301      	moveq	r3, #1
 8001c30:	2300      	movne	r3, #0
 8001c32:	b2db      	uxtb	r3, r3
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001c4e:	605a      	str	r2, [r3, #4]
}
 8001c50:	bf00      	nop
 8001c52:	370c      	adds	r7, #12
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c6a:	605a      	str	r2, [r3, #4]
}
 8001c6c:	bf00      	nop
 8001c6e:	370c      	adds	r7, #12
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001c86:	605a      	str	r2, [r3, #4]
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr

08001c94 <LL_USART_IsActiveFlag_IDLE>:
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	69db      	ldr	r3, [r3, #28]
 8001ca0:	f003 0310 	and.w	r3, r3, #16
 8001ca4:	2b10      	cmp	r3, #16
 8001ca6:	bf0c      	ite	eq
 8001ca8:	2301      	moveq	r3, #1
 8001caa:	2300      	movne	r3, #0
 8001cac:	b2db      	uxtb	r3, r3
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <LL_USART_IsActiveFlag_TC>:
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cca:	2b40      	cmp	r3, #64	; 0x40
 8001ccc:	bf0c      	ite	eq
 8001cce:	2301      	moveq	r3, #1
 8001cd0:	2300      	movne	r3, #0
 8001cd2:	b2db      	uxtb	r3, r3
}
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <LL_USART_ClearFlag_IDLE>:
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2210      	movs	r2, #16
 8001cec:	621a      	str	r2, [r3, #32]
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr

08001cfa <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001cfe:	bf00      	nop
 8001d00:	46bd      	mov	sp, r7
 8001d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d06:	4770      	bx	lr

08001d08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d0c:	e7fe      	b.n	8001d0c <HardFault_Handler+0x4>

08001d0e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d12:	e7fe      	b.n	8001d12 <MemManage_Handler+0x4>

08001d14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d14:	b480      	push	{r7}
 8001d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d18:	e7fe      	b.n	8001d18 <BusFault_Handler+0x4>

08001d1a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d1e:	e7fe      	b.n	8001d1e <UsageFault_Handler+0x4>

08001d20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d20:	b480      	push	{r7}
 8001d22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr

08001d3c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d40:	bf00      	nop
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d4e:	bf00      	nop
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001d5c:	480c      	ldr	r0, [pc, #48]	; (8001d90 <DMA1_Channel6_IRQHandler+0x38>)
 8001d5e:	f7ff ff33 	bl	8001bc8 <LL_DMA_IsActiveFlag_TC6>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d105      	bne.n	8001d74 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001d68:	f000 fce0 	bl	800272c <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001d6c:	4808      	ldr	r0, [pc, #32]	; (8001d90 <DMA1_Channel6_IRQHandler+0x38>)
 8001d6e:	f7ff ff67 	bl	8001c40 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001d72:	e00a      	b.n	8001d8a <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001d74:	4806      	ldr	r0, [pc, #24]	; (8001d90 <DMA1_Channel6_IRQHandler+0x38>)
 8001d76:	f7ff ff4f 	bl	8001c18 <LL_DMA_IsActiveFlag_HT6>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d104      	bne.n	8001d8a <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001d80:	f000 fcd4 	bl	800272c <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001d84:	4802      	ldr	r0, [pc, #8]	; (8001d90 <DMA1_Channel6_IRQHandler+0x38>)
 8001d86:	f7ff ff77 	bl	8001c78 <LL_DMA_ClearFlag_HT6>
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40020000 	.word	0x40020000

08001d94 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001d98:	480a      	ldr	r0, [pc, #40]	; (8001dc4 <DMA1_Channel7_IRQHandler+0x30>)
 8001d9a:	f7ff ff29 	bl	8001bf0 <LL_DMA_IsActiveFlag_TC7>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d10d      	bne.n	8001dc0 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001da4:	4807      	ldr	r0, [pc, #28]	; (8001dc4 <DMA1_Channel7_IRQHandler+0x30>)
 8001da6:	f7ff ff59 	bl	8001c5c <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001daa:	bf00      	nop
 8001dac:	4806      	ldr	r0, [pc, #24]	; (8001dc8 <DMA1_Channel7_IRQHandler+0x34>)
 8001dae:	f7ff ff84 	bl	8001cba <LL_USART_IsActiveFlag_TC>
 8001db2:	4603      	mov	r3, r0
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f9      	beq.n	8001dac <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001db8:	2107      	movs	r1, #7
 8001dba:	4802      	ldr	r0, [pc, #8]	; (8001dc4 <DMA1_Channel7_IRQHandler+0x30>)
 8001dbc:	f7ff fee4 	bl	8001b88 <LL_DMA_DisableChannel>
	}
}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40020000 	.word	0x40020000
 8001dc8:	40004400 	.word	0x40004400

08001dcc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001dd0:	4806      	ldr	r0, [pc, #24]	; (8001dec <USART2_IRQHandler+0x20>)
 8001dd2:	f7ff ff5f 	bl	8001c94 <LL_USART_IsActiveFlag_IDLE>
 8001dd6:	4603      	mov	r3, r0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d004      	beq.n	8001de6 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001ddc:	f000 fca6 	bl	800272c <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001de0:	4802      	ldr	r0, [pc, #8]	; (8001dec <USART2_IRQHandler+0x20>)
 8001de2:	f7ff ff7d 	bl	8001ce0 <LL_USART_ClearFlag_IDLE>
	}
}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40004400 	.word	0x40004400

08001df0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001df8:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <_sbrk+0x50>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d102      	bne.n	8001e06 <_sbrk+0x16>
		heap_end = &end;
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <_sbrk+0x50>)
 8001e02:	4a10      	ldr	r2, [pc, #64]	; (8001e44 <_sbrk+0x54>)
 8001e04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e06:	4b0e      	ldr	r3, [pc, #56]	; (8001e40 <_sbrk+0x50>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e0c:	4b0c      	ldr	r3, [pc, #48]	; (8001e40 <_sbrk+0x50>)
 8001e0e:	681a      	ldr	r2, [r3, #0]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	4413      	add	r3, r2
 8001e14:	466a      	mov	r2, sp
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d907      	bls.n	8001e2a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001e1a:	f000 fd3b 	bl	8002894 <__errno>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	230c      	movs	r3, #12
 8001e22:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001e24:	f04f 33ff 	mov.w	r3, #4294967295
 8001e28:	e006      	b.n	8001e38 <_sbrk+0x48>
	}

	heap_end += incr;
 8001e2a:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <_sbrk+0x50>)
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4413      	add	r3, r2
 8001e32:	4a03      	ldr	r2, [pc, #12]	; (8001e40 <_sbrk+0x50>)
 8001e34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e36:	68fb      	ldr	r3, [r7, #12]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3710      	adds	r7, #16
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}
 8001e40:	20000244 	.word	0x20000244
 8001e44:	200003b0 	.word	0x200003b0

08001e48 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e4c:	4b1f      	ldr	r3, [pc, #124]	; (8001ecc <SystemInit+0x84>)
 8001e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e52:	4a1e      	ldr	r2, [pc, #120]	; (8001ecc <SystemInit+0x84>)
 8001e54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001e5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ed0 <SystemInit+0x88>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a1b      	ldr	r2, [pc, #108]	; (8001ed0 <SystemInit+0x88>)
 8001e62:	f043 0301 	orr.w	r3, r3, #1
 8001e66:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001e68:	4b19      	ldr	r3, [pc, #100]	; (8001ed0 <SystemInit+0x88>)
 8001e6a:	685a      	ldr	r2, [r3, #4]
 8001e6c:	4918      	ldr	r1, [pc, #96]	; (8001ed0 <SystemInit+0x88>)
 8001e6e:	4b19      	ldr	r3, [pc, #100]	; (8001ed4 <SystemInit+0x8c>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001e74:	4b16      	ldr	r3, [pc, #88]	; (8001ed0 <SystemInit+0x88>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a15      	ldr	r2, [pc, #84]	; (8001ed0 <SystemInit+0x88>)
 8001e7a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001e7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e82:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001e84:	4b12      	ldr	r3, [pc, #72]	; (8001ed0 <SystemInit+0x88>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a11      	ldr	r2, [pc, #68]	; (8001ed0 <SystemInit+0x88>)
 8001e8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e8e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001e90:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <SystemInit+0x88>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	4a0e      	ldr	r2, [pc, #56]	; (8001ed0 <SystemInit+0x88>)
 8001e96:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001e9a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <SystemInit+0x88>)
 8001e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea0:	4a0b      	ldr	r2, [pc, #44]	; (8001ed0 <SystemInit+0x88>)
 8001ea2:	f023 030f 	bic.w	r3, r3, #15
 8001ea6:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001ea8:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <SystemInit+0x88>)
 8001eaa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001eac:	4908      	ldr	r1, [pc, #32]	; (8001ed0 <SystemInit+0x88>)
 8001eae:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <SystemInit+0x90>)
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001eb4:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <SystemInit+0x88>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001eba:	4b04      	ldr	r3, [pc, #16]	; (8001ecc <SystemInit+0x84>)
 8001ebc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ec0:	609a      	str	r2, [r3, #8]
#endif
}
 8001ec2:	bf00      	nop
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eca:	4770      	bx	lr
 8001ecc:	e000ed00 	.word	0xe000ed00
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	f87fc00c 	.word	0xf87fc00c
 8001ed8:	ff00fccc 	.word	0xff00fccc

08001edc <NVIC_EnableIRQ>:
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001ee6:	79fb      	ldrb	r3, [r7, #7]
 8001ee8:	f003 021f 	and.w	r2, r3, #31
 8001eec:	4907      	ldr	r1, [pc, #28]	; (8001f0c <NVIC_EnableIRQ+0x30>)
 8001eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef2:	095b      	lsrs	r3, r3, #5
 8001ef4:	2001      	movs	r0, #1
 8001ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8001efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001efe:	bf00      	nop
 8001f00:	370c      	adds	r7, #12
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	e000e100 	.word	0xe000e100

08001f10 <NVIC_SetPriority>:
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	4603      	mov	r3, r0
 8001f18:	6039      	str	r1, [r7, #0]
 8001f1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	da0b      	bge.n	8001f3c <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	b2da      	uxtb	r2, r3
 8001f28:	490c      	ldr	r1, [pc, #48]	; (8001f5c <NVIC_SetPriority+0x4c>)
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	f003 030f 	and.w	r3, r3, #15
 8001f30:	3b04      	subs	r3, #4
 8001f32:	0112      	lsls	r2, r2, #4
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	440b      	add	r3, r1
 8001f38:	761a      	strb	r2, [r3, #24]
}
 8001f3a:	e009      	b.n	8001f50 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	b2da      	uxtb	r2, r3
 8001f40:	4907      	ldr	r1, [pc, #28]	; (8001f60 <NVIC_SetPriority+0x50>)
 8001f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f46:	0112      	lsls	r2, r2, #4
 8001f48:	b2d2      	uxtb	r2, r2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001f50:	bf00      	nop
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00
 8001f60:	e000e100 	.word	0xe000e100

08001f64 <LL_DMA_EnableChannel>:
{
 8001f64:	b480      	push	{r7}
 8001f66:	b083      	sub	sp, #12
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	3b01      	subs	r3, #1
 8001f72:	4a0b      	ldr	r2, [pc, #44]	; (8001fa0 <LL_DMA_EnableChannel+0x3c>)
 8001f74:	5cd3      	ldrb	r3, [r2, r3]
 8001f76:	461a      	mov	r2, r3
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	683a      	ldr	r2, [r7, #0]
 8001f80:	3a01      	subs	r2, #1
 8001f82:	4907      	ldr	r1, [pc, #28]	; (8001fa0 <LL_DMA_EnableChannel+0x3c>)
 8001f84:	5c8a      	ldrb	r2, [r1, r2]
 8001f86:	4611      	mov	r1, r2
 8001f88:	687a      	ldr	r2, [r7, #4]
 8001f8a:	440a      	add	r2, r1
 8001f8c:	f043 0301 	orr.w	r3, r3, #1
 8001f90:	6013      	str	r3, [r2, #0]
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
 8001f9e:	bf00      	nop
 8001fa0:	08004a64 	.word	0x08004a64

08001fa4 <LL_DMA_DisableChannel>:
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	4a0b      	ldr	r2, [pc, #44]	; (8001fe0 <LL_DMA_DisableChannel+0x3c>)
 8001fb4:	5cd3      	ldrb	r3, [r2, r3]
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4413      	add	r3, r2
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	683a      	ldr	r2, [r7, #0]
 8001fc0:	3a01      	subs	r2, #1
 8001fc2:	4907      	ldr	r1, [pc, #28]	; (8001fe0 <LL_DMA_DisableChannel+0x3c>)
 8001fc4:	5c8a      	ldrb	r2, [r1, r2]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	440a      	add	r2, r1
 8001fcc:	f023 0301 	bic.w	r3, r3, #1
 8001fd0:	6013      	str	r3, [r2, #0]
}
 8001fd2:	bf00      	nop
 8001fd4:	370c      	adds	r7, #12
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	08004a64 	.word	0x08004a64

08001fe4 <LL_DMA_SetDataTransferDirection>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	3b01      	subs	r3, #1
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	; (800202c <LL_DMA_SetDataTransferDirection+0x48>)
 8001ff6:	5cd3      	ldrb	r3, [r2, r3]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	4413      	add	r3, r2
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002004:	f023 0310 	bic.w	r3, r3, #16
 8002008:	68ba      	ldr	r2, [r7, #8]
 800200a:	3a01      	subs	r2, #1
 800200c:	4907      	ldr	r1, [pc, #28]	; (800202c <LL_DMA_SetDataTransferDirection+0x48>)
 800200e:	5c8a      	ldrb	r2, [r1, r2]
 8002010:	4611      	mov	r1, r2
 8002012:	68fa      	ldr	r2, [r7, #12]
 8002014:	440a      	add	r2, r1
 8002016:	4611      	mov	r1, r2
 8002018:	687a      	ldr	r2, [r7, #4]
 800201a:	4313      	orrs	r3, r2
 800201c:	600b      	str	r3, [r1, #0]
}
 800201e:	bf00      	nop
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	08004a64 	.word	0x08004a64

08002030 <LL_DMA_GetDataTransferDirection>:
{
 8002030:	b480      	push	{r7}
 8002032:	b083      	sub	sp, #12
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	3b01      	subs	r3, #1
 800203e:	4a07      	ldr	r2, [pc, #28]	; (800205c <LL_DMA_GetDataTransferDirection+0x2c>)
 8002040:	5cd3      	ldrb	r3, [r2, r3]
 8002042:	461a      	mov	r2, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4413      	add	r3, r2
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	f244 0310 	movw	r3, #16400	; 0x4010
 800204e:	4013      	ands	r3, r2
}
 8002050:	4618      	mov	r0, r3
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr
 800205c:	08004a64 	.word	0x08004a64

08002060 <LL_DMA_SetMode>:
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	3b01      	subs	r3, #1
 8002070:	4a0c      	ldr	r2, [pc, #48]	; (80020a4 <LL_DMA_SetMode+0x44>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	461a      	mov	r2, r3
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4413      	add	r3, r2
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f023 0220 	bic.w	r2, r3, #32
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	3b01      	subs	r3, #1
 8002084:	4907      	ldr	r1, [pc, #28]	; (80020a4 <LL_DMA_SetMode+0x44>)
 8002086:	5ccb      	ldrb	r3, [r1, r3]
 8002088:	4619      	mov	r1, r3
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	440b      	add	r3, r1
 800208e:	4619      	mov	r1, r3
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	4313      	orrs	r3, r2
 8002094:	600b      	str	r3, [r1, #0]
}
 8002096:	bf00      	nop
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	08004a64 	.word	0x08004a64

080020a8 <LL_DMA_SetPeriphIncMode>:
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	3b01      	subs	r3, #1
 80020b8:	4a0c      	ldr	r2, [pc, #48]	; (80020ec <LL_DMA_SetPeriphIncMode+0x44>)
 80020ba:	5cd3      	ldrb	r3, [r2, r3]
 80020bc:	461a      	mov	r2, r3
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	4413      	add	r3, r2
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80020c8:	68bb      	ldr	r3, [r7, #8]
 80020ca:	3b01      	subs	r3, #1
 80020cc:	4907      	ldr	r1, [pc, #28]	; (80020ec <LL_DMA_SetPeriphIncMode+0x44>)
 80020ce:	5ccb      	ldrb	r3, [r1, r3]
 80020d0:	4619      	mov	r1, r3
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	440b      	add	r3, r1
 80020d6:	4619      	mov	r1, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	4313      	orrs	r3, r2
 80020dc:	600b      	str	r3, [r1, #0]
}
 80020de:	bf00      	nop
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	08004a64 	.word	0x08004a64

080020f0 <LL_DMA_SetMemoryIncMode>:
{
 80020f0:	b480      	push	{r7}
 80020f2:	b085      	sub	sp, #20
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	60f8      	str	r0, [r7, #12]
 80020f8:	60b9      	str	r1, [r7, #8]
 80020fa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	3b01      	subs	r3, #1
 8002100:	4a0c      	ldr	r2, [pc, #48]	; (8002134 <LL_DMA_SetMemoryIncMode+0x44>)
 8002102:	5cd3      	ldrb	r3, [r2, r3]
 8002104:	461a      	mov	r2, r3
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	4413      	add	r3, r2
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	3b01      	subs	r3, #1
 8002114:	4907      	ldr	r1, [pc, #28]	; (8002134 <LL_DMA_SetMemoryIncMode+0x44>)
 8002116:	5ccb      	ldrb	r3, [r1, r3]
 8002118:	4619      	mov	r1, r3
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	440b      	add	r3, r1
 800211e:	4619      	mov	r1, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4313      	orrs	r3, r2
 8002124:	600b      	str	r3, [r1, #0]
}
 8002126:	bf00      	nop
 8002128:	3714      	adds	r7, #20
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	08004a64 	.word	0x08004a64

08002138 <LL_DMA_SetPeriphSize>:
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	3b01      	subs	r3, #1
 8002148:	4a0c      	ldr	r2, [pc, #48]	; (800217c <LL_DMA_SetPeriphSize+0x44>)
 800214a:	5cd3      	ldrb	r3, [r2, r3]
 800214c:	461a      	mov	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4413      	add	r3, r2
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	3b01      	subs	r3, #1
 800215c:	4907      	ldr	r1, [pc, #28]	; (800217c <LL_DMA_SetPeriphSize+0x44>)
 800215e:	5ccb      	ldrb	r3, [r1, r3]
 8002160:	4619      	mov	r1, r3
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	440b      	add	r3, r1
 8002166:	4619      	mov	r1, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	4313      	orrs	r3, r2
 800216c:	600b      	str	r3, [r1, #0]
}
 800216e:	bf00      	nop
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	08004a64 	.word	0x08004a64

08002180 <LL_DMA_SetMemorySize>:
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	3b01      	subs	r3, #1
 8002190:	4a0c      	ldr	r2, [pc, #48]	; (80021c4 <LL_DMA_SetMemorySize+0x44>)
 8002192:	5cd3      	ldrb	r3, [r2, r3]
 8002194:	461a      	mov	r2, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4413      	add	r3, r2
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	3b01      	subs	r3, #1
 80021a4:	4907      	ldr	r1, [pc, #28]	; (80021c4 <LL_DMA_SetMemorySize+0x44>)
 80021a6:	5ccb      	ldrb	r3, [r1, r3]
 80021a8:	4619      	mov	r1, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	440b      	add	r3, r1
 80021ae:	4619      	mov	r1, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4313      	orrs	r3, r2
 80021b4:	600b      	str	r3, [r1, #0]
}
 80021b6:	bf00      	nop
 80021b8:	3714      	adds	r7, #20
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	08004a64 	.word	0x08004a64

080021c8 <LL_DMA_SetChannelPriorityLevel>:
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	4a0c      	ldr	r2, [pc, #48]	; (800220c <LL_DMA_SetChannelPriorityLevel+0x44>)
 80021da:	5cd3      	ldrb	r3, [r2, r3]
 80021dc:	461a      	mov	r2, r3
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	4413      	add	r3, r2
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	3b01      	subs	r3, #1
 80021ec:	4907      	ldr	r1, [pc, #28]	; (800220c <LL_DMA_SetChannelPriorityLevel+0x44>)
 80021ee:	5ccb      	ldrb	r3, [r1, r3]
 80021f0:	4619      	mov	r1, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	440b      	add	r3, r1
 80021f6:	4619      	mov	r1, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	600b      	str	r3, [r1, #0]
}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002208:	4770      	bx	lr
 800220a:	bf00      	nop
 800220c:	08004a64 	.word	0x08004a64

08002210 <LL_DMA_SetDataLength>:
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	60f8      	str	r0, [r7, #12]
 8002218:	60b9      	str	r1, [r7, #8]
 800221a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	3b01      	subs	r3, #1
 8002220:	4a0c      	ldr	r2, [pc, #48]	; (8002254 <LL_DMA_SetDataLength+0x44>)
 8002222:	5cd3      	ldrb	r3, [r2, r3]
 8002224:	461a      	mov	r2, r3
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	4413      	add	r3, r2
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	0c1b      	lsrs	r3, r3, #16
 800222e:	041b      	lsls	r3, r3, #16
 8002230:	68ba      	ldr	r2, [r7, #8]
 8002232:	3a01      	subs	r2, #1
 8002234:	4907      	ldr	r1, [pc, #28]	; (8002254 <LL_DMA_SetDataLength+0x44>)
 8002236:	5c8a      	ldrb	r2, [r1, r2]
 8002238:	4611      	mov	r1, r2
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	440a      	add	r2, r1
 800223e:	4611      	mov	r1, r2
 8002240:	687a      	ldr	r2, [r7, #4]
 8002242:	4313      	orrs	r3, r2
 8002244:	604b      	str	r3, [r1, #4]
}
 8002246:	bf00      	nop
 8002248:	3714      	adds	r7, #20
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
 8002252:	bf00      	nop
 8002254:	08004a64 	.word	0x08004a64

08002258 <LL_DMA_GetDataLength>:
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	3b01      	subs	r3, #1
 8002266:	4a06      	ldr	r2, [pc, #24]	; (8002280 <LL_DMA_GetDataLength+0x28>)
 8002268:	5cd3      	ldrb	r3, [r2, r3]
 800226a:	461a      	mov	r2, r3
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4413      	add	r3, r2
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	b29b      	uxth	r3, r3
}
 8002274:	4618      	mov	r0, r3
 8002276:	370c      	adds	r7, #12
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr
 8002280:	08004a64 	.word	0x08004a64

08002284 <LL_DMA_ConfigAddresses>:
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	60b9      	str	r1, [r7, #8]
 800228e:	607a      	str	r2, [r7, #4]
 8002290:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8002292:	69bb      	ldr	r3, [r7, #24]
 8002294:	2b10      	cmp	r3, #16
 8002296:	d114      	bne.n	80022c2 <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	3b01      	subs	r3, #1
 800229c:	4a16      	ldr	r2, [pc, #88]	; (80022f8 <LL_DMA_ConfigAddresses+0x74>)
 800229e:	5cd3      	ldrb	r3, [r2, r3]
 80022a0:	461a      	mov	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	4413      	add	r3, r2
 80022a6:	461a      	mov	r2, r3
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	4a11      	ldr	r2, [pc, #68]	; (80022f8 <LL_DMA_ConfigAddresses+0x74>)
 80022b2:	5cd3      	ldrb	r3, [r2, r3]
 80022b4:	461a      	mov	r2, r3
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	4413      	add	r3, r2
 80022ba:	461a      	mov	r2, r3
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	6093      	str	r3, [r2, #8]
}
 80022c0:	e013      	b.n	80022ea <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	4a0c      	ldr	r2, [pc, #48]	; (80022f8 <LL_DMA_ConfigAddresses+0x74>)
 80022c8:	5cd3      	ldrb	r3, [r2, r3]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4413      	add	r3, r2
 80022d0:	461a      	mov	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	3b01      	subs	r3, #1
 80022da:	4a07      	ldr	r2, [pc, #28]	; (80022f8 <LL_DMA_ConfigAddresses+0x74>)
 80022dc:	5cd3      	ldrb	r3, [r2, r3]
 80022de:	461a      	mov	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	4413      	add	r3, r2
 80022e4:	461a      	mov	r2, r3
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	60d3      	str	r3, [r2, #12]
}
 80022ea:	bf00      	nop
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	08004a64 	.word	0x08004a64

080022fc <LL_DMA_SetPeriphAddress>:
{
 80022fc:	b480      	push	{r7}
 80022fe:	b085      	sub	sp, #20
 8002300:	af00      	add	r7, sp, #0
 8002302:	60f8      	str	r0, [r7, #12]
 8002304:	60b9      	str	r1, [r7, #8]
 8002306:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	3b01      	subs	r3, #1
 800230c:	4a06      	ldr	r2, [pc, #24]	; (8002328 <LL_DMA_SetPeriphAddress+0x2c>)
 800230e:	5cd3      	ldrb	r3, [r2, r3]
 8002310:	461a      	mov	r2, r3
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	4413      	add	r3, r2
 8002316:	461a      	mov	r2, r3
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	6093      	str	r3, [r2, #8]
}
 800231c:	bf00      	nop
 800231e:	3714      	adds	r7, #20
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	08004a64 	.word	0x08004a64

0800232c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	3b01      	subs	r3, #1
 800233a:	4a0b      	ldr	r2, [pc, #44]	; (8002368 <LL_DMA_EnableIT_TC+0x3c>)
 800233c:	5cd3      	ldrb	r3, [r2, r3]
 800233e:	461a      	mov	r2, r3
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	4413      	add	r3, r2
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	683a      	ldr	r2, [r7, #0]
 8002348:	3a01      	subs	r2, #1
 800234a:	4907      	ldr	r1, [pc, #28]	; (8002368 <LL_DMA_EnableIT_TC+0x3c>)
 800234c:	5c8a      	ldrb	r2, [r1, r2]
 800234e:	4611      	mov	r1, r2
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	440a      	add	r2, r1
 8002354:	f043 0302 	orr.w	r3, r3, #2
 8002358:	6013      	str	r3, [r2, #0]
}
 800235a:	bf00      	nop
 800235c:	370c      	adds	r7, #12
 800235e:	46bd      	mov	sp, r7
 8002360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002364:	4770      	bx	lr
 8002366:	bf00      	nop
 8002368:	08004a64 	.word	0x08004a64

0800236c <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
 8002374:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	3b01      	subs	r3, #1
 800237a:	4a0b      	ldr	r2, [pc, #44]	; (80023a8 <LL_DMA_EnableIT_HT+0x3c>)
 800237c:	5cd3      	ldrb	r3, [r2, r3]
 800237e:	461a      	mov	r2, r3
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4413      	add	r3, r2
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	3a01      	subs	r2, #1
 800238a:	4907      	ldr	r1, [pc, #28]	; (80023a8 <LL_DMA_EnableIT_HT+0x3c>)
 800238c:	5c8a      	ldrb	r2, [r1, r2]
 800238e:	4611      	mov	r1, r2
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	440a      	add	r2, r1
 8002394:	f043 0304 	orr.w	r3, r3, #4
 8002398:	6013      	str	r3, [r2, #0]
}
 800239a:	bf00      	nop
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	08004a64 	.word	0x08004a64

080023ac <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	3b01      	subs	r3, #1
 80023ba:	4a0b      	ldr	r2, [pc, #44]	; (80023e8 <LL_DMA_EnableIT_TE+0x3c>)
 80023bc:	5cd3      	ldrb	r3, [r2, r3]
 80023be:	461a      	mov	r2, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4413      	add	r3, r2
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	3a01      	subs	r2, #1
 80023ca:	4907      	ldr	r1, [pc, #28]	; (80023e8 <LL_DMA_EnableIT_TE+0x3c>)
 80023cc:	5c8a      	ldrb	r2, [r1, r2]
 80023ce:	4611      	mov	r1, r2
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	440a      	add	r2, r1
 80023d4:	f043 0308 	orr.w	r3, r3, #8
 80023d8:	6013      	str	r3, [r2, #0]
}
 80023da:	bf00      	nop
 80023dc:	370c      	adds	r7, #12
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	08004a64 	.word	0x08004a64

080023ec <LL_AHB1_GRP1_EnableClock>:
{
 80023ec:	b480      	push	{r7}
 80023ee:	b085      	sub	sp, #20
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023f6:	695a      	ldr	r2, [r3, #20]
 80023f8:	4907      	ldr	r1, [pc, #28]	; (8002418 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002400:	4b05      	ldr	r3, [pc, #20]	; (8002418 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002402:	695a      	ldr	r2, [r3, #20]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4013      	ands	r3, r2
 8002408:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800240a:	68fb      	ldr	r3, [r7, #12]
}
 800240c:	bf00      	nop
 800240e:	3714      	adds	r7, #20
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	40021000 	.word	0x40021000

0800241c <LL_APB1_GRP1_EnableClock>:
{
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002424:	4b08      	ldr	r3, [pc, #32]	; (8002448 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002426:	69da      	ldr	r2, [r3, #28]
 8002428:	4907      	ldr	r1, [pc, #28]	; (8002448 <LL_APB1_GRP1_EnableClock+0x2c>)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4313      	orrs	r3, r2
 800242e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002432:	69da      	ldr	r2, [r3, #28]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	4013      	ands	r3, r2
 8002438:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800243a:	68fb      	ldr	r3, [r7, #12]
}
 800243c:	bf00      	nop
 800243e:	3714      	adds	r7, #20
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	40021000 	.word	0x40021000

0800244c <LL_USART_Enable>:
{
 800244c:	b480      	push	{r7}
 800244e:	b083      	sub	sp, #12
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f043 0201 	orr.w	r2, r3, #1
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	601a      	str	r2, [r3, #0]
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <LL_USART_ConfigAsyncMode>:
{
 800246c:	b480      	push	{r7}
 800246e:	b083      	sub	sp, #12
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	609a      	str	r2, [r3, #8]
}
 800248c:	bf00      	nop
 800248e:	370c      	adds	r7, #12
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr

08002498 <LL_USART_EnableIT_IDLE>:
{
 8002498:	b480      	push	{r7}
 800249a:	b083      	sub	sp, #12
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f043 0210 	orr.w	r2, r3, #16
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	601a      	str	r2, [r3, #0]
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <LL_USART_DisableIT_CTS>:
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	609a      	str	r2, [r3, #8]
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr

080024d8 <LL_USART_EnableDMAReq_RX>:
{
 80024d8:	b480      	push	{r7}
 80024da:	b083      	sub	sp, #12
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	609a      	str	r2, [r3, #8]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <LL_USART_EnableDMAReq_TX>:
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	609a      	str	r2, [r3, #8]
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <LL_USART_DMA_GetRegAddr>:
{
 8002518:	b490      	push	{r4, r7}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;
 8002522:	2400      	movs	r4, #0
  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d103      	bne.n	8002532 <LL_USART_DMA_GetRegAddr+0x1a>
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3328      	adds	r3, #40	; 0x28
 800252e:	461c      	mov	r4, r3
 8002530:	e002      	b.n	8002538 <LL_USART_DMA_GetRegAddr+0x20>
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	3324      	adds	r3, #36	; 0x24
 8002536:	461c      	mov	r4, r3
  return data_reg_addr;
 8002538:	4623      	mov	r3, r4
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bc90      	pop	{r4, r7}
 8002542:	4770      	bx	lr

08002544 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(const uint8_t* data, uint16_t len) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d002      	beq.n	8002558 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a03      	ldr	r2, [pc, #12]	; (8002564 <USART2_RegisterCallback+0x20>)
 8002556:	6013      	str	r3, [r2, #0]
	}
}
 8002558:	bf00      	nop
 800255a:	370c      	adds	r7, #12
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	20000248 	.word	0x20000248

08002568 <MX_USART2_UART_Init>:
	// type global variables here


/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8002568:	b5b0      	push	{r4, r5, r7, lr}
 800256a:	b090      	sub	sp, #64	; 0x40
 800256c:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800256e:	f107 031c 	add.w	r3, r7, #28
 8002572:	2200      	movs	r2, #0
 8002574:	601a      	str	r2, [r3, #0]
 8002576:	605a      	str	r2, [r3, #4]
 8002578:	609a      	str	r2, [r3, #8]
 800257a:	60da      	str	r2, [r3, #12]
 800257c:	611a      	str	r2, [r3, #16]
 800257e:	615a      	str	r2, [r3, #20]
 8002580:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002582:	1d3b      	adds	r3, r7, #4
 8002584:	2200      	movs	r2, #0
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	605a      	str	r2, [r3, #4]
 800258a:	609a      	str	r2, [r3, #8]
 800258c:	60da      	str	r2, [r3, #12]
 800258e:	611a      	str	r2, [r3, #16]
 8002590:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8002592:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002596:	f7ff ff41 	bl	800241c <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800259a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800259e:	f7ff ff25 	bl	80023ec <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 80025a2:	f248 0304 	movw	r3, #32772	; 0x8004
 80025a6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80025a8:	2302      	movs	r3, #2
 80025aa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80025ac:	2303      	movs	r3, #3
 80025ae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80025b0:	2300      	movs	r3, #0
 80025b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80025b4:	2300      	movs	r3, #0
 80025b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80025b8:	2307      	movs	r3, #7
 80025ba:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025bc:	1d3b      	adds	r3, r7, #4
 80025be:	4619      	mov	r1, r3
 80025c0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025c4:	f7fe fbeb 	bl	8000d9e <LL_GPIO_Init>
   * For more information about DMA registers, refer to reference manual.
   */
  
  /* USART2_RX Init */

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80025c8:	2200      	movs	r2, #0
 80025ca:	2106      	movs	r1, #6
 80025cc:	4854      	ldr	r0, [pc, #336]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80025ce:	f7ff fd09 	bl	8001fe4 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 80025d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80025d6:	2106      	movs	r1, #6
 80025d8:	4851      	ldr	r0, [pc, #324]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80025da:	f7ff fdf5 	bl	80021c8 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 80025de:	2200      	movs	r2, #0
 80025e0:	2106      	movs	r1, #6
 80025e2:	484f      	ldr	r0, [pc, #316]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80025e4:	f7ff fd3c 	bl	8002060 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 80025e8:	2200      	movs	r2, #0
 80025ea:	2106      	movs	r1, #6
 80025ec:	484c      	ldr	r0, [pc, #304]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80025ee:	f7ff fd5b 	bl	80020a8 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 80025f2:	2280      	movs	r2, #128	; 0x80
 80025f4:	2106      	movs	r1, #6
 80025f6:	484a      	ldr	r0, [pc, #296]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80025f8:	f7ff fd7a 	bl	80020f0 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 80025fc:	2200      	movs	r2, #0
 80025fe:	2106      	movs	r1, #6
 8002600:	4847      	ldr	r0, [pc, #284]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002602:	f7ff fd99 	bl	8002138 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8002606:	2200      	movs	r2, #0
 8002608:	2106      	movs	r1, #6
 800260a:	4845      	ldr	r0, [pc, #276]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 800260c:	f7ff fdb8 	bl	8002180 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002610:	2101      	movs	r1, #1
 8002612:	4844      	ldr	r0, [pc, #272]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 8002614:	f7ff ff80 	bl	8002518 <LL_USART_DMA_GetRegAddr>
 8002618:	4605      	mov	r5, r0
 800261a:	4c43      	ldr	r4, [pc, #268]	; (8002728 <MX_USART2_UART_Init+0x1c0>)
 800261c:	2106      	movs	r1, #6
 800261e:	4840      	ldr	r0, [pc, #256]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002620:	f7ff fd06 	bl	8002030 <LL_DMA_GetDataTransferDirection>
 8002624:	4603      	mov	r3, r0
 8002626:	9300      	str	r3, [sp, #0]
 8002628:	4623      	mov	r3, r4
 800262a:	462a      	mov	r2, r5
 800262c:	2106      	movs	r1, #6
 800262e:	483c      	ldr	r0, [pc, #240]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002630:	f7ff fe28 	bl	8002284 <LL_DMA_ConfigAddresses>
		  LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
		  (uint32_t)bufferUSART2dma,
		  LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002634:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002638:	2106      	movs	r1, #6
 800263a:	4839      	ldr	r0, [pc, #228]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 800263c:	f7ff fde8 	bl	8002210 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002640:	2106      	movs	r1, #6
 8002642:	4837      	ldr	r0, [pc, #220]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002644:	f7ff fc8e 	bl	8001f64 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 8002648:	4836      	ldr	r0, [pc, #216]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 800264a:	f7ff ff45 	bl	80024d8 <LL_USART_EnableDMAReq_RX>

  LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 800264e:	2106      	movs	r1, #6
 8002650:	4833      	ldr	r0, [pc, #204]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002652:	f7ff fe6b 	bl	800232c <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 8002656:	2106      	movs	r1, #6
 8002658:	4831      	ldr	r0, [pc, #196]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 800265a:	f7ff fe87 	bl	800236c <LL_DMA_EnableIT_HT>

  /* USART2_TX Init */

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800265e:	2210      	movs	r2, #16
 8002660:	2107      	movs	r1, #7
 8002662:	482f      	ldr	r0, [pc, #188]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002664:	f7ff fcbe 	bl	8001fe4 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 8002668:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800266c:	2107      	movs	r1, #7
 800266e:	482c      	ldr	r0, [pc, #176]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002670:	f7ff fdaa 	bl	80021c8 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 8002674:	2200      	movs	r2, #0
 8002676:	2107      	movs	r1, #7
 8002678:	4829      	ldr	r0, [pc, #164]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 800267a:	f7ff fcf1 	bl	8002060 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 800267e:	2200      	movs	r2, #0
 8002680:	2107      	movs	r1, #7
 8002682:	4827      	ldr	r0, [pc, #156]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002684:	f7ff fd10 	bl	80020a8 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8002688:	2280      	movs	r2, #128	; 0x80
 800268a:	2107      	movs	r1, #7
 800268c:	4824      	ldr	r0, [pc, #144]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 800268e:	f7ff fd2f 	bl	80020f0 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8002692:	2200      	movs	r2, #0
 8002694:	2107      	movs	r1, #7
 8002696:	4822      	ldr	r0, [pc, #136]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 8002698:	f7ff fd4e 	bl	8002138 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 800269c:	2200      	movs	r2, #0
 800269e:	2107      	movs	r1, #7
 80026a0:	481f      	ldr	r0, [pc, #124]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80026a2:	f7ff fd6d 	bl	8002180 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 80026a6:	2100      	movs	r1, #0
 80026a8:	481e      	ldr	r0, [pc, #120]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 80026aa:	f7ff ff35 	bl	8002518 <LL_USART_DMA_GetRegAddr>
 80026ae:	4603      	mov	r3, r0
 80026b0:	461a      	mov	r2, r3
 80026b2:	2107      	movs	r1, #7
 80026b4:	481a      	ldr	r0, [pc, #104]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80026b6:	f7ff fe21 	bl	80022fc <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 80026ba:	481a      	ldr	r0, [pc, #104]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 80026bc:	f7ff ff1c 	bl	80024f8 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 80026c0:	2107      	movs	r1, #7
 80026c2:	4817      	ldr	r0, [pc, #92]	; (8002720 <MX_USART2_UART_Init+0x1b8>)
 80026c4:	f7ff fe72 	bl	80023ac <LL_DMA_EnableIT_TE>


  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 80026c8:	2100      	movs	r1, #0
 80026ca:	2026      	movs	r0, #38	; 0x26
 80026cc:	f7ff fc20 	bl	8001f10 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 80026d0:	2026      	movs	r0, #38	; 0x26
 80026d2:	f7ff fc03 	bl	8001edc <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 80026d6:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 80026da:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80026dc:	2300      	movs	r3, #0
 80026de:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80026e0:	2300      	movs	r3, #0
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80026e4:	2300      	movs	r3, #0
 80026e6:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80026e8:	230c      	movs	r3, #12
 80026ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 80026ec:	2300      	movs	r3, #0
 80026ee:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 80026f0:	2300      	movs	r3, #0
 80026f2:	637b      	str	r3, [r7, #52]	; 0x34



  /* Enable USART2 peripheral and interrupts*/

  LL_USART_Init(USART2, &USART_InitStruct);
 80026f4:	f107 031c 	add.w	r3, r7, #28
 80026f8:	4619      	mov	r1, r3
 80026fa:	480a      	ldr	r0, [pc, #40]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 80026fc:	f7fe fdd4 	bl	80012a8 <LL_USART_Init>
    LL_USART_DisableIT_CTS(USART2);
 8002700:	4808      	ldr	r0, [pc, #32]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 8002702:	f7ff fed9 	bl	80024b8 <LL_USART_DisableIT_CTS>
    LL_USART_EnableIT_IDLE(USART2);
 8002706:	4807      	ldr	r0, [pc, #28]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 8002708:	f7ff fec6 	bl	8002498 <LL_USART_EnableIT_IDLE>
    LL_USART_ConfigAsyncMode(USART2);
 800270c:	4805      	ldr	r0, [pc, #20]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 800270e:	f7ff fead 	bl	800246c <LL_USART_ConfigAsyncMode>
    LL_USART_Enable(USART2);
 8002712:	4804      	ldr	r0, [pc, #16]	; (8002724 <MX_USART2_UART_Init+0x1bc>)
 8002714:	f7ff fe9a 	bl	800244c <LL_USART_Enable>
}
 8002718:	bf00      	nop
 800271a:	3738      	adds	r7, #56	; 0x38
 800271c:	46bd      	mov	sp, r7
 800271e:	bdb0      	pop	{r4, r5, r7, pc}
 8002720:	40020000 	.word	0x40020000
 8002724:	40004400 	.word	0x40004400
 8002728:	200002ac 	.word	0x200002ac

0800272c <USART2_CheckDmaReception>:
 *	Forwards data to callback function.
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */
void USART2_CheckDmaReception(void)
{
 800272c:	b5b0      	push	{r4, r5, r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af02      	add	r7, sp, #8
	if(USART2_ProcessData == 0) return;
 8002732:	4b3e      	ldr	r3, [pc, #248]	; (800282c <USART2_CheckDmaReception+0x100>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d074      	beq.n	8002824 <USART2_CheckDmaReception+0xf8>

	static uint16_t old_pos = 0;

	uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 800273a:	2106      	movs	r1, #6
 800273c:	483c      	ldr	r0, [pc, #240]	; (8002830 <USART2_CheckDmaReception+0x104>)
 800273e:	f7ff fd8b 	bl	8002258 <LL_DMA_GetDataLength>
 8002742:	4603      	mov	r3, r0
 8002744:	b29b      	uxth	r3, r3
 8002746:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800274a:	80fb      	strh	r3, [r7, #6]

	if (pos != old_pos)
 800274c:	4b39      	ldr	r3, [pc, #228]	; (8002834 <USART2_CheckDmaReception+0x108>)
 800274e:	881b      	ldrh	r3, [r3, #0]
 8002750:	88fa      	ldrh	r2, [r7, #6]
 8002752:	429a      	cmp	r2, r3
 8002754:	d02a      	beq.n	80027ac <USART2_CheckDmaReception+0x80>
	{
		if (pos > old_pos)
 8002756:	4b37      	ldr	r3, [pc, #220]	; (8002834 <USART2_CheckDmaReception+0x108>)
 8002758:	881b      	ldrh	r3, [r3, #0]
 800275a:	88fa      	ldrh	r2, [r7, #6]
 800275c:	429a      	cmp	r2, r3
 800275e:	d90e      	bls.n	800277e <USART2_CheckDmaReception+0x52>
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], (pos - old_pos));
 8002760:	4b32      	ldr	r3, [pc, #200]	; (800282c <USART2_CheckDmaReception+0x100>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a33      	ldr	r2, [pc, #204]	; (8002834 <USART2_CheckDmaReception+0x108>)
 8002766:	8812      	ldrh	r2, [r2, #0]
 8002768:	4611      	mov	r1, r2
 800276a:	4a33      	ldr	r2, [pc, #204]	; (8002838 <USART2_CheckDmaReception+0x10c>)
 800276c:	1888      	adds	r0, r1, r2
 800276e:	4a31      	ldr	r2, [pc, #196]	; (8002834 <USART2_CheckDmaReception+0x108>)
 8002770:	8812      	ldrh	r2, [r2, #0]
 8002772:	88f9      	ldrh	r1, [r7, #6]
 8002774:	1a8a      	subs	r2, r1, r2
 8002776:	b292      	uxth	r2, r2
 8002778:	4611      	mov	r1, r2
 800277a:	4798      	blx	r3
 800277c:	e016      	b.n	80027ac <USART2_CheckDmaReception+0x80>
		}
		else
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], (DMA_USART2_BUFFER_SIZE - old_pos));
 800277e:	4b2b      	ldr	r3, [pc, #172]	; (800282c <USART2_CheckDmaReception+0x100>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a2c      	ldr	r2, [pc, #176]	; (8002834 <USART2_CheckDmaReception+0x108>)
 8002784:	8812      	ldrh	r2, [r2, #0]
 8002786:	4611      	mov	r1, r2
 8002788:	4a2b      	ldr	r2, [pc, #172]	; (8002838 <USART2_CheckDmaReception+0x10c>)
 800278a:	1888      	adds	r0, r1, r2
 800278c:	4a29      	ldr	r2, [pc, #164]	; (8002834 <USART2_CheckDmaReception+0x108>)
 800278e:	8812      	ldrh	r2, [r2, #0]
 8002790:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8002794:	b292      	uxth	r2, r2
 8002796:	4611      	mov	r1, r2
 8002798:	4798      	blx	r3

			if (pos > 0)
 800279a:	88fb      	ldrh	r3, [r7, #6]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d005      	beq.n	80027ac <USART2_CheckDmaReception+0x80>
			{
				USART2_ProcessData(&bufferUSART2dma[0], pos);
 80027a0:	4b22      	ldr	r3, [pc, #136]	; (800282c <USART2_CheckDmaReception+0x100>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	88fa      	ldrh	r2, [r7, #6]
 80027a6:	4611      	mov	r1, r2
 80027a8:	4823      	ldr	r0, [pc, #140]	; (8002838 <USART2_CheckDmaReception+0x10c>)
 80027aa:	4798      	blx	r3
			}
		}
	}

	old_pos = pos;
 80027ac:	4a21      	ldr	r2, [pc, #132]	; (8002834 <USART2_CheckDmaReception+0x108>)
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	8013      	strh	r3, [r2, #0]

	if (old_pos == DMA_USART2_BUFFER_SIZE)
 80027b2:	4b20      	ldr	r3, [pc, #128]	; (8002834 <USART2_CheckDmaReception+0x108>)
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027ba:	d102      	bne.n	80027c2 <USART2_CheckDmaReception+0x96>
	{
		old_pos = 0;
 80027bc:	4b1d      	ldr	r3, [pc, #116]	; (8002834 <USART2_CheckDmaReception+0x108>)
 80027be:	2200      	movs	r2, #0
 80027c0:	801a      	strh	r2, [r3, #0]
	}

	if(old_pos>20){
 80027c2:	4b1c      	ldr	r3, [pc, #112]	; (8002834 <USART2_CheckDmaReception+0x108>)
 80027c4:	881b      	ldrh	r3, [r3, #0]
 80027c6:	2b14      	cmp	r3, #20
 80027c8:	d92d      	bls.n	8002826 <USART2_CheckDmaReception+0xfa>
		memset(bufferUSART2dma,'\000',sizeof(bufferUSART2dma));
 80027ca:	f44f 7280 	mov.w	r2, #256	; 0x100
 80027ce:	2100      	movs	r1, #0
 80027d0:	4819      	ldr	r0, [pc, #100]	; (8002838 <USART2_CheckDmaReception+0x10c>)
 80027d2:	f000 f8a3 	bl	800291c <memset>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 80027d6:	2106      	movs	r1, #6
 80027d8:	4815      	ldr	r0, [pc, #84]	; (8002830 <USART2_CheckDmaReception+0x104>)
 80027da:	f7ff fbe3 	bl	8001fa4 <LL_DMA_DisableChannel>
		LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 80027de:	2101      	movs	r1, #1
 80027e0:	4816      	ldr	r0, [pc, #88]	; (800283c <USART2_CheckDmaReception+0x110>)
 80027e2:	f7ff fe99 	bl	8002518 <LL_USART_DMA_GetRegAddr>
 80027e6:	4605      	mov	r5, r0
 80027e8:	4c13      	ldr	r4, [pc, #76]	; (8002838 <USART2_CheckDmaReception+0x10c>)
 80027ea:	2106      	movs	r1, #6
 80027ec:	4810      	ldr	r0, [pc, #64]	; (8002830 <USART2_CheckDmaReception+0x104>)
 80027ee:	f7ff fc1f 	bl	8002030 <LL_DMA_GetDataTransferDirection>
 80027f2:	4603      	mov	r3, r0
 80027f4:	9300      	str	r3, [sp, #0]
 80027f6:	4623      	mov	r3, r4
 80027f8:	462a      	mov	r2, r5
 80027fa:	2106      	movs	r1, #6
 80027fc:	480c      	ldr	r0, [pc, #48]	; (8002830 <USART2_CheckDmaReception+0x104>)
 80027fe:	f7ff fd41 	bl	8002284 <LL_DMA_ConfigAddresses>
									LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
									(uint32_t)bufferUSART2dma,
									LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
		 LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002802:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002806:	2106      	movs	r1, #6
 8002808:	4809      	ldr	r0, [pc, #36]	; (8002830 <USART2_CheckDmaReception+0x104>)
 800280a:	f7ff fd01 	bl	8002210 <LL_DMA_SetDataLength>
		 LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 800280e:	2106      	movs	r1, #6
 8002810:	4807      	ldr	r0, [pc, #28]	; (8002830 <USART2_CheckDmaReception+0x104>)
 8002812:	f7ff fba7 	bl	8001f64 <LL_DMA_EnableChannel>
		 LL_USART_EnableDMAReq_RX(USART2);
 8002816:	4809      	ldr	r0, [pc, #36]	; (800283c <USART2_CheckDmaReception+0x110>)
 8002818:	f7ff fe5e 	bl	80024d8 <LL_USART_EnableDMAReq_RX>
		 old_pos=0;
 800281c:	4b05      	ldr	r3, [pc, #20]	; (8002834 <USART2_CheckDmaReception+0x108>)
 800281e:	2200      	movs	r2, #0
 8002820:	801a      	strh	r2, [r3, #0]
 8002822:	e000      	b.n	8002826 <USART2_CheckDmaReception+0xfa>
	if(USART2_ProcessData == 0) return;
 8002824:	bf00      	nop
	}
}
 8002826:	3708      	adds	r7, #8
 8002828:	46bd      	mov	sp, r7
 800282a:	bdb0      	pop	{r4, r5, r7, pc}
 800282c:	20000248 	.word	0x20000248
 8002830:	40020000 	.word	0x40020000
 8002834:	2000024c 	.word	0x2000024c
 8002838:	200002ac 	.word	0x200002ac
 800283c:	40004400 	.word	0x40004400

08002840 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002840:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002878 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002844:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002846:	e003      	b.n	8002850 <LoopCopyDataInit>

08002848 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002848:	4b0c      	ldr	r3, [pc, #48]	; (800287c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800284a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800284c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800284e:	3104      	adds	r1, #4

08002850 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002850:	480b      	ldr	r0, [pc, #44]	; (8002880 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002852:	4b0c      	ldr	r3, [pc, #48]	; (8002884 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002854:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002856:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002858:	d3f6      	bcc.n	8002848 <CopyDataInit>
	ldr	r2, =_sbss
 800285a:	4a0b      	ldr	r2, [pc, #44]	; (8002888 <LoopForever+0x12>)
	b	LoopFillZerobss
 800285c:	e002      	b.n	8002864 <LoopFillZerobss>

0800285e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800285e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002860:	f842 3b04 	str.w	r3, [r2], #4

08002864 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002864:	4b09      	ldr	r3, [pc, #36]	; (800288c <LoopForever+0x16>)
	cmp	r2, r3
 8002866:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002868:	d3f9      	bcc.n	800285e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800286a:	f7ff faed 	bl	8001e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800286e:	f000 f817 	bl	80028a0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002872:	f7fe fff3 	bl	800185c <main>

08002876 <LoopForever>:

LoopForever:
    b LoopForever
 8002876:	e7fe      	b.n	8002876 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002878:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800287c:	08004cf8 	.word	0x08004cf8
	ldr	r0, =_sdata
 8002880:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002884:	2000021c 	.word	0x2000021c
	ldr	r2, =_sbss
 8002888:	20000220 	.word	0x20000220
	ldr	r3, = _ebss
 800288c:	200003b0 	.word	0x200003b0

08002890 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002890:	e7fe      	b.n	8002890 <ADC1_2_IRQHandler>
	...

08002894 <__errno>:
 8002894:	4b01      	ldr	r3, [pc, #4]	; (800289c <__errno+0x8>)
 8002896:	6818      	ldr	r0, [r3, #0]
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	2000004c 	.word	0x2000004c

080028a0 <__libc_init_array>:
 80028a0:	b570      	push	{r4, r5, r6, lr}
 80028a2:	4e0d      	ldr	r6, [pc, #52]	; (80028d8 <__libc_init_array+0x38>)
 80028a4:	4c0d      	ldr	r4, [pc, #52]	; (80028dc <__libc_init_array+0x3c>)
 80028a6:	1ba4      	subs	r4, r4, r6
 80028a8:	10a4      	asrs	r4, r4, #2
 80028aa:	2500      	movs	r5, #0
 80028ac:	42a5      	cmp	r5, r4
 80028ae:	d109      	bne.n	80028c4 <__libc_init_array+0x24>
 80028b0:	4e0b      	ldr	r6, [pc, #44]	; (80028e0 <__libc_init_array+0x40>)
 80028b2:	4c0c      	ldr	r4, [pc, #48]	; (80028e4 <__libc_init_array+0x44>)
 80028b4:	f002 f8b4 	bl	8004a20 <_init>
 80028b8:	1ba4      	subs	r4, r4, r6
 80028ba:	10a4      	asrs	r4, r4, #2
 80028bc:	2500      	movs	r5, #0
 80028be:	42a5      	cmp	r5, r4
 80028c0:	d105      	bne.n	80028ce <__libc_init_array+0x2e>
 80028c2:	bd70      	pop	{r4, r5, r6, pc}
 80028c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028c8:	4798      	blx	r3
 80028ca:	3501      	adds	r5, #1
 80028cc:	e7ee      	b.n	80028ac <__libc_init_array+0xc>
 80028ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80028d2:	4798      	blx	r3
 80028d4:	3501      	adds	r5, #1
 80028d6:	e7f2      	b.n	80028be <__libc_init_array+0x1e>
 80028d8:	08004cf0 	.word	0x08004cf0
 80028dc:	08004cf0 	.word	0x08004cf0
 80028e0:	08004cf0 	.word	0x08004cf0
 80028e4:	08004cf4 	.word	0x08004cf4

080028e8 <__itoa>:
 80028e8:	1e93      	subs	r3, r2, #2
 80028ea:	2b22      	cmp	r3, #34	; 0x22
 80028ec:	b510      	push	{r4, lr}
 80028ee:	460c      	mov	r4, r1
 80028f0:	d904      	bls.n	80028fc <__itoa+0x14>
 80028f2:	2300      	movs	r3, #0
 80028f4:	700b      	strb	r3, [r1, #0]
 80028f6:	461c      	mov	r4, r3
 80028f8:	4620      	mov	r0, r4
 80028fa:	bd10      	pop	{r4, pc}
 80028fc:	2a0a      	cmp	r2, #10
 80028fe:	d109      	bne.n	8002914 <__itoa+0x2c>
 8002900:	2800      	cmp	r0, #0
 8002902:	da07      	bge.n	8002914 <__itoa+0x2c>
 8002904:	232d      	movs	r3, #45	; 0x2d
 8002906:	700b      	strb	r3, [r1, #0]
 8002908:	4240      	negs	r0, r0
 800290a:	2101      	movs	r1, #1
 800290c:	4421      	add	r1, r4
 800290e:	f000 fc89 	bl	8003224 <__utoa>
 8002912:	e7f1      	b.n	80028f8 <__itoa+0x10>
 8002914:	2100      	movs	r1, #0
 8002916:	e7f9      	b.n	800290c <__itoa+0x24>

08002918 <itoa>:
 8002918:	f7ff bfe6 	b.w	80028e8 <__itoa>

0800291c <memset>:
 800291c:	4402      	add	r2, r0
 800291e:	4603      	mov	r3, r0
 8002920:	4293      	cmp	r3, r2
 8002922:	d100      	bne.n	8002926 <memset+0xa>
 8002924:	4770      	bx	lr
 8002926:	f803 1b01 	strb.w	r1, [r3], #1
 800292a:	e7f9      	b.n	8002920 <memset+0x4>

0800292c <__cvt>:
 800292c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002930:	ec55 4b10 	vmov	r4, r5, d0
 8002934:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8002936:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800293a:	2d00      	cmp	r5, #0
 800293c:	460e      	mov	r6, r1
 800293e:	4691      	mov	r9, r2
 8002940:	4619      	mov	r1, r3
 8002942:	bfb8      	it	lt
 8002944:	4622      	movlt	r2, r4
 8002946:	462b      	mov	r3, r5
 8002948:	f027 0720 	bic.w	r7, r7, #32
 800294c:	bfbb      	ittet	lt
 800294e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002952:	461d      	movlt	r5, r3
 8002954:	2300      	movge	r3, #0
 8002956:	232d      	movlt	r3, #45	; 0x2d
 8002958:	bfb8      	it	lt
 800295a:	4614      	movlt	r4, r2
 800295c:	2f46      	cmp	r7, #70	; 0x46
 800295e:	700b      	strb	r3, [r1, #0]
 8002960:	d004      	beq.n	800296c <__cvt+0x40>
 8002962:	2f45      	cmp	r7, #69	; 0x45
 8002964:	d100      	bne.n	8002968 <__cvt+0x3c>
 8002966:	3601      	adds	r6, #1
 8002968:	2102      	movs	r1, #2
 800296a:	e000      	b.n	800296e <__cvt+0x42>
 800296c:	2103      	movs	r1, #3
 800296e:	ab03      	add	r3, sp, #12
 8002970:	9301      	str	r3, [sp, #4]
 8002972:	ab02      	add	r3, sp, #8
 8002974:	9300      	str	r3, [sp, #0]
 8002976:	4632      	mov	r2, r6
 8002978:	4653      	mov	r3, sl
 800297a:	ec45 4b10 	vmov	d0, r4, r5
 800297e:	f000 fd1b 	bl	80033b8 <_dtoa_r>
 8002982:	2f47      	cmp	r7, #71	; 0x47
 8002984:	4680      	mov	r8, r0
 8002986:	d102      	bne.n	800298e <__cvt+0x62>
 8002988:	f019 0f01 	tst.w	r9, #1
 800298c:	d026      	beq.n	80029dc <__cvt+0xb0>
 800298e:	2f46      	cmp	r7, #70	; 0x46
 8002990:	eb08 0906 	add.w	r9, r8, r6
 8002994:	d111      	bne.n	80029ba <__cvt+0x8e>
 8002996:	f898 3000 	ldrb.w	r3, [r8]
 800299a:	2b30      	cmp	r3, #48	; 0x30
 800299c:	d10a      	bne.n	80029b4 <__cvt+0x88>
 800299e:	2200      	movs	r2, #0
 80029a0:	2300      	movs	r3, #0
 80029a2:	4620      	mov	r0, r4
 80029a4:	4629      	mov	r1, r5
 80029a6:	f7fe f88f 	bl	8000ac8 <__aeabi_dcmpeq>
 80029aa:	b918      	cbnz	r0, 80029b4 <__cvt+0x88>
 80029ac:	f1c6 0601 	rsb	r6, r6, #1
 80029b0:	f8ca 6000 	str.w	r6, [sl]
 80029b4:	f8da 3000 	ldr.w	r3, [sl]
 80029b8:	4499      	add	r9, r3
 80029ba:	2200      	movs	r2, #0
 80029bc:	2300      	movs	r3, #0
 80029be:	4620      	mov	r0, r4
 80029c0:	4629      	mov	r1, r5
 80029c2:	f7fe f881 	bl	8000ac8 <__aeabi_dcmpeq>
 80029c6:	b938      	cbnz	r0, 80029d8 <__cvt+0xac>
 80029c8:	2230      	movs	r2, #48	; 0x30
 80029ca:	9b03      	ldr	r3, [sp, #12]
 80029cc:	454b      	cmp	r3, r9
 80029ce:	d205      	bcs.n	80029dc <__cvt+0xb0>
 80029d0:	1c59      	adds	r1, r3, #1
 80029d2:	9103      	str	r1, [sp, #12]
 80029d4:	701a      	strb	r2, [r3, #0]
 80029d6:	e7f8      	b.n	80029ca <__cvt+0x9e>
 80029d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80029dc:	9b03      	ldr	r3, [sp, #12]
 80029de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80029e0:	eba3 0308 	sub.w	r3, r3, r8
 80029e4:	4640      	mov	r0, r8
 80029e6:	6013      	str	r3, [r2, #0]
 80029e8:	b004      	add	sp, #16
 80029ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080029ee <__exponent>:
 80029ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80029f0:	2900      	cmp	r1, #0
 80029f2:	4604      	mov	r4, r0
 80029f4:	bfba      	itte	lt
 80029f6:	4249      	neglt	r1, r1
 80029f8:	232d      	movlt	r3, #45	; 0x2d
 80029fa:	232b      	movge	r3, #43	; 0x2b
 80029fc:	2909      	cmp	r1, #9
 80029fe:	f804 2b02 	strb.w	r2, [r4], #2
 8002a02:	7043      	strb	r3, [r0, #1]
 8002a04:	dd20      	ble.n	8002a48 <__exponent+0x5a>
 8002a06:	f10d 0307 	add.w	r3, sp, #7
 8002a0a:	461f      	mov	r7, r3
 8002a0c:	260a      	movs	r6, #10
 8002a0e:	fb91 f5f6 	sdiv	r5, r1, r6
 8002a12:	fb06 1115 	mls	r1, r6, r5, r1
 8002a16:	3130      	adds	r1, #48	; 0x30
 8002a18:	2d09      	cmp	r5, #9
 8002a1a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8002a1e:	f103 32ff 	add.w	r2, r3, #4294967295
 8002a22:	4629      	mov	r1, r5
 8002a24:	dc09      	bgt.n	8002a3a <__exponent+0x4c>
 8002a26:	3130      	adds	r1, #48	; 0x30
 8002a28:	3b02      	subs	r3, #2
 8002a2a:	f802 1c01 	strb.w	r1, [r2, #-1]
 8002a2e:	42bb      	cmp	r3, r7
 8002a30:	4622      	mov	r2, r4
 8002a32:	d304      	bcc.n	8002a3e <__exponent+0x50>
 8002a34:	1a10      	subs	r0, r2, r0
 8002a36:	b003      	add	sp, #12
 8002a38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a3a:	4613      	mov	r3, r2
 8002a3c:	e7e7      	b.n	8002a0e <__exponent+0x20>
 8002a3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a42:	f804 2b01 	strb.w	r2, [r4], #1
 8002a46:	e7f2      	b.n	8002a2e <__exponent+0x40>
 8002a48:	2330      	movs	r3, #48	; 0x30
 8002a4a:	4419      	add	r1, r3
 8002a4c:	7083      	strb	r3, [r0, #2]
 8002a4e:	1d02      	adds	r2, r0, #4
 8002a50:	70c1      	strb	r1, [r0, #3]
 8002a52:	e7ef      	b.n	8002a34 <__exponent+0x46>

08002a54 <_printf_float>:
 8002a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a58:	b08d      	sub	sp, #52	; 0x34
 8002a5a:	460c      	mov	r4, r1
 8002a5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8002a60:	4616      	mov	r6, r2
 8002a62:	461f      	mov	r7, r3
 8002a64:	4605      	mov	r5, r0
 8002a66:	f001 fa5f 	bl	8003f28 <_localeconv_r>
 8002a6a:	6803      	ldr	r3, [r0, #0]
 8002a6c:	9304      	str	r3, [sp, #16]
 8002a6e:	4618      	mov	r0, r3
 8002a70:	f7fd fbae 	bl	80001d0 <strlen>
 8002a74:	2300      	movs	r3, #0
 8002a76:	930a      	str	r3, [sp, #40]	; 0x28
 8002a78:	f8d8 3000 	ldr.w	r3, [r8]
 8002a7c:	9005      	str	r0, [sp, #20]
 8002a7e:	3307      	adds	r3, #7
 8002a80:	f023 0307 	bic.w	r3, r3, #7
 8002a84:	f103 0208 	add.w	r2, r3, #8
 8002a88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002a8c:	f8d4 b000 	ldr.w	fp, [r4]
 8002a90:	f8c8 2000 	str.w	r2, [r8]
 8002a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a98:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002a9c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002aa0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002aa4:	9307      	str	r3, [sp, #28]
 8002aa6:	f8cd 8018 	str.w	r8, [sp, #24]
 8002aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8002aae:	4ba7      	ldr	r3, [pc, #668]	; (8002d4c <_printf_float+0x2f8>)
 8002ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002ab4:	f7fe f83a 	bl	8000b2c <__aeabi_dcmpun>
 8002ab8:	bb70      	cbnz	r0, 8002b18 <_printf_float+0xc4>
 8002aba:	f04f 32ff 	mov.w	r2, #4294967295
 8002abe:	4ba3      	ldr	r3, [pc, #652]	; (8002d4c <_printf_float+0x2f8>)
 8002ac0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002ac4:	f7fe f814 	bl	8000af0 <__aeabi_dcmple>
 8002ac8:	bb30      	cbnz	r0, 8002b18 <_printf_float+0xc4>
 8002aca:	2200      	movs	r2, #0
 8002acc:	2300      	movs	r3, #0
 8002ace:	4640      	mov	r0, r8
 8002ad0:	4649      	mov	r1, r9
 8002ad2:	f7fe f803 	bl	8000adc <__aeabi_dcmplt>
 8002ad6:	b110      	cbz	r0, 8002ade <_printf_float+0x8a>
 8002ad8:	232d      	movs	r3, #45	; 0x2d
 8002ada:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ade:	4a9c      	ldr	r2, [pc, #624]	; (8002d50 <_printf_float+0x2fc>)
 8002ae0:	4b9c      	ldr	r3, [pc, #624]	; (8002d54 <_printf_float+0x300>)
 8002ae2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8002ae6:	bf8c      	ite	hi
 8002ae8:	4690      	movhi	r8, r2
 8002aea:	4698      	movls	r8, r3
 8002aec:	2303      	movs	r3, #3
 8002aee:	f02b 0204 	bic.w	r2, fp, #4
 8002af2:	6123      	str	r3, [r4, #16]
 8002af4:	6022      	str	r2, [r4, #0]
 8002af6:	f04f 0900 	mov.w	r9, #0
 8002afa:	9700      	str	r7, [sp, #0]
 8002afc:	4633      	mov	r3, r6
 8002afe:	aa0b      	add	r2, sp, #44	; 0x2c
 8002b00:	4621      	mov	r1, r4
 8002b02:	4628      	mov	r0, r5
 8002b04:	f000 f9e6 	bl	8002ed4 <_printf_common>
 8002b08:	3001      	adds	r0, #1
 8002b0a:	f040 808d 	bne.w	8002c28 <_printf_float+0x1d4>
 8002b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8002b12:	b00d      	add	sp, #52	; 0x34
 8002b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b18:	4642      	mov	r2, r8
 8002b1a:	464b      	mov	r3, r9
 8002b1c:	4640      	mov	r0, r8
 8002b1e:	4649      	mov	r1, r9
 8002b20:	f7fe f804 	bl	8000b2c <__aeabi_dcmpun>
 8002b24:	b110      	cbz	r0, 8002b2c <_printf_float+0xd8>
 8002b26:	4a8c      	ldr	r2, [pc, #560]	; (8002d58 <_printf_float+0x304>)
 8002b28:	4b8c      	ldr	r3, [pc, #560]	; (8002d5c <_printf_float+0x308>)
 8002b2a:	e7da      	b.n	8002ae2 <_printf_float+0x8e>
 8002b2c:	6861      	ldr	r1, [r4, #4]
 8002b2e:	1c4b      	adds	r3, r1, #1
 8002b30:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8002b34:	a80a      	add	r0, sp, #40	; 0x28
 8002b36:	d13e      	bne.n	8002bb6 <_printf_float+0x162>
 8002b38:	2306      	movs	r3, #6
 8002b3a:	6063      	str	r3, [r4, #4]
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8002b42:	ab09      	add	r3, sp, #36	; 0x24
 8002b44:	9300      	str	r3, [sp, #0]
 8002b46:	ec49 8b10 	vmov	d0, r8, r9
 8002b4a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002b4e:	6022      	str	r2, [r4, #0]
 8002b50:	f8cd a004 	str.w	sl, [sp, #4]
 8002b54:	6861      	ldr	r1, [r4, #4]
 8002b56:	4628      	mov	r0, r5
 8002b58:	f7ff fee8 	bl	800292c <__cvt>
 8002b5c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8002b60:	2b47      	cmp	r3, #71	; 0x47
 8002b62:	4680      	mov	r8, r0
 8002b64:	d109      	bne.n	8002b7a <_printf_float+0x126>
 8002b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002b68:	1cd8      	adds	r0, r3, #3
 8002b6a:	db02      	blt.n	8002b72 <_printf_float+0x11e>
 8002b6c:	6862      	ldr	r2, [r4, #4]
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	dd47      	ble.n	8002c02 <_printf_float+0x1ae>
 8002b72:	f1aa 0a02 	sub.w	sl, sl, #2
 8002b76:	fa5f fa8a 	uxtb.w	sl, sl
 8002b7a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8002b7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002b80:	d824      	bhi.n	8002bcc <_printf_float+0x178>
 8002b82:	3901      	subs	r1, #1
 8002b84:	4652      	mov	r2, sl
 8002b86:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002b8a:	9109      	str	r1, [sp, #36]	; 0x24
 8002b8c:	f7ff ff2f 	bl	80029ee <__exponent>
 8002b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002b92:	1813      	adds	r3, r2, r0
 8002b94:	2a01      	cmp	r2, #1
 8002b96:	4681      	mov	r9, r0
 8002b98:	6123      	str	r3, [r4, #16]
 8002b9a:	dc02      	bgt.n	8002ba2 <_printf_float+0x14e>
 8002b9c:	6822      	ldr	r2, [r4, #0]
 8002b9e:	07d1      	lsls	r1, r2, #31
 8002ba0:	d501      	bpl.n	8002ba6 <_printf_float+0x152>
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	6123      	str	r3, [r4, #16]
 8002ba6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d0a5      	beq.n	8002afa <_printf_float+0xa6>
 8002bae:	232d      	movs	r3, #45	; 0x2d
 8002bb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bb4:	e7a1      	b.n	8002afa <_printf_float+0xa6>
 8002bb6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8002bba:	f000 8177 	beq.w	8002eac <_printf_float+0x458>
 8002bbe:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8002bc2:	d1bb      	bne.n	8002b3c <_printf_float+0xe8>
 8002bc4:	2900      	cmp	r1, #0
 8002bc6:	d1b9      	bne.n	8002b3c <_printf_float+0xe8>
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e7b6      	b.n	8002b3a <_printf_float+0xe6>
 8002bcc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8002bd0:	d119      	bne.n	8002c06 <_printf_float+0x1b2>
 8002bd2:	2900      	cmp	r1, #0
 8002bd4:	6863      	ldr	r3, [r4, #4]
 8002bd6:	dd0c      	ble.n	8002bf2 <_printf_float+0x19e>
 8002bd8:	6121      	str	r1, [r4, #16]
 8002bda:	b913      	cbnz	r3, 8002be2 <_printf_float+0x18e>
 8002bdc:	6822      	ldr	r2, [r4, #0]
 8002bde:	07d2      	lsls	r2, r2, #31
 8002be0:	d502      	bpl.n	8002be8 <_printf_float+0x194>
 8002be2:	3301      	adds	r3, #1
 8002be4:	440b      	add	r3, r1
 8002be6:	6123      	str	r3, [r4, #16]
 8002be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bea:	65a3      	str	r3, [r4, #88]	; 0x58
 8002bec:	f04f 0900 	mov.w	r9, #0
 8002bf0:	e7d9      	b.n	8002ba6 <_printf_float+0x152>
 8002bf2:	b913      	cbnz	r3, 8002bfa <_printf_float+0x1a6>
 8002bf4:	6822      	ldr	r2, [r4, #0]
 8002bf6:	07d0      	lsls	r0, r2, #31
 8002bf8:	d501      	bpl.n	8002bfe <_printf_float+0x1aa>
 8002bfa:	3302      	adds	r3, #2
 8002bfc:	e7f3      	b.n	8002be6 <_printf_float+0x192>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e7f1      	b.n	8002be6 <_printf_float+0x192>
 8002c02:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8002c06:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	db05      	blt.n	8002c1a <_printf_float+0x1c6>
 8002c0e:	6822      	ldr	r2, [r4, #0]
 8002c10:	6123      	str	r3, [r4, #16]
 8002c12:	07d1      	lsls	r1, r2, #31
 8002c14:	d5e8      	bpl.n	8002be8 <_printf_float+0x194>
 8002c16:	3301      	adds	r3, #1
 8002c18:	e7e5      	b.n	8002be6 <_printf_float+0x192>
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	bfd4      	ite	le
 8002c1e:	f1c3 0302 	rsble	r3, r3, #2
 8002c22:	2301      	movgt	r3, #1
 8002c24:	4413      	add	r3, r2
 8002c26:	e7de      	b.n	8002be6 <_printf_float+0x192>
 8002c28:	6823      	ldr	r3, [r4, #0]
 8002c2a:	055a      	lsls	r2, r3, #21
 8002c2c:	d407      	bmi.n	8002c3e <_printf_float+0x1ea>
 8002c2e:	6923      	ldr	r3, [r4, #16]
 8002c30:	4642      	mov	r2, r8
 8002c32:	4631      	mov	r1, r6
 8002c34:	4628      	mov	r0, r5
 8002c36:	47b8      	blx	r7
 8002c38:	3001      	adds	r0, #1
 8002c3a:	d12b      	bne.n	8002c94 <_printf_float+0x240>
 8002c3c:	e767      	b.n	8002b0e <_printf_float+0xba>
 8002c3e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8002c42:	f240 80dc 	bls.w	8002dfe <_printf_float+0x3aa>
 8002c46:	2200      	movs	r2, #0
 8002c48:	2300      	movs	r3, #0
 8002c4a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002c4e:	f7fd ff3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8002c52:	2800      	cmp	r0, #0
 8002c54:	d033      	beq.n	8002cbe <_printf_float+0x26a>
 8002c56:	2301      	movs	r3, #1
 8002c58:	4a41      	ldr	r2, [pc, #260]	; (8002d60 <_printf_float+0x30c>)
 8002c5a:	4631      	mov	r1, r6
 8002c5c:	4628      	mov	r0, r5
 8002c5e:	47b8      	blx	r7
 8002c60:	3001      	adds	r0, #1
 8002c62:	f43f af54 	beq.w	8002b0e <_printf_float+0xba>
 8002c66:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	db02      	blt.n	8002c74 <_printf_float+0x220>
 8002c6e:	6823      	ldr	r3, [r4, #0]
 8002c70:	07d8      	lsls	r0, r3, #31
 8002c72:	d50f      	bpl.n	8002c94 <_printf_float+0x240>
 8002c74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002c78:	4631      	mov	r1, r6
 8002c7a:	4628      	mov	r0, r5
 8002c7c:	47b8      	blx	r7
 8002c7e:	3001      	adds	r0, #1
 8002c80:	f43f af45 	beq.w	8002b0e <_printf_float+0xba>
 8002c84:	f04f 0800 	mov.w	r8, #0
 8002c88:	f104 091a 	add.w	r9, r4, #26
 8002c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c8e:	3b01      	subs	r3, #1
 8002c90:	4543      	cmp	r3, r8
 8002c92:	dc09      	bgt.n	8002ca8 <_printf_float+0x254>
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	079b      	lsls	r3, r3, #30
 8002c98:	f100 8103 	bmi.w	8002ea2 <_printf_float+0x44e>
 8002c9c:	68e0      	ldr	r0, [r4, #12]
 8002c9e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002ca0:	4298      	cmp	r0, r3
 8002ca2:	bfb8      	it	lt
 8002ca4:	4618      	movlt	r0, r3
 8002ca6:	e734      	b.n	8002b12 <_printf_float+0xbe>
 8002ca8:	2301      	movs	r3, #1
 8002caa:	464a      	mov	r2, r9
 8002cac:	4631      	mov	r1, r6
 8002cae:	4628      	mov	r0, r5
 8002cb0:	47b8      	blx	r7
 8002cb2:	3001      	adds	r0, #1
 8002cb4:	f43f af2b 	beq.w	8002b0e <_printf_float+0xba>
 8002cb8:	f108 0801 	add.w	r8, r8, #1
 8002cbc:	e7e6      	b.n	8002c8c <_printf_float+0x238>
 8002cbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	dc2b      	bgt.n	8002d1c <_printf_float+0x2c8>
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	4a26      	ldr	r2, [pc, #152]	; (8002d60 <_printf_float+0x30c>)
 8002cc8:	4631      	mov	r1, r6
 8002cca:	4628      	mov	r0, r5
 8002ccc:	47b8      	blx	r7
 8002cce:	3001      	adds	r0, #1
 8002cd0:	f43f af1d 	beq.w	8002b0e <_printf_float+0xba>
 8002cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cd6:	b923      	cbnz	r3, 8002ce2 <_printf_float+0x28e>
 8002cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002cda:	b913      	cbnz	r3, 8002ce2 <_printf_float+0x28e>
 8002cdc:	6823      	ldr	r3, [r4, #0]
 8002cde:	07d9      	lsls	r1, r3, #31
 8002ce0:	d5d8      	bpl.n	8002c94 <_printf_float+0x240>
 8002ce2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002ce6:	4631      	mov	r1, r6
 8002ce8:	4628      	mov	r0, r5
 8002cea:	47b8      	blx	r7
 8002cec:	3001      	adds	r0, #1
 8002cee:	f43f af0e 	beq.w	8002b0e <_printf_float+0xba>
 8002cf2:	f04f 0900 	mov.w	r9, #0
 8002cf6:	f104 0a1a 	add.w	sl, r4, #26
 8002cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002cfc:	425b      	negs	r3, r3
 8002cfe:	454b      	cmp	r3, r9
 8002d00:	dc01      	bgt.n	8002d06 <_printf_float+0x2b2>
 8002d02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d04:	e794      	b.n	8002c30 <_printf_float+0x1dc>
 8002d06:	2301      	movs	r3, #1
 8002d08:	4652      	mov	r2, sl
 8002d0a:	4631      	mov	r1, r6
 8002d0c:	4628      	mov	r0, r5
 8002d0e:	47b8      	blx	r7
 8002d10:	3001      	adds	r0, #1
 8002d12:	f43f aefc 	beq.w	8002b0e <_printf_float+0xba>
 8002d16:	f109 0901 	add.w	r9, r9, #1
 8002d1a:	e7ee      	b.n	8002cfa <_printf_float+0x2a6>
 8002d1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002d1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002d20:	429a      	cmp	r2, r3
 8002d22:	bfa8      	it	ge
 8002d24:	461a      	movge	r2, r3
 8002d26:	2a00      	cmp	r2, #0
 8002d28:	4691      	mov	r9, r2
 8002d2a:	dd07      	ble.n	8002d3c <_printf_float+0x2e8>
 8002d2c:	4613      	mov	r3, r2
 8002d2e:	4631      	mov	r1, r6
 8002d30:	4642      	mov	r2, r8
 8002d32:	4628      	mov	r0, r5
 8002d34:	47b8      	blx	r7
 8002d36:	3001      	adds	r0, #1
 8002d38:	f43f aee9 	beq.w	8002b0e <_printf_float+0xba>
 8002d3c:	f104 031a 	add.w	r3, r4, #26
 8002d40:	f04f 0b00 	mov.w	fp, #0
 8002d44:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002d48:	9306      	str	r3, [sp, #24]
 8002d4a:	e015      	b.n	8002d78 <_printf_float+0x324>
 8002d4c:	7fefffff 	.word	0x7fefffff
 8002d50:	08004a6f 	.word	0x08004a6f
 8002d54:	08004a6b 	.word	0x08004a6b
 8002d58:	08004a77 	.word	0x08004a77
 8002d5c:	08004a73 	.word	0x08004a73
 8002d60:	08004a7b 	.word	0x08004a7b
 8002d64:	2301      	movs	r3, #1
 8002d66:	9a06      	ldr	r2, [sp, #24]
 8002d68:	4631      	mov	r1, r6
 8002d6a:	4628      	mov	r0, r5
 8002d6c:	47b8      	blx	r7
 8002d6e:	3001      	adds	r0, #1
 8002d70:	f43f aecd 	beq.w	8002b0e <_printf_float+0xba>
 8002d74:	f10b 0b01 	add.w	fp, fp, #1
 8002d78:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8002d7c:	ebaa 0309 	sub.w	r3, sl, r9
 8002d80:	455b      	cmp	r3, fp
 8002d82:	dcef      	bgt.n	8002d64 <_printf_float+0x310>
 8002d84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d88:	429a      	cmp	r2, r3
 8002d8a:	44d0      	add	r8, sl
 8002d8c:	db15      	blt.n	8002dba <_printf_float+0x366>
 8002d8e:	6823      	ldr	r3, [r4, #0]
 8002d90:	07da      	lsls	r2, r3, #31
 8002d92:	d412      	bmi.n	8002dba <_printf_float+0x366>
 8002d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d96:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002d98:	eba3 020a 	sub.w	r2, r3, sl
 8002d9c:	eba3 0a01 	sub.w	sl, r3, r1
 8002da0:	4592      	cmp	sl, r2
 8002da2:	bfa8      	it	ge
 8002da4:	4692      	movge	sl, r2
 8002da6:	f1ba 0f00 	cmp.w	sl, #0
 8002daa:	dc0e      	bgt.n	8002dca <_printf_float+0x376>
 8002dac:	f04f 0800 	mov.w	r8, #0
 8002db0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8002db4:	f104 091a 	add.w	r9, r4, #26
 8002db8:	e019      	b.n	8002dee <_printf_float+0x39a>
 8002dba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002dbe:	4631      	mov	r1, r6
 8002dc0:	4628      	mov	r0, r5
 8002dc2:	47b8      	blx	r7
 8002dc4:	3001      	adds	r0, #1
 8002dc6:	d1e5      	bne.n	8002d94 <_printf_float+0x340>
 8002dc8:	e6a1      	b.n	8002b0e <_printf_float+0xba>
 8002dca:	4653      	mov	r3, sl
 8002dcc:	4642      	mov	r2, r8
 8002dce:	4631      	mov	r1, r6
 8002dd0:	4628      	mov	r0, r5
 8002dd2:	47b8      	blx	r7
 8002dd4:	3001      	adds	r0, #1
 8002dd6:	d1e9      	bne.n	8002dac <_printf_float+0x358>
 8002dd8:	e699      	b.n	8002b0e <_printf_float+0xba>
 8002dda:	2301      	movs	r3, #1
 8002ddc:	464a      	mov	r2, r9
 8002dde:	4631      	mov	r1, r6
 8002de0:	4628      	mov	r0, r5
 8002de2:	47b8      	blx	r7
 8002de4:	3001      	adds	r0, #1
 8002de6:	f43f ae92 	beq.w	8002b0e <_printf_float+0xba>
 8002dea:	f108 0801 	add.w	r8, r8, #1
 8002dee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002df2:	1a9b      	subs	r3, r3, r2
 8002df4:	eba3 030a 	sub.w	r3, r3, sl
 8002df8:	4543      	cmp	r3, r8
 8002dfa:	dcee      	bgt.n	8002dda <_printf_float+0x386>
 8002dfc:	e74a      	b.n	8002c94 <_printf_float+0x240>
 8002dfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002e00:	2a01      	cmp	r2, #1
 8002e02:	dc01      	bgt.n	8002e08 <_printf_float+0x3b4>
 8002e04:	07db      	lsls	r3, r3, #31
 8002e06:	d53a      	bpl.n	8002e7e <_printf_float+0x42a>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	4642      	mov	r2, r8
 8002e0c:	4631      	mov	r1, r6
 8002e0e:	4628      	mov	r0, r5
 8002e10:	47b8      	blx	r7
 8002e12:	3001      	adds	r0, #1
 8002e14:	f43f ae7b 	beq.w	8002b0e <_printf_float+0xba>
 8002e18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002e1c:	4631      	mov	r1, r6
 8002e1e:	4628      	mov	r0, r5
 8002e20:	47b8      	blx	r7
 8002e22:	3001      	adds	r0, #1
 8002e24:	f108 0801 	add.w	r8, r8, #1
 8002e28:	f43f ae71 	beq.w	8002b0e <_printf_float+0xba>
 8002e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f103 3aff 	add.w	sl, r3, #4294967295
 8002e34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f7fd fe45 	bl	8000ac8 <__aeabi_dcmpeq>
 8002e3e:	b9c8      	cbnz	r0, 8002e74 <_printf_float+0x420>
 8002e40:	4653      	mov	r3, sl
 8002e42:	4642      	mov	r2, r8
 8002e44:	4631      	mov	r1, r6
 8002e46:	4628      	mov	r0, r5
 8002e48:	47b8      	blx	r7
 8002e4a:	3001      	adds	r0, #1
 8002e4c:	d10e      	bne.n	8002e6c <_printf_float+0x418>
 8002e4e:	e65e      	b.n	8002b0e <_printf_float+0xba>
 8002e50:	2301      	movs	r3, #1
 8002e52:	4652      	mov	r2, sl
 8002e54:	4631      	mov	r1, r6
 8002e56:	4628      	mov	r0, r5
 8002e58:	47b8      	blx	r7
 8002e5a:	3001      	adds	r0, #1
 8002e5c:	f43f ae57 	beq.w	8002b0e <_printf_float+0xba>
 8002e60:	f108 0801 	add.w	r8, r8, #1
 8002e64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e66:	3b01      	subs	r3, #1
 8002e68:	4543      	cmp	r3, r8
 8002e6a:	dcf1      	bgt.n	8002e50 <_printf_float+0x3fc>
 8002e6c:	464b      	mov	r3, r9
 8002e6e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002e72:	e6de      	b.n	8002c32 <_printf_float+0x1de>
 8002e74:	f04f 0800 	mov.w	r8, #0
 8002e78:	f104 0a1a 	add.w	sl, r4, #26
 8002e7c:	e7f2      	b.n	8002e64 <_printf_float+0x410>
 8002e7e:	2301      	movs	r3, #1
 8002e80:	e7df      	b.n	8002e42 <_printf_float+0x3ee>
 8002e82:	2301      	movs	r3, #1
 8002e84:	464a      	mov	r2, r9
 8002e86:	4631      	mov	r1, r6
 8002e88:	4628      	mov	r0, r5
 8002e8a:	47b8      	blx	r7
 8002e8c:	3001      	adds	r0, #1
 8002e8e:	f43f ae3e 	beq.w	8002b0e <_printf_float+0xba>
 8002e92:	f108 0801 	add.w	r8, r8, #1
 8002e96:	68e3      	ldr	r3, [r4, #12]
 8002e98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002e9a:	1a9b      	subs	r3, r3, r2
 8002e9c:	4543      	cmp	r3, r8
 8002e9e:	dcf0      	bgt.n	8002e82 <_printf_float+0x42e>
 8002ea0:	e6fc      	b.n	8002c9c <_printf_float+0x248>
 8002ea2:	f04f 0800 	mov.w	r8, #0
 8002ea6:	f104 0919 	add.w	r9, r4, #25
 8002eaa:	e7f4      	b.n	8002e96 <_printf_float+0x442>
 8002eac:	2900      	cmp	r1, #0
 8002eae:	f43f ae8b 	beq.w	8002bc8 <_printf_float+0x174>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8002eb8:	ab09      	add	r3, sp, #36	; 0x24
 8002eba:	9300      	str	r3, [sp, #0]
 8002ebc:	ec49 8b10 	vmov	d0, r8, r9
 8002ec0:	6022      	str	r2, [r4, #0]
 8002ec2:	f8cd a004 	str.w	sl, [sp, #4]
 8002ec6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002eca:	4628      	mov	r0, r5
 8002ecc:	f7ff fd2e 	bl	800292c <__cvt>
 8002ed0:	4680      	mov	r8, r0
 8002ed2:	e648      	b.n	8002b66 <_printf_float+0x112>

08002ed4 <_printf_common>:
 8002ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ed8:	4691      	mov	r9, r2
 8002eda:	461f      	mov	r7, r3
 8002edc:	688a      	ldr	r2, [r1, #8]
 8002ede:	690b      	ldr	r3, [r1, #16]
 8002ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	bfb8      	it	lt
 8002ee8:	4613      	movlt	r3, r2
 8002eea:	f8c9 3000 	str.w	r3, [r9]
 8002eee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002ef2:	4606      	mov	r6, r0
 8002ef4:	460c      	mov	r4, r1
 8002ef6:	b112      	cbz	r2, 8002efe <_printf_common+0x2a>
 8002ef8:	3301      	adds	r3, #1
 8002efa:	f8c9 3000 	str.w	r3, [r9]
 8002efe:	6823      	ldr	r3, [r4, #0]
 8002f00:	0699      	lsls	r1, r3, #26
 8002f02:	bf42      	ittt	mi
 8002f04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002f08:	3302      	addmi	r3, #2
 8002f0a:	f8c9 3000 	strmi.w	r3, [r9]
 8002f0e:	6825      	ldr	r5, [r4, #0]
 8002f10:	f015 0506 	ands.w	r5, r5, #6
 8002f14:	d107      	bne.n	8002f26 <_printf_common+0x52>
 8002f16:	f104 0a19 	add.w	sl, r4, #25
 8002f1a:	68e3      	ldr	r3, [r4, #12]
 8002f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8002f20:	1a9b      	subs	r3, r3, r2
 8002f22:	42ab      	cmp	r3, r5
 8002f24:	dc28      	bgt.n	8002f78 <_printf_common+0xa4>
 8002f26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002f2a:	6822      	ldr	r2, [r4, #0]
 8002f2c:	3300      	adds	r3, #0
 8002f2e:	bf18      	it	ne
 8002f30:	2301      	movne	r3, #1
 8002f32:	0692      	lsls	r2, r2, #26
 8002f34:	d42d      	bmi.n	8002f92 <_printf_common+0xbe>
 8002f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002f3a:	4639      	mov	r1, r7
 8002f3c:	4630      	mov	r0, r6
 8002f3e:	47c0      	blx	r8
 8002f40:	3001      	adds	r0, #1
 8002f42:	d020      	beq.n	8002f86 <_printf_common+0xb2>
 8002f44:	6823      	ldr	r3, [r4, #0]
 8002f46:	68e5      	ldr	r5, [r4, #12]
 8002f48:	f8d9 2000 	ldr.w	r2, [r9]
 8002f4c:	f003 0306 	and.w	r3, r3, #6
 8002f50:	2b04      	cmp	r3, #4
 8002f52:	bf08      	it	eq
 8002f54:	1aad      	subeq	r5, r5, r2
 8002f56:	68a3      	ldr	r3, [r4, #8]
 8002f58:	6922      	ldr	r2, [r4, #16]
 8002f5a:	bf0c      	ite	eq
 8002f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002f60:	2500      	movne	r5, #0
 8002f62:	4293      	cmp	r3, r2
 8002f64:	bfc4      	itt	gt
 8002f66:	1a9b      	subgt	r3, r3, r2
 8002f68:	18ed      	addgt	r5, r5, r3
 8002f6a:	f04f 0900 	mov.w	r9, #0
 8002f6e:	341a      	adds	r4, #26
 8002f70:	454d      	cmp	r5, r9
 8002f72:	d11a      	bne.n	8002faa <_printf_common+0xd6>
 8002f74:	2000      	movs	r0, #0
 8002f76:	e008      	b.n	8002f8a <_printf_common+0xb6>
 8002f78:	2301      	movs	r3, #1
 8002f7a:	4652      	mov	r2, sl
 8002f7c:	4639      	mov	r1, r7
 8002f7e:	4630      	mov	r0, r6
 8002f80:	47c0      	blx	r8
 8002f82:	3001      	adds	r0, #1
 8002f84:	d103      	bne.n	8002f8e <_printf_common+0xba>
 8002f86:	f04f 30ff 	mov.w	r0, #4294967295
 8002f8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002f8e:	3501      	adds	r5, #1
 8002f90:	e7c3      	b.n	8002f1a <_printf_common+0x46>
 8002f92:	18e1      	adds	r1, r4, r3
 8002f94:	1c5a      	adds	r2, r3, #1
 8002f96:	2030      	movs	r0, #48	; 0x30
 8002f98:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002f9c:	4422      	add	r2, r4
 8002f9e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002fa2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002fa6:	3302      	adds	r3, #2
 8002fa8:	e7c5      	b.n	8002f36 <_printf_common+0x62>
 8002faa:	2301      	movs	r3, #1
 8002fac:	4622      	mov	r2, r4
 8002fae:	4639      	mov	r1, r7
 8002fb0:	4630      	mov	r0, r6
 8002fb2:	47c0      	blx	r8
 8002fb4:	3001      	adds	r0, #1
 8002fb6:	d0e6      	beq.n	8002f86 <_printf_common+0xb2>
 8002fb8:	f109 0901 	add.w	r9, r9, #1
 8002fbc:	e7d8      	b.n	8002f70 <_printf_common+0x9c>
	...

08002fc0 <_printf_i>:
 8002fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002fc4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002fc8:	460c      	mov	r4, r1
 8002fca:	7e09      	ldrb	r1, [r1, #24]
 8002fcc:	b085      	sub	sp, #20
 8002fce:	296e      	cmp	r1, #110	; 0x6e
 8002fd0:	4617      	mov	r7, r2
 8002fd2:	4606      	mov	r6, r0
 8002fd4:	4698      	mov	r8, r3
 8002fd6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002fd8:	f000 80b3 	beq.w	8003142 <_printf_i+0x182>
 8002fdc:	d822      	bhi.n	8003024 <_printf_i+0x64>
 8002fde:	2963      	cmp	r1, #99	; 0x63
 8002fe0:	d036      	beq.n	8003050 <_printf_i+0x90>
 8002fe2:	d80a      	bhi.n	8002ffa <_printf_i+0x3a>
 8002fe4:	2900      	cmp	r1, #0
 8002fe6:	f000 80b9 	beq.w	800315c <_printf_i+0x19c>
 8002fea:	2958      	cmp	r1, #88	; 0x58
 8002fec:	f000 8083 	beq.w	80030f6 <_printf_i+0x136>
 8002ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002ff4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002ff8:	e032      	b.n	8003060 <_printf_i+0xa0>
 8002ffa:	2964      	cmp	r1, #100	; 0x64
 8002ffc:	d001      	beq.n	8003002 <_printf_i+0x42>
 8002ffe:	2969      	cmp	r1, #105	; 0x69
 8003000:	d1f6      	bne.n	8002ff0 <_printf_i+0x30>
 8003002:	6820      	ldr	r0, [r4, #0]
 8003004:	6813      	ldr	r3, [r2, #0]
 8003006:	0605      	lsls	r5, r0, #24
 8003008:	f103 0104 	add.w	r1, r3, #4
 800300c:	d52a      	bpl.n	8003064 <_printf_i+0xa4>
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	6011      	str	r1, [r2, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	da03      	bge.n	800301e <_printf_i+0x5e>
 8003016:	222d      	movs	r2, #45	; 0x2d
 8003018:	425b      	negs	r3, r3
 800301a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800301e:	486f      	ldr	r0, [pc, #444]	; (80031dc <_printf_i+0x21c>)
 8003020:	220a      	movs	r2, #10
 8003022:	e039      	b.n	8003098 <_printf_i+0xd8>
 8003024:	2973      	cmp	r1, #115	; 0x73
 8003026:	f000 809d 	beq.w	8003164 <_printf_i+0x1a4>
 800302a:	d808      	bhi.n	800303e <_printf_i+0x7e>
 800302c:	296f      	cmp	r1, #111	; 0x6f
 800302e:	d020      	beq.n	8003072 <_printf_i+0xb2>
 8003030:	2970      	cmp	r1, #112	; 0x70
 8003032:	d1dd      	bne.n	8002ff0 <_printf_i+0x30>
 8003034:	6823      	ldr	r3, [r4, #0]
 8003036:	f043 0320 	orr.w	r3, r3, #32
 800303a:	6023      	str	r3, [r4, #0]
 800303c:	e003      	b.n	8003046 <_printf_i+0x86>
 800303e:	2975      	cmp	r1, #117	; 0x75
 8003040:	d017      	beq.n	8003072 <_printf_i+0xb2>
 8003042:	2978      	cmp	r1, #120	; 0x78
 8003044:	d1d4      	bne.n	8002ff0 <_printf_i+0x30>
 8003046:	2378      	movs	r3, #120	; 0x78
 8003048:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800304c:	4864      	ldr	r0, [pc, #400]	; (80031e0 <_printf_i+0x220>)
 800304e:	e055      	b.n	80030fc <_printf_i+0x13c>
 8003050:	6813      	ldr	r3, [r2, #0]
 8003052:	1d19      	adds	r1, r3, #4
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	6011      	str	r1, [r2, #0]
 8003058:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800305c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003060:	2301      	movs	r3, #1
 8003062:	e08c      	b.n	800317e <_printf_i+0x1be>
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6011      	str	r1, [r2, #0]
 8003068:	f010 0f40 	tst.w	r0, #64	; 0x40
 800306c:	bf18      	it	ne
 800306e:	b21b      	sxthne	r3, r3
 8003070:	e7cf      	b.n	8003012 <_printf_i+0x52>
 8003072:	6813      	ldr	r3, [r2, #0]
 8003074:	6825      	ldr	r5, [r4, #0]
 8003076:	1d18      	adds	r0, r3, #4
 8003078:	6010      	str	r0, [r2, #0]
 800307a:	0628      	lsls	r0, r5, #24
 800307c:	d501      	bpl.n	8003082 <_printf_i+0xc2>
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	e002      	b.n	8003088 <_printf_i+0xc8>
 8003082:	0668      	lsls	r0, r5, #25
 8003084:	d5fb      	bpl.n	800307e <_printf_i+0xbe>
 8003086:	881b      	ldrh	r3, [r3, #0]
 8003088:	4854      	ldr	r0, [pc, #336]	; (80031dc <_printf_i+0x21c>)
 800308a:	296f      	cmp	r1, #111	; 0x6f
 800308c:	bf14      	ite	ne
 800308e:	220a      	movne	r2, #10
 8003090:	2208      	moveq	r2, #8
 8003092:	2100      	movs	r1, #0
 8003094:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003098:	6865      	ldr	r5, [r4, #4]
 800309a:	60a5      	str	r5, [r4, #8]
 800309c:	2d00      	cmp	r5, #0
 800309e:	f2c0 8095 	blt.w	80031cc <_printf_i+0x20c>
 80030a2:	6821      	ldr	r1, [r4, #0]
 80030a4:	f021 0104 	bic.w	r1, r1, #4
 80030a8:	6021      	str	r1, [r4, #0]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d13d      	bne.n	800312a <_printf_i+0x16a>
 80030ae:	2d00      	cmp	r5, #0
 80030b0:	f040 808e 	bne.w	80031d0 <_printf_i+0x210>
 80030b4:	4665      	mov	r5, ip
 80030b6:	2a08      	cmp	r2, #8
 80030b8:	d10b      	bne.n	80030d2 <_printf_i+0x112>
 80030ba:	6823      	ldr	r3, [r4, #0]
 80030bc:	07db      	lsls	r3, r3, #31
 80030be:	d508      	bpl.n	80030d2 <_printf_i+0x112>
 80030c0:	6923      	ldr	r3, [r4, #16]
 80030c2:	6862      	ldr	r2, [r4, #4]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	bfde      	ittt	le
 80030c8:	2330      	movle	r3, #48	; 0x30
 80030ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80030ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80030d2:	ebac 0305 	sub.w	r3, ip, r5
 80030d6:	6123      	str	r3, [r4, #16]
 80030d8:	f8cd 8000 	str.w	r8, [sp]
 80030dc:	463b      	mov	r3, r7
 80030de:	aa03      	add	r2, sp, #12
 80030e0:	4621      	mov	r1, r4
 80030e2:	4630      	mov	r0, r6
 80030e4:	f7ff fef6 	bl	8002ed4 <_printf_common>
 80030e8:	3001      	adds	r0, #1
 80030ea:	d14d      	bne.n	8003188 <_printf_i+0x1c8>
 80030ec:	f04f 30ff 	mov.w	r0, #4294967295
 80030f0:	b005      	add	sp, #20
 80030f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80030f6:	4839      	ldr	r0, [pc, #228]	; (80031dc <_printf_i+0x21c>)
 80030f8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80030fc:	6813      	ldr	r3, [r2, #0]
 80030fe:	6821      	ldr	r1, [r4, #0]
 8003100:	1d1d      	adds	r5, r3, #4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	6015      	str	r5, [r2, #0]
 8003106:	060a      	lsls	r2, r1, #24
 8003108:	d50b      	bpl.n	8003122 <_printf_i+0x162>
 800310a:	07ca      	lsls	r2, r1, #31
 800310c:	bf44      	itt	mi
 800310e:	f041 0120 	orrmi.w	r1, r1, #32
 8003112:	6021      	strmi	r1, [r4, #0]
 8003114:	b91b      	cbnz	r3, 800311e <_printf_i+0x15e>
 8003116:	6822      	ldr	r2, [r4, #0]
 8003118:	f022 0220 	bic.w	r2, r2, #32
 800311c:	6022      	str	r2, [r4, #0]
 800311e:	2210      	movs	r2, #16
 8003120:	e7b7      	b.n	8003092 <_printf_i+0xd2>
 8003122:	064d      	lsls	r5, r1, #25
 8003124:	bf48      	it	mi
 8003126:	b29b      	uxthmi	r3, r3
 8003128:	e7ef      	b.n	800310a <_printf_i+0x14a>
 800312a:	4665      	mov	r5, ip
 800312c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003130:	fb02 3311 	mls	r3, r2, r1, r3
 8003134:	5cc3      	ldrb	r3, [r0, r3]
 8003136:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800313a:	460b      	mov	r3, r1
 800313c:	2900      	cmp	r1, #0
 800313e:	d1f5      	bne.n	800312c <_printf_i+0x16c>
 8003140:	e7b9      	b.n	80030b6 <_printf_i+0xf6>
 8003142:	6813      	ldr	r3, [r2, #0]
 8003144:	6825      	ldr	r5, [r4, #0]
 8003146:	6961      	ldr	r1, [r4, #20]
 8003148:	1d18      	adds	r0, r3, #4
 800314a:	6010      	str	r0, [r2, #0]
 800314c:	0628      	lsls	r0, r5, #24
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	d501      	bpl.n	8003156 <_printf_i+0x196>
 8003152:	6019      	str	r1, [r3, #0]
 8003154:	e002      	b.n	800315c <_printf_i+0x19c>
 8003156:	066a      	lsls	r2, r5, #25
 8003158:	d5fb      	bpl.n	8003152 <_printf_i+0x192>
 800315a:	8019      	strh	r1, [r3, #0]
 800315c:	2300      	movs	r3, #0
 800315e:	6123      	str	r3, [r4, #16]
 8003160:	4665      	mov	r5, ip
 8003162:	e7b9      	b.n	80030d8 <_printf_i+0x118>
 8003164:	6813      	ldr	r3, [r2, #0]
 8003166:	1d19      	adds	r1, r3, #4
 8003168:	6011      	str	r1, [r2, #0]
 800316a:	681d      	ldr	r5, [r3, #0]
 800316c:	6862      	ldr	r2, [r4, #4]
 800316e:	2100      	movs	r1, #0
 8003170:	4628      	mov	r0, r5
 8003172:	f7fd f835 	bl	80001e0 <memchr>
 8003176:	b108      	cbz	r0, 800317c <_printf_i+0x1bc>
 8003178:	1b40      	subs	r0, r0, r5
 800317a:	6060      	str	r0, [r4, #4]
 800317c:	6863      	ldr	r3, [r4, #4]
 800317e:	6123      	str	r3, [r4, #16]
 8003180:	2300      	movs	r3, #0
 8003182:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003186:	e7a7      	b.n	80030d8 <_printf_i+0x118>
 8003188:	6923      	ldr	r3, [r4, #16]
 800318a:	462a      	mov	r2, r5
 800318c:	4639      	mov	r1, r7
 800318e:	4630      	mov	r0, r6
 8003190:	47c0      	blx	r8
 8003192:	3001      	adds	r0, #1
 8003194:	d0aa      	beq.n	80030ec <_printf_i+0x12c>
 8003196:	6823      	ldr	r3, [r4, #0]
 8003198:	079b      	lsls	r3, r3, #30
 800319a:	d413      	bmi.n	80031c4 <_printf_i+0x204>
 800319c:	68e0      	ldr	r0, [r4, #12]
 800319e:	9b03      	ldr	r3, [sp, #12]
 80031a0:	4298      	cmp	r0, r3
 80031a2:	bfb8      	it	lt
 80031a4:	4618      	movlt	r0, r3
 80031a6:	e7a3      	b.n	80030f0 <_printf_i+0x130>
 80031a8:	2301      	movs	r3, #1
 80031aa:	464a      	mov	r2, r9
 80031ac:	4639      	mov	r1, r7
 80031ae:	4630      	mov	r0, r6
 80031b0:	47c0      	blx	r8
 80031b2:	3001      	adds	r0, #1
 80031b4:	d09a      	beq.n	80030ec <_printf_i+0x12c>
 80031b6:	3501      	adds	r5, #1
 80031b8:	68e3      	ldr	r3, [r4, #12]
 80031ba:	9a03      	ldr	r2, [sp, #12]
 80031bc:	1a9b      	subs	r3, r3, r2
 80031be:	42ab      	cmp	r3, r5
 80031c0:	dcf2      	bgt.n	80031a8 <_printf_i+0x1e8>
 80031c2:	e7eb      	b.n	800319c <_printf_i+0x1dc>
 80031c4:	2500      	movs	r5, #0
 80031c6:	f104 0919 	add.w	r9, r4, #25
 80031ca:	e7f5      	b.n	80031b8 <_printf_i+0x1f8>
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d1ac      	bne.n	800312a <_printf_i+0x16a>
 80031d0:	7803      	ldrb	r3, [r0, #0]
 80031d2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80031d6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80031da:	e76c      	b.n	80030b6 <_printf_i+0xf6>
 80031dc:	08004a7d 	.word	0x08004a7d
 80031e0:	08004a8e 	.word	0x08004a8e

080031e4 <siprintf>:
 80031e4:	b40e      	push	{r1, r2, r3}
 80031e6:	b500      	push	{lr}
 80031e8:	b09c      	sub	sp, #112	; 0x70
 80031ea:	ab1d      	add	r3, sp, #116	; 0x74
 80031ec:	9002      	str	r0, [sp, #8]
 80031ee:	9006      	str	r0, [sp, #24]
 80031f0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80031f4:	4809      	ldr	r0, [pc, #36]	; (800321c <siprintf+0x38>)
 80031f6:	9107      	str	r1, [sp, #28]
 80031f8:	9104      	str	r1, [sp, #16]
 80031fa:	4909      	ldr	r1, [pc, #36]	; (8003220 <siprintf+0x3c>)
 80031fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8003200:	9105      	str	r1, [sp, #20]
 8003202:	6800      	ldr	r0, [r0, #0]
 8003204:	9301      	str	r3, [sp, #4]
 8003206:	a902      	add	r1, sp, #8
 8003208:	f001 fa9a 	bl	8004740 <_svfiprintf_r>
 800320c:	9b02      	ldr	r3, [sp, #8]
 800320e:	2200      	movs	r2, #0
 8003210:	701a      	strb	r2, [r3, #0]
 8003212:	b01c      	add	sp, #112	; 0x70
 8003214:	f85d eb04 	ldr.w	lr, [sp], #4
 8003218:	b003      	add	sp, #12
 800321a:	4770      	bx	lr
 800321c:	2000004c 	.word	0x2000004c
 8003220:	ffff0208 	.word	0xffff0208

08003224 <__utoa>:
 8003224:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003226:	4b1d      	ldr	r3, [pc, #116]	; (800329c <__utoa+0x78>)
 8003228:	b08b      	sub	sp, #44	; 0x2c
 800322a:	4605      	mov	r5, r0
 800322c:	460c      	mov	r4, r1
 800322e:	466e      	mov	r6, sp
 8003230:	f103 0c20 	add.w	ip, r3, #32
 8003234:	6818      	ldr	r0, [r3, #0]
 8003236:	6859      	ldr	r1, [r3, #4]
 8003238:	4637      	mov	r7, r6
 800323a:	c703      	stmia	r7!, {r0, r1}
 800323c:	3308      	adds	r3, #8
 800323e:	4563      	cmp	r3, ip
 8003240:	463e      	mov	r6, r7
 8003242:	d1f7      	bne.n	8003234 <__utoa+0x10>
 8003244:	6818      	ldr	r0, [r3, #0]
 8003246:	791b      	ldrb	r3, [r3, #4]
 8003248:	713b      	strb	r3, [r7, #4]
 800324a:	1e93      	subs	r3, r2, #2
 800324c:	2b22      	cmp	r3, #34	; 0x22
 800324e:	6038      	str	r0, [r7, #0]
 8003250:	f04f 0300 	mov.w	r3, #0
 8003254:	d904      	bls.n	8003260 <__utoa+0x3c>
 8003256:	7023      	strb	r3, [r4, #0]
 8003258:	461c      	mov	r4, r3
 800325a:	4620      	mov	r0, r4
 800325c:	b00b      	add	sp, #44	; 0x2c
 800325e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003260:	1e66      	subs	r6, r4, #1
 8003262:	fbb5 f0f2 	udiv	r0, r5, r2
 8003266:	af0a      	add	r7, sp, #40	; 0x28
 8003268:	fb02 5510 	mls	r5, r2, r0, r5
 800326c:	443d      	add	r5, r7
 800326e:	1c59      	adds	r1, r3, #1
 8003270:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 8003274:	f806 5f01 	strb.w	r5, [r6, #1]!
 8003278:	4605      	mov	r5, r0
 800327a:	b968      	cbnz	r0, 8003298 <__utoa+0x74>
 800327c:	5460      	strb	r0, [r4, r1]
 800327e:	4423      	add	r3, r4
 8003280:	4622      	mov	r2, r4
 8003282:	1b19      	subs	r1, r3, r4
 8003284:	1b10      	subs	r0, r2, r4
 8003286:	4281      	cmp	r1, r0
 8003288:	dde7      	ble.n	800325a <__utoa+0x36>
 800328a:	7811      	ldrb	r1, [r2, #0]
 800328c:	7818      	ldrb	r0, [r3, #0]
 800328e:	f802 0b01 	strb.w	r0, [r2], #1
 8003292:	f803 1901 	strb.w	r1, [r3], #-1
 8003296:	e7f4      	b.n	8003282 <__utoa+0x5e>
 8003298:	460b      	mov	r3, r1
 800329a:	e7e2      	b.n	8003262 <__utoa+0x3e>
 800329c:	08004a9f 	.word	0x08004a9f

080032a0 <quorem>:
 80032a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80032a4:	6903      	ldr	r3, [r0, #16]
 80032a6:	690c      	ldr	r4, [r1, #16]
 80032a8:	42a3      	cmp	r3, r4
 80032aa:	4680      	mov	r8, r0
 80032ac:	f2c0 8082 	blt.w	80033b4 <quorem+0x114>
 80032b0:	3c01      	subs	r4, #1
 80032b2:	f101 0714 	add.w	r7, r1, #20
 80032b6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80032ba:	f100 0614 	add.w	r6, r0, #20
 80032be:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80032c2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80032c6:	eb06 030c 	add.w	r3, r6, ip
 80032ca:	3501      	adds	r5, #1
 80032cc:	eb07 090c 	add.w	r9, r7, ip
 80032d0:	9301      	str	r3, [sp, #4]
 80032d2:	fbb0 f5f5 	udiv	r5, r0, r5
 80032d6:	b395      	cbz	r5, 800333e <quorem+0x9e>
 80032d8:	f04f 0a00 	mov.w	sl, #0
 80032dc:	4638      	mov	r0, r7
 80032de:	46b6      	mov	lr, r6
 80032e0:	46d3      	mov	fp, sl
 80032e2:	f850 2b04 	ldr.w	r2, [r0], #4
 80032e6:	b293      	uxth	r3, r2
 80032e8:	fb05 a303 	mla	r3, r5, r3, sl
 80032ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	ebab 0303 	sub.w	r3, fp, r3
 80032f6:	0c12      	lsrs	r2, r2, #16
 80032f8:	f8de b000 	ldr.w	fp, [lr]
 80032fc:	fb05 a202 	mla	r2, r5, r2, sl
 8003300:	fa13 f38b 	uxtah	r3, r3, fp
 8003304:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003308:	fa1f fb82 	uxth.w	fp, r2
 800330c:	f8de 2000 	ldr.w	r2, [lr]
 8003310:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8003314:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8003318:	b29b      	uxth	r3, r3
 800331a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800331e:	4581      	cmp	r9, r0
 8003320:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8003324:	f84e 3b04 	str.w	r3, [lr], #4
 8003328:	d2db      	bcs.n	80032e2 <quorem+0x42>
 800332a:	f856 300c 	ldr.w	r3, [r6, ip]
 800332e:	b933      	cbnz	r3, 800333e <quorem+0x9e>
 8003330:	9b01      	ldr	r3, [sp, #4]
 8003332:	3b04      	subs	r3, #4
 8003334:	429e      	cmp	r6, r3
 8003336:	461a      	mov	r2, r3
 8003338:	d330      	bcc.n	800339c <quorem+0xfc>
 800333a:	f8c8 4010 	str.w	r4, [r8, #16]
 800333e:	4640      	mov	r0, r8
 8003340:	f001 f828 	bl	8004394 <__mcmp>
 8003344:	2800      	cmp	r0, #0
 8003346:	db25      	blt.n	8003394 <quorem+0xf4>
 8003348:	3501      	adds	r5, #1
 800334a:	4630      	mov	r0, r6
 800334c:	f04f 0c00 	mov.w	ip, #0
 8003350:	f857 2b04 	ldr.w	r2, [r7], #4
 8003354:	f8d0 e000 	ldr.w	lr, [r0]
 8003358:	b293      	uxth	r3, r2
 800335a:	ebac 0303 	sub.w	r3, ip, r3
 800335e:	0c12      	lsrs	r2, r2, #16
 8003360:	fa13 f38e 	uxtah	r3, r3, lr
 8003364:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8003368:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800336c:	b29b      	uxth	r3, r3
 800336e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003372:	45b9      	cmp	r9, r7
 8003374:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003378:	f840 3b04 	str.w	r3, [r0], #4
 800337c:	d2e8      	bcs.n	8003350 <quorem+0xb0>
 800337e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8003382:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8003386:	b92a      	cbnz	r2, 8003394 <quorem+0xf4>
 8003388:	3b04      	subs	r3, #4
 800338a:	429e      	cmp	r6, r3
 800338c:	461a      	mov	r2, r3
 800338e:	d30b      	bcc.n	80033a8 <quorem+0x108>
 8003390:	f8c8 4010 	str.w	r4, [r8, #16]
 8003394:	4628      	mov	r0, r5
 8003396:	b003      	add	sp, #12
 8003398:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800339c:	6812      	ldr	r2, [r2, #0]
 800339e:	3b04      	subs	r3, #4
 80033a0:	2a00      	cmp	r2, #0
 80033a2:	d1ca      	bne.n	800333a <quorem+0x9a>
 80033a4:	3c01      	subs	r4, #1
 80033a6:	e7c5      	b.n	8003334 <quorem+0x94>
 80033a8:	6812      	ldr	r2, [r2, #0]
 80033aa:	3b04      	subs	r3, #4
 80033ac:	2a00      	cmp	r2, #0
 80033ae:	d1ef      	bne.n	8003390 <quorem+0xf0>
 80033b0:	3c01      	subs	r4, #1
 80033b2:	e7ea      	b.n	800338a <quorem+0xea>
 80033b4:	2000      	movs	r0, #0
 80033b6:	e7ee      	b.n	8003396 <quorem+0xf6>

080033b8 <_dtoa_r>:
 80033b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033bc:	ec57 6b10 	vmov	r6, r7, d0
 80033c0:	b097      	sub	sp, #92	; 0x5c
 80033c2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80033c4:	9106      	str	r1, [sp, #24]
 80033c6:	4604      	mov	r4, r0
 80033c8:	920b      	str	r2, [sp, #44]	; 0x2c
 80033ca:	9312      	str	r3, [sp, #72]	; 0x48
 80033cc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80033d0:	e9cd 6700 	strd	r6, r7, [sp]
 80033d4:	b93d      	cbnz	r5, 80033e6 <_dtoa_r+0x2e>
 80033d6:	2010      	movs	r0, #16
 80033d8:	f000 fdb4 	bl	8003f44 <malloc>
 80033dc:	6260      	str	r0, [r4, #36]	; 0x24
 80033de:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80033e2:	6005      	str	r5, [r0, #0]
 80033e4:	60c5      	str	r5, [r0, #12]
 80033e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033e8:	6819      	ldr	r1, [r3, #0]
 80033ea:	b151      	cbz	r1, 8003402 <_dtoa_r+0x4a>
 80033ec:	685a      	ldr	r2, [r3, #4]
 80033ee:	604a      	str	r2, [r1, #4]
 80033f0:	2301      	movs	r3, #1
 80033f2:	4093      	lsls	r3, r2
 80033f4:	608b      	str	r3, [r1, #8]
 80033f6:	4620      	mov	r0, r4
 80033f8:	f000 fdeb 	bl	8003fd2 <_Bfree>
 80033fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	1e3b      	subs	r3, r7, #0
 8003404:	bfbb      	ittet	lt
 8003406:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800340a:	9301      	strlt	r3, [sp, #4]
 800340c:	2300      	movge	r3, #0
 800340e:	2201      	movlt	r2, #1
 8003410:	bfac      	ite	ge
 8003412:	f8c8 3000 	strge.w	r3, [r8]
 8003416:	f8c8 2000 	strlt.w	r2, [r8]
 800341a:	4baf      	ldr	r3, [pc, #700]	; (80036d8 <_dtoa_r+0x320>)
 800341c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8003420:	ea33 0308 	bics.w	r3, r3, r8
 8003424:	d114      	bne.n	8003450 <_dtoa_r+0x98>
 8003426:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003428:	f242 730f 	movw	r3, #9999	; 0x270f
 800342c:	6013      	str	r3, [r2, #0]
 800342e:	9b00      	ldr	r3, [sp, #0]
 8003430:	b923      	cbnz	r3, 800343c <_dtoa_r+0x84>
 8003432:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8003436:	2800      	cmp	r0, #0
 8003438:	f000 8542 	beq.w	8003ec0 <_dtoa_r+0xb08>
 800343c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800343e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80036ec <_dtoa_r+0x334>
 8003442:	2b00      	cmp	r3, #0
 8003444:	f000 8544 	beq.w	8003ed0 <_dtoa_r+0xb18>
 8003448:	f10b 0303 	add.w	r3, fp, #3
 800344c:	f000 bd3e 	b.w	8003ecc <_dtoa_r+0xb14>
 8003450:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003454:	2200      	movs	r2, #0
 8003456:	2300      	movs	r3, #0
 8003458:	4630      	mov	r0, r6
 800345a:	4639      	mov	r1, r7
 800345c:	f7fd fb34 	bl	8000ac8 <__aeabi_dcmpeq>
 8003460:	4681      	mov	r9, r0
 8003462:	b168      	cbz	r0, 8003480 <_dtoa_r+0xc8>
 8003464:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003466:	2301      	movs	r3, #1
 8003468:	6013      	str	r3, [r2, #0]
 800346a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800346c:	2b00      	cmp	r3, #0
 800346e:	f000 8524 	beq.w	8003eba <_dtoa_r+0xb02>
 8003472:	4b9a      	ldr	r3, [pc, #616]	; (80036dc <_dtoa_r+0x324>)
 8003474:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003476:	f103 3bff 	add.w	fp, r3, #4294967295
 800347a:	6013      	str	r3, [r2, #0]
 800347c:	f000 bd28 	b.w	8003ed0 <_dtoa_r+0xb18>
 8003480:	aa14      	add	r2, sp, #80	; 0x50
 8003482:	a915      	add	r1, sp, #84	; 0x54
 8003484:	ec47 6b10 	vmov	d0, r6, r7
 8003488:	4620      	mov	r0, r4
 800348a:	f000 fffa 	bl	8004482 <__d2b>
 800348e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8003492:	9004      	str	r0, [sp, #16]
 8003494:	2d00      	cmp	r5, #0
 8003496:	d07c      	beq.n	8003592 <_dtoa_r+0x1da>
 8003498:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800349c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80034a0:	46b2      	mov	sl, r6
 80034a2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80034a6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80034aa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80034ae:	2200      	movs	r2, #0
 80034b0:	4b8b      	ldr	r3, [pc, #556]	; (80036e0 <_dtoa_r+0x328>)
 80034b2:	4650      	mov	r0, sl
 80034b4:	4659      	mov	r1, fp
 80034b6:	f7fc fee7 	bl	8000288 <__aeabi_dsub>
 80034ba:	a381      	add	r3, pc, #516	; (adr r3, 80036c0 <_dtoa_r+0x308>)
 80034bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c0:	f7fd f89a 	bl	80005f8 <__aeabi_dmul>
 80034c4:	a380      	add	r3, pc, #512	; (adr r3, 80036c8 <_dtoa_r+0x310>)
 80034c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ca:	f7fc fedf 	bl	800028c <__adddf3>
 80034ce:	4606      	mov	r6, r0
 80034d0:	4628      	mov	r0, r5
 80034d2:	460f      	mov	r7, r1
 80034d4:	f7fd f826 	bl	8000524 <__aeabi_i2d>
 80034d8:	a37d      	add	r3, pc, #500	; (adr r3, 80036d0 <_dtoa_r+0x318>)
 80034da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034de:	f7fd f88b 	bl	80005f8 <__aeabi_dmul>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4630      	mov	r0, r6
 80034e8:	4639      	mov	r1, r7
 80034ea:	f7fc fecf 	bl	800028c <__adddf3>
 80034ee:	4606      	mov	r6, r0
 80034f0:	460f      	mov	r7, r1
 80034f2:	f7fd fb31 	bl	8000b58 <__aeabi_d2iz>
 80034f6:	2200      	movs	r2, #0
 80034f8:	4682      	mov	sl, r0
 80034fa:	2300      	movs	r3, #0
 80034fc:	4630      	mov	r0, r6
 80034fe:	4639      	mov	r1, r7
 8003500:	f7fd faec 	bl	8000adc <__aeabi_dcmplt>
 8003504:	b148      	cbz	r0, 800351a <_dtoa_r+0x162>
 8003506:	4650      	mov	r0, sl
 8003508:	f7fd f80c 	bl	8000524 <__aeabi_i2d>
 800350c:	4632      	mov	r2, r6
 800350e:	463b      	mov	r3, r7
 8003510:	f7fd fada 	bl	8000ac8 <__aeabi_dcmpeq>
 8003514:	b908      	cbnz	r0, 800351a <_dtoa_r+0x162>
 8003516:	f10a 3aff 	add.w	sl, sl, #4294967295
 800351a:	f1ba 0f16 	cmp.w	sl, #22
 800351e:	d859      	bhi.n	80035d4 <_dtoa_r+0x21c>
 8003520:	4970      	ldr	r1, [pc, #448]	; (80036e4 <_dtoa_r+0x32c>)
 8003522:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8003526:	e9dd 2300 	ldrd	r2, r3, [sp]
 800352a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800352e:	f7fd faf3 	bl	8000b18 <__aeabi_dcmpgt>
 8003532:	2800      	cmp	r0, #0
 8003534:	d050      	beq.n	80035d8 <_dtoa_r+0x220>
 8003536:	f10a 3aff 	add.w	sl, sl, #4294967295
 800353a:	2300      	movs	r3, #0
 800353c:	930f      	str	r3, [sp, #60]	; 0x3c
 800353e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003540:	1b5d      	subs	r5, r3, r5
 8003542:	f1b5 0801 	subs.w	r8, r5, #1
 8003546:	bf49      	itett	mi
 8003548:	f1c5 0301 	rsbmi	r3, r5, #1
 800354c:	2300      	movpl	r3, #0
 800354e:	9305      	strmi	r3, [sp, #20]
 8003550:	f04f 0800 	movmi.w	r8, #0
 8003554:	bf58      	it	pl
 8003556:	9305      	strpl	r3, [sp, #20]
 8003558:	f1ba 0f00 	cmp.w	sl, #0
 800355c:	db3e      	blt.n	80035dc <_dtoa_r+0x224>
 800355e:	2300      	movs	r3, #0
 8003560:	44d0      	add	r8, sl
 8003562:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8003566:	9307      	str	r3, [sp, #28]
 8003568:	9b06      	ldr	r3, [sp, #24]
 800356a:	2b09      	cmp	r3, #9
 800356c:	f200 8090 	bhi.w	8003690 <_dtoa_r+0x2d8>
 8003570:	2b05      	cmp	r3, #5
 8003572:	bfc4      	itt	gt
 8003574:	3b04      	subgt	r3, #4
 8003576:	9306      	strgt	r3, [sp, #24]
 8003578:	9b06      	ldr	r3, [sp, #24]
 800357a:	f1a3 0302 	sub.w	r3, r3, #2
 800357e:	bfcc      	ite	gt
 8003580:	2500      	movgt	r5, #0
 8003582:	2501      	movle	r5, #1
 8003584:	2b03      	cmp	r3, #3
 8003586:	f200 808f 	bhi.w	80036a8 <_dtoa_r+0x2f0>
 800358a:	e8df f003 	tbb	[pc, r3]
 800358e:	7f7d      	.short	0x7f7d
 8003590:	7131      	.short	0x7131
 8003592:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8003596:	441d      	add	r5, r3
 8003598:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800359c:	2820      	cmp	r0, #32
 800359e:	dd13      	ble.n	80035c8 <_dtoa_r+0x210>
 80035a0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80035a4:	9b00      	ldr	r3, [sp, #0]
 80035a6:	fa08 f800 	lsl.w	r8, r8, r0
 80035aa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80035ae:	fa23 f000 	lsr.w	r0, r3, r0
 80035b2:	ea48 0000 	orr.w	r0, r8, r0
 80035b6:	f7fc ffa5 	bl	8000504 <__aeabi_ui2d>
 80035ba:	2301      	movs	r3, #1
 80035bc:	4682      	mov	sl, r0
 80035be:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80035c2:	3d01      	subs	r5, #1
 80035c4:	9313      	str	r3, [sp, #76]	; 0x4c
 80035c6:	e772      	b.n	80034ae <_dtoa_r+0xf6>
 80035c8:	9b00      	ldr	r3, [sp, #0]
 80035ca:	f1c0 0020 	rsb	r0, r0, #32
 80035ce:	fa03 f000 	lsl.w	r0, r3, r0
 80035d2:	e7f0      	b.n	80035b6 <_dtoa_r+0x1fe>
 80035d4:	2301      	movs	r3, #1
 80035d6:	e7b1      	b.n	800353c <_dtoa_r+0x184>
 80035d8:	900f      	str	r0, [sp, #60]	; 0x3c
 80035da:	e7b0      	b.n	800353e <_dtoa_r+0x186>
 80035dc:	9b05      	ldr	r3, [sp, #20]
 80035de:	eba3 030a 	sub.w	r3, r3, sl
 80035e2:	9305      	str	r3, [sp, #20]
 80035e4:	f1ca 0300 	rsb	r3, sl, #0
 80035e8:	9307      	str	r3, [sp, #28]
 80035ea:	2300      	movs	r3, #0
 80035ec:	930e      	str	r3, [sp, #56]	; 0x38
 80035ee:	e7bb      	b.n	8003568 <_dtoa_r+0x1b0>
 80035f0:	2301      	movs	r3, #1
 80035f2:	930a      	str	r3, [sp, #40]	; 0x28
 80035f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	dd59      	ble.n	80036ae <_dtoa_r+0x2f6>
 80035fa:	9302      	str	r3, [sp, #8]
 80035fc:	4699      	mov	r9, r3
 80035fe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003600:	2200      	movs	r2, #0
 8003602:	6072      	str	r2, [r6, #4]
 8003604:	2204      	movs	r2, #4
 8003606:	f102 0014 	add.w	r0, r2, #20
 800360a:	4298      	cmp	r0, r3
 800360c:	6871      	ldr	r1, [r6, #4]
 800360e:	d953      	bls.n	80036b8 <_dtoa_r+0x300>
 8003610:	4620      	mov	r0, r4
 8003612:	f000 fcaa 	bl	8003f6a <_Balloc>
 8003616:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003618:	6030      	str	r0, [r6, #0]
 800361a:	f1b9 0f0e 	cmp.w	r9, #14
 800361e:	f8d3 b000 	ldr.w	fp, [r3]
 8003622:	f200 80e6 	bhi.w	80037f2 <_dtoa_r+0x43a>
 8003626:	2d00      	cmp	r5, #0
 8003628:	f000 80e3 	beq.w	80037f2 <_dtoa_r+0x43a>
 800362c:	ed9d 7b00 	vldr	d7, [sp]
 8003630:	f1ba 0f00 	cmp.w	sl, #0
 8003634:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8003638:	dd74      	ble.n	8003724 <_dtoa_r+0x36c>
 800363a:	4a2a      	ldr	r2, [pc, #168]	; (80036e4 <_dtoa_r+0x32c>)
 800363c:	f00a 030f 	and.w	r3, sl, #15
 8003640:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003644:	ed93 7b00 	vldr	d7, [r3]
 8003648:	ea4f 162a 	mov.w	r6, sl, asr #4
 800364c:	06f0      	lsls	r0, r6, #27
 800364e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8003652:	d565      	bpl.n	8003720 <_dtoa_r+0x368>
 8003654:	4b24      	ldr	r3, [pc, #144]	; (80036e8 <_dtoa_r+0x330>)
 8003656:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800365a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800365e:	f7fd f8f5 	bl	800084c <__aeabi_ddiv>
 8003662:	e9cd 0100 	strd	r0, r1, [sp]
 8003666:	f006 060f 	and.w	r6, r6, #15
 800366a:	2503      	movs	r5, #3
 800366c:	4f1e      	ldr	r7, [pc, #120]	; (80036e8 <_dtoa_r+0x330>)
 800366e:	e04c      	b.n	800370a <_dtoa_r+0x352>
 8003670:	2301      	movs	r3, #1
 8003672:	930a      	str	r3, [sp, #40]	; 0x28
 8003674:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003676:	4453      	add	r3, sl
 8003678:	f103 0901 	add.w	r9, r3, #1
 800367c:	9302      	str	r3, [sp, #8]
 800367e:	464b      	mov	r3, r9
 8003680:	2b01      	cmp	r3, #1
 8003682:	bfb8      	it	lt
 8003684:	2301      	movlt	r3, #1
 8003686:	e7ba      	b.n	80035fe <_dtoa_r+0x246>
 8003688:	2300      	movs	r3, #0
 800368a:	e7b2      	b.n	80035f2 <_dtoa_r+0x23a>
 800368c:	2300      	movs	r3, #0
 800368e:	e7f0      	b.n	8003672 <_dtoa_r+0x2ba>
 8003690:	2501      	movs	r5, #1
 8003692:	2300      	movs	r3, #0
 8003694:	9306      	str	r3, [sp, #24]
 8003696:	950a      	str	r5, [sp, #40]	; 0x28
 8003698:	f04f 33ff 	mov.w	r3, #4294967295
 800369c:	9302      	str	r3, [sp, #8]
 800369e:	4699      	mov	r9, r3
 80036a0:	2200      	movs	r2, #0
 80036a2:	2312      	movs	r3, #18
 80036a4:	920b      	str	r2, [sp, #44]	; 0x2c
 80036a6:	e7aa      	b.n	80035fe <_dtoa_r+0x246>
 80036a8:	2301      	movs	r3, #1
 80036aa:	930a      	str	r3, [sp, #40]	; 0x28
 80036ac:	e7f4      	b.n	8003698 <_dtoa_r+0x2e0>
 80036ae:	2301      	movs	r3, #1
 80036b0:	9302      	str	r3, [sp, #8]
 80036b2:	4699      	mov	r9, r3
 80036b4:	461a      	mov	r2, r3
 80036b6:	e7f5      	b.n	80036a4 <_dtoa_r+0x2ec>
 80036b8:	3101      	adds	r1, #1
 80036ba:	6071      	str	r1, [r6, #4]
 80036bc:	0052      	lsls	r2, r2, #1
 80036be:	e7a2      	b.n	8003606 <_dtoa_r+0x24e>
 80036c0:	636f4361 	.word	0x636f4361
 80036c4:	3fd287a7 	.word	0x3fd287a7
 80036c8:	8b60c8b3 	.word	0x8b60c8b3
 80036cc:	3fc68a28 	.word	0x3fc68a28
 80036d0:	509f79fb 	.word	0x509f79fb
 80036d4:	3fd34413 	.word	0x3fd34413
 80036d8:	7ff00000 	.word	0x7ff00000
 80036dc:	08004a7c 	.word	0x08004a7c
 80036e0:	3ff80000 	.word	0x3ff80000
 80036e4:	08004b00 	.word	0x08004b00
 80036e8:	08004ad8 	.word	0x08004ad8
 80036ec:	08004acd 	.word	0x08004acd
 80036f0:	07f1      	lsls	r1, r6, #31
 80036f2:	d508      	bpl.n	8003706 <_dtoa_r+0x34e>
 80036f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80036f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80036fc:	f7fc ff7c 	bl	80005f8 <__aeabi_dmul>
 8003700:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003704:	3501      	adds	r5, #1
 8003706:	1076      	asrs	r6, r6, #1
 8003708:	3708      	adds	r7, #8
 800370a:	2e00      	cmp	r6, #0
 800370c:	d1f0      	bne.n	80036f0 <_dtoa_r+0x338>
 800370e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003712:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003716:	f7fd f899 	bl	800084c <__aeabi_ddiv>
 800371a:	e9cd 0100 	strd	r0, r1, [sp]
 800371e:	e01a      	b.n	8003756 <_dtoa_r+0x39e>
 8003720:	2502      	movs	r5, #2
 8003722:	e7a3      	b.n	800366c <_dtoa_r+0x2b4>
 8003724:	f000 80a0 	beq.w	8003868 <_dtoa_r+0x4b0>
 8003728:	f1ca 0600 	rsb	r6, sl, #0
 800372c:	4b9f      	ldr	r3, [pc, #636]	; (80039ac <_dtoa_r+0x5f4>)
 800372e:	4fa0      	ldr	r7, [pc, #640]	; (80039b0 <_dtoa_r+0x5f8>)
 8003730:	f006 020f 	and.w	r2, r6, #15
 8003734:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800373c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003740:	f7fc ff5a 	bl	80005f8 <__aeabi_dmul>
 8003744:	e9cd 0100 	strd	r0, r1, [sp]
 8003748:	1136      	asrs	r6, r6, #4
 800374a:	2300      	movs	r3, #0
 800374c:	2502      	movs	r5, #2
 800374e:	2e00      	cmp	r6, #0
 8003750:	d17f      	bne.n	8003852 <_dtoa_r+0x49a>
 8003752:	2b00      	cmp	r3, #0
 8003754:	d1e1      	bne.n	800371a <_dtoa_r+0x362>
 8003756:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 8087 	beq.w	800386c <_dtoa_r+0x4b4>
 800375e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8003762:	2200      	movs	r2, #0
 8003764:	4b93      	ldr	r3, [pc, #588]	; (80039b4 <_dtoa_r+0x5fc>)
 8003766:	4630      	mov	r0, r6
 8003768:	4639      	mov	r1, r7
 800376a:	f7fd f9b7 	bl	8000adc <__aeabi_dcmplt>
 800376e:	2800      	cmp	r0, #0
 8003770:	d07c      	beq.n	800386c <_dtoa_r+0x4b4>
 8003772:	f1b9 0f00 	cmp.w	r9, #0
 8003776:	d079      	beq.n	800386c <_dtoa_r+0x4b4>
 8003778:	9b02      	ldr	r3, [sp, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	dd35      	ble.n	80037ea <_dtoa_r+0x432>
 800377e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8003782:	9308      	str	r3, [sp, #32]
 8003784:	4639      	mov	r1, r7
 8003786:	2200      	movs	r2, #0
 8003788:	4b8b      	ldr	r3, [pc, #556]	; (80039b8 <_dtoa_r+0x600>)
 800378a:	4630      	mov	r0, r6
 800378c:	f7fc ff34 	bl	80005f8 <__aeabi_dmul>
 8003790:	e9cd 0100 	strd	r0, r1, [sp]
 8003794:	9f02      	ldr	r7, [sp, #8]
 8003796:	3501      	adds	r5, #1
 8003798:	4628      	mov	r0, r5
 800379a:	f7fc fec3 	bl	8000524 <__aeabi_i2d>
 800379e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80037a2:	f7fc ff29 	bl	80005f8 <__aeabi_dmul>
 80037a6:	2200      	movs	r2, #0
 80037a8:	4b84      	ldr	r3, [pc, #528]	; (80039bc <_dtoa_r+0x604>)
 80037aa:	f7fc fd6f 	bl	800028c <__adddf3>
 80037ae:	4605      	mov	r5, r0
 80037b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80037b4:	2f00      	cmp	r7, #0
 80037b6:	d15d      	bne.n	8003874 <_dtoa_r+0x4bc>
 80037b8:	2200      	movs	r2, #0
 80037ba:	4b81      	ldr	r3, [pc, #516]	; (80039c0 <_dtoa_r+0x608>)
 80037bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80037c0:	f7fc fd62 	bl	8000288 <__aeabi_dsub>
 80037c4:	462a      	mov	r2, r5
 80037c6:	4633      	mov	r3, r6
 80037c8:	e9cd 0100 	strd	r0, r1, [sp]
 80037cc:	f7fd f9a4 	bl	8000b18 <__aeabi_dcmpgt>
 80037d0:	2800      	cmp	r0, #0
 80037d2:	f040 8288 	bne.w	8003ce6 <_dtoa_r+0x92e>
 80037d6:	462a      	mov	r2, r5
 80037d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80037dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80037e0:	f7fd f97c 	bl	8000adc <__aeabi_dcmplt>
 80037e4:	2800      	cmp	r0, #0
 80037e6:	f040 827c 	bne.w	8003ce2 <_dtoa_r+0x92a>
 80037ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80037ee:	e9cd 2300 	strd	r2, r3, [sp]
 80037f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	f2c0 8150 	blt.w	8003a9a <_dtoa_r+0x6e2>
 80037fa:	f1ba 0f0e 	cmp.w	sl, #14
 80037fe:	f300 814c 	bgt.w	8003a9a <_dtoa_r+0x6e2>
 8003802:	4b6a      	ldr	r3, [pc, #424]	; (80039ac <_dtoa_r+0x5f4>)
 8003804:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8003808:	ed93 7b00 	vldr	d7, [r3]
 800380c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800380e:	2b00      	cmp	r3, #0
 8003810:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003814:	f280 80d8 	bge.w	80039c8 <_dtoa_r+0x610>
 8003818:	f1b9 0f00 	cmp.w	r9, #0
 800381c:	f300 80d4 	bgt.w	80039c8 <_dtoa_r+0x610>
 8003820:	f040 825e 	bne.w	8003ce0 <_dtoa_r+0x928>
 8003824:	2200      	movs	r2, #0
 8003826:	4b66      	ldr	r3, [pc, #408]	; (80039c0 <_dtoa_r+0x608>)
 8003828:	ec51 0b17 	vmov	r0, r1, d7
 800382c:	f7fc fee4 	bl	80005f8 <__aeabi_dmul>
 8003830:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003834:	f7fd f966 	bl	8000b04 <__aeabi_dcmpge>
 8003838:	464f      	mov	r7, r9
 800383a:	464e      	mov	r6, r9
 800383c:	2800      	cmp	r0, #0
 800383e:	f040 8234 	bne.w	8003caa <_dtoa_r+0x8f2>
 8003842:	2331      	movs	r3, #49	; 0x31
 8003844:	f10b 0501 	add.w	r5, fp, #1
 8003848:	f88b 3000 	strb.w	r3, [fp]
 800384c:	f10a 0a01 	add.w	sl, sl, #1
 8003850:	e22f      	b.n	8003cb2 <_dtoa_r+0x8fa>
 8003852:	07f2      	lsls	r2, r6, #31
 8003854:	d505      	bpl.n	8003862 <_dtoa_r+0x4aa>
 8003856:	e9d7 2300 	ldrd	r2, r3, [r7]
 800385a:	f7fc fecd 	bl	80005f8 <__aeabi_dmul>
 800385e:	3501      	adds	r5, #1
 8003860:	2301      	movs	r3, #1
 8003862:	1076      	asrs	r6, r6, #1
 8003864:	3708      	adds	r7, #8
 8003866:	e772      	b.n	800374e <_dtoa_r+0x396>
 8003868:	2502      	movs	r5, #2
 800386a:	e774      	b.n	8003756 <_dtoa_r+0x39e>
 800386c:	f8cd a020 	str.w	sl, [sp, #32]
 8003870:	464f      	mov	r7, r9
 8003872:	e791      	b.n	8003798 <_dtoa_r+0x3e0>
 8003874:	4b4d      	ldr	r3, [pc, #308]	; (80039ac <_dtoa_r+0x5f4>)
 8003876:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800387a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800387e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003880:	2b00      	cmp	r3, #0
 8003882:	d047      	beq.n	8003914 <_dtoa_r+0x55c>
 8003884:	4602      	mov	r2, r0
 8003886:	460b      	mov	r3, r1
 8003888:	2000      	movs	r0, #0
 800388a:	494e      	ldr	r1, [pc, #312]	; (80039c4 <_dtoa_r+0x60c>)
 800388c:	f7fc ffde 	bl	800084c <__aeabi_ddiv>
 8003890:	462a      	mov	r2, r5
 8003892:	4633      	mov	r3, r6
 8003894:	f7fc fcf8 	bl	8000288 <__aeabi_dsub>
 8003898:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800389c:	465d      	mov	r5, fp
 800389e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038a2:	f7fd f959 	bl	8000b58 <__aeabi_d2iz>
 80038a6:	4606      	mov	r6, r0
 80038a8:	f7fc fe3c 	bl	8000524 <__aeabi_i2d>
 80038ac:	4602      	mov	r2, r0
 80038ae:	460b      	mov	r3, r1
 80038b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80038b4:	f7fc fce8 	bl	8000288 <__aeabi_dsub>
 80038b8:	3630      	adds	r6, #48	; 0x30
 80038ba:	f805 6b01 	strb.w	r6, [r5], #1
 80038be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80038c2:	e9cd 0100 	strd	r0, r1, [sp]
 80038c6:	f7fd f909 	bl	8000adc <__aeabi_dcmplt>
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d163      	bne.n	8003996 <_dtoa_r+0x5de>
 80038ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80038d2:	2000      	movs	r0, #0
 80038d4:	4937      	ldr	r1, [pc, #220]	; (80039b4 <_dtoa_r+0x5fc>)
 80038d6:	f7fc fcd7 	bl	8000288 <__aeabi_dsub>
 80038da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80038de:	f7fd f8fd 	bl	8000adc <__aeabi_dcmplt>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	f040 80b7 	bne.w	8003a56 <_dtoa_r+0x69e>
 80038e8:	eba5 030b 	sub.w	r3, r5, fp
 80038ec:	429f      	cmp	r7, r3
 80038ee:	f77f af7c 	ble.w	80037ea <_dtoa_r+0x432>
 80038f2:	2200      	movs	r2, #0
 80038f4:	4b30      	ldr	r3, [pc, #192]	; (80039b8 <_dtoa_r+0x600>)
 80038f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80038fa:	f7fc fe7d 	bl	80005f8 <__aeabi_dmul>
 80038fe:	2200      	movs	r2, #0
 8003900:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003904:	4b2c      	ldr	r3, [pc, #176]	; (80039b8 <_dtoa_r+0x600>)
 8003906:	e9dd 0100 	ldrd	r0, r1, [sp]
 800390a:	f7fc fe75 	bl	80005f8 <__aeabi_dmul>
 800390e:	e9cd 0100 	strd	r0, r1, [sp]
 8003912:	e7c4      	b.n	800389e <_dtoa_r+0x4e6>
 8003914:	462a      	mov	r2, r5
 8003916:	4633      	mov	r3, r6
 8003918:	f7fc fe6e 	bl	80005f8 <__aeabi_dmul>
 800391c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003920:	eb0b 0507 	add.w	r5, fp, r7
 8003924:	465e      	mov	r6, fp
 8003926:	e9dd 0100 	ldrd	r0, r1, [sp]
 800392a:	f7fd f915 	bl	8000b58 <__aeabi_d2iz>
 800392e:	4607      	mov	r7, r0
 8003930:	f7fc fdf8 	bl	8000524 <__aeabi_i2d>
 8003934:	3730      	adds	r7, #48	; 0x30
 8003936:	4602      	mov	r2, r0
 8003938:	460b      	mov	r3, r1
 800393a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800393e:	f7fc fca3 	bl	8000288 <__aeabi_dsub>
 8003942:	f806 7b01 	strb.w	r7, [r6], #1
 8003946:	42ae      	cmp	r6, r5
 8003948:	e9cd 0100 	strd	r0, r1, [sp]
 800394c:	f04f 0200 	mov.w	r2, #0
 8003950:	d126      	bne.n	80039a0 <_dtoa_r+0x5e8>
 8003952:	4b1c      	ldr	r3, [pc, #112]	; (80039c4 <_dtoa_r+0x60c>)
 8003954:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003958:	f7fc fc98 	bl	800028c <__adddf3>
 800395c:	4602      	mov	r2, r0
 800395e:	460b      	mov	r3, r1
 8003960:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003964:	f7fd f8d8 	bl	8000b18 <__aeabi_dcmpgt>
 8003968:	2800      	cmp	r0, #0
 800396a:	d174      	bne.n	8003a56 <_dtoa_r+0x69e>
 800396c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003970:	2000      	movs	r0, #0
 8003972:	4914      	ldr	r1, [pc, #80]	; (80039c4 <_dtoa_r+0x60c>)
 8003974:	f7fc fc88 	bl	8000288 <__aeabi_dsub>
 8003978:	4602      	mov	r2, r0
 800397a:	460b      	mov	r3, r1
 800397c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003980:	f7fd f8ac 	bl	8000adc <__aeabi_dcmplt>
 8003984:	2800      	cmp	r0, #0
 8003986:	f43f af30 	beq.w	80037ea <_dtoa_r+0x432>
 800398a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800398e:	2b30      	cmp	r3, #48	; 0x30
 8003990:	f105 32ff 	add.w	r2, r5, #4294967295
 8003994:	d002      	beq.n	800399c <_dtoa_r+0x5e4>
 8003996:	f8dd a020 	ldr.w	sl, [sp, #32]
 800399a:	e04a      	b.n	8003a32 <_dtoa_r+0x67a>
 800399c:	4615      	mov	r5, r2
 800399e:	e7f4      	b.n	800398a <_dtoa_r+0x5d2>
 80039a0:	4b05      	ldr	r3, [pc, #20]	; (80039b8 <_dtoa_r+0x600>)
 80039a2:	f7fc fe29 	bl	80005f8 <__aeabi_dmul>
 80039a6:	e9cd 0100 	strd	r0, r1, [sp]
 80039aa:	e7bc      	b.n	8003926 <_dtoa_r+0x56e>
 80039ac:	08004b00 	.word	0x08004b00
 80039b0:	08004ad8 	.word	0x08004ad8
 80039b4:	3ff00000 	.word	0x3ff00000
 80039b8:	40240000 	.word	0x40240000
 80039bc:	401c0000 	.word	0x401c0000
 80039c0:	40140000 	.word	0x40140000
 80039c4:	3fe00000 	.word	0x3fe00000
 80039c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80039cc:	465d      	mov	r5, fp
 80039ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80039d2:	4630      	mov	r0, r6
 80039d4:	4639      	mov	r1, r7
 80039d6:	f7fc ff39 	bl	800084c <__aeabi_ddiv>
 80039da:	f7fd f8bd 	bl	8000b58 <__aeabi_d2iz>
 80039de:	4680      	mov	r8, r0
 80039e0:	f7fc fda0 	bl	8000524 <__aeabi_i2d>
 80039e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80039e8:	f7fc fe06 	bl	80005f8 <__aeabi_dmul>
 80039ec:	4602      	mov	r2, r0
 80039ee:	460b      	mov	r3, r1
 80039f0:	4630      	mov	r0, r6
 80039f2:	4639      	mov	r1, r7
 80039f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80039f8:	f7fc fc46 	bl	8000288 <__aeabi_dsub>
 80039fc:	f805 6b01 	strb.w	r6, [r5], #1
 8003a00:	eba5 060b 	sub.w	r6, r5, fp
 8003a04:	45b1      	cmp	r9, r6
 8003a06:	4602      	mov	r2, r0
 8003a08:	460b      	mov	r3, r1
 8003a0a:	d139      	bne.n	8003a80 <_dtoa_r+0x6c8>
 8003a0c:	f7fc fc3e 	bl	800028c <__adddf3>
 8003a10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a14:	4606      	mov	r6, r0
 8003a16:	460f      	mov	r7, r1
 8003a18:	f7fd f87e 	bl	8000b18 <__aeabi_dcmpgt>
 8003a1c:	b9c8      	cbnz	r0, 8003a52 <_dtoa_r+0x69a>
 8003a1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003a22:	4630      	mov	r0, r6
 8003a24:	4639      	mov	r1, r7
 8003a26:	f7fd f84f 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a2a:	b110      	cbz	r0, 8003a32 <_dtoa_r+0x67a>
 8003a2c:	f018 0f01 	tst.w	r8, #1
 8003a30:	d10f      	bne.n	8003a52 <_dtoa_r+0x69a>
 8003a32:	9904      	ldr	r1, [sp, #16]
 8003a34:	4620      	mov	r0, r4
 8003a36:	f000 facc 	bl	8003fd2 <_Bfree>
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003a3e:	702b      	strb	r3, [r5, #0]
 8003a40:	f10a 0301 	add.w	r3, sl, #1
 8003a44:	6013      	str	r3, [r2, #0]
 8003a46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f000 8241 	beq.w	8003ed0 <_dtoa_r+0xb18>
 8003a4e:	601d      	str	r5, [r3, #0]
 8003a50:	e23e      	b.n	8003ed0 <_dtoa_r+0xb18>
 8003a52:	f8cd a020 	str.w	sl, [sp, #32]
 8003a56:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003a5a:	2a39      	cmp	r2, #57	; 0x39
 8003a5c:	f105 33ff 	add.w	r3, r5, #4294967295
 8003a60:	d108      	bne.n	8003a74 <_dtoa_r+0x6bc>
 8003a62:	459b      	cmp	fp, r3
 8003a64:	d10a      	bne.n	8003a7c <_dtoa_r+0x6c4>
 8003a66:	9b08      	ldr	r3, [sp, #32]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	9308      	str	r3, [sp, #32]
 8003a6c:	2330      	movs	r3, #48	; 0x30
 8003a6e:	f88b 3000 	strb.w	r3, [fp]
 8003a72:	465b      	mov	r3, fp
 8003a74:	781a      	ldrb	r2, [r3, #0]
 8003a76:	3201      	adds	r2, #1
 8003a78:	701a      	strb	r2, [r3, #0]
 8003a7a:	e78c      	b.n	8003996 <_dtoa_r+0x5de>
 8003a7c:	461d      	mov	r5, r3
 8003a7e:	e7ea      	b.n	8003a56 <_dtoa_r+0x69e>
 8003a80:	2200      	movs	r2, #0
 8003a82:	4b9b      	ldr	r3, [pc, #620]	; (8003cf0 <_dtoa_r+0x938>)
 8003a84:	f7fc fdb8 	bl	80005f8 <__aeabi_dmul>
 8003a88:	2200      	movs	r2, #0
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	4606      	mov	r6, r0
 8003a8e:	460f      	mov	r7, r1
 8003a90:	f7fd f81a 	bl	8000ac8 <__aeabi_dcmpeq>
 8003a94:	2800      	cmp	r0, #0
 8003a96:	d09a      	beq.n	80039ce <_dtoa_r+0x616>
 8003a98:	e7cb      	b.n	8003a32 <_dtoa_r+0x67a>
 8003a9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003a9c:	2a00      	cmp	r2, #0
 8003a9e:	f000 808b 	beq.w	8003bb8 <_dtoa_r+0x800>
 8003aa2:	9a06      	ldr	r2, [sp, #24]
 8003aa4:	2a01      	cmp	r2, #1
 8003aa6:	dc6e      	bgt.n	8003b86 <_dtoa_r+0x7ce>
 8003aa8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003aaa:	2a00      	cmp	r2, #0
 8003aac:	d067      	beq.n	8003b7e <_dtoa_r+0x7c6>
 8003aae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003ab2:	9f07      	ldr	r7, [sp, #28]
 8003ab4:	9d05      	ldr	r5, [sp, #20]
 8003ab6:	9a05      	ldr	r2, [sp, #20]
 8003ab8:	2101      	movs	r1, #1
 8003aba:	441a      	add	r2, r3
 8003abc:	4620      	mov	r0, r4
 8003abe:	9205      	str	r2, [sp, #20]
 8003ac0:	4498      	add	r8, r3
 8003ac2:	f000 fb26 	bl	8004112 <__i2b>
 8003ac6:	4606      	mov	r6, r0
 8003ac8:	2d00      	cmp	r5, #0
 8003aca:	dd0c      	ble.n	8003ae6 <_dtoa_r+0x72e>
 8003acc:	f1b8 0f00 	cmp.w	r8, #0
 8003ad0:	dd09      	ble.n	8003ae6 <_dtoa_r+0x72e>
 8003ad2:	4545      	cmp	r5, r8
 8003ad4:	9a05      	ldr	r2, [sp, #20]
 8003ad6:	462b      	mov	r3, r5
 8003ad8:	bfa8      	it	ge
 8003ada:	4643      	movge	r3, r8
 8003adc:	1ad2      	subs	r2, r2, r3
 8003ade:	9205      	str	r2, [sp, #20]
 8003ae0:	1aed      	subs	r5, r5, r3
 8003ae2:	eba8 0803 	sub.w	r8, r8, r3
 8003ae6:	9b07      	ldr	r3, [sp, #28]
 8003ae8:	b1eb      	cbz	r3, 8003b26 <_dtoa_r+0x76e>
 8003aea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d067      	beq.n	8003bc0 <_dtoa_r+0x808>
 8003af0:	b18f      	cbz	r7, 8003b16 <_dtoa_r+0x75e>
 8003af2:	4631      	mov	r1, r6
 8003af4:	463a      	mov	r2, r7
 8003af6:	4620      	mov	r0, r4
 8003af8:	f000 fbaa 	bl	8004250 <__pow5mult>
 8003afc:	9a04      	ldr	r2, [sp, #16]
 8003afe:	4601      	mov	r1, r0
 8003b00:	4606      	mov	r6, r0
 8003b02:	4620      	mov	r0, r4
 8003b04:	f000 fb0e 	bl	8004124 <__multiply>
 8003b08:	9904      	ldr	r1, [sp, #16]
 8003b0a:	9008      	str	r0, [sp, #32]
 8003b0c:	4620      	mov	r0, r4
 8003b0e:	f000 fa60 	bl	8003fd2 <_Bfree>
 8003b12:	9b08      	ldr	r3, [sp, #32]
 8003b14:	9304      	str	r3, [sp, #16]
 8003b16:	9b07      	ldr	r3, [sp, #28]
 8003b18:	1bda      	subs	r2, r3, r7
 8003b1a:	d004      	beq.n	8003b26 <_dtoa_r+0x76e>
 8003b1c:	9904      	ldr	r1, [sp, #16]
 8003b1e:	4620      	mov	r0, r4
 8003b20:	f000 fb96 	bl	8004250 <__pow5mult>
 8003b24:	9004      	str	r0, [sp, #16]
 8003b26:	2101      	movs	r1, #1
 8003b28:	4620      	mov	r0, r4
 8003b2a:	f000 faf2 	bl	8004112 <__i2b>
 8003b2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b30:	4607      	mov	r7, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	f000 81d0 	beq.w	8003ed8 <_dtoa_r+0xb20>
 8003b38:	461a      	mov	r2, r3
 8003b3a:	4601      	mov	r1, r0
 8003b3c:	4620      	mov	r0, r4
 8003b3e:	f000 fb87 	bl	8004250 <__pow5mult>
 8003b42:	9b06      	ldr	r3, [sp, #24]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	4607      	mov	r7, r0
 8003b48:	dc40      	bgt.n	8003bcc <_dtoa_r+0x814>
 8003b4a:	9b00      	ldr	r3, [sp, #0]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d139      	bne.n	8003bc4 <_dtoa_r+0x80c>
 8003b50:	9b01      	ldr	r3, [sp, #4]
 8003b52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d136      	bne.n	8003bc8 <_dtoa_r+0x810>
 8003b5a:	9b01      	ldr	r3, [sp, #4]
 8003b5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003b60:	0d1b      	lsrs	r3, r3, #20
 8003b62:	051b      	lsls	r3, r3, #20
 8003b64:	b12b      	cbz	r3, 8003b72 <_dtoa_r+0x7ba>
 8003b66:	9b05      	ldr	r3, [sp, #20]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	9305      	str	r3, [sp, #20]
 8003b6c:	f108 0801 	add.w	r8, r8, #1
 8003b70:	2301      	movs	r3, #1
 8003b72:	9307      	str	r3, [sp, #28]
 8003b74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d12a      	bne.n	8003bd0 <_dtoa_r+0x818>
 8003b7a:	2001      	movs	r0, #1
 8003b7c:	e030      	b.n	8003be0 <_dtoa_r+0x828>
 8003b7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003b80:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003b84:	e795      	b.n	8003ab2 <_dtoa_r+0x6fa>
 8003b86:	9b07      	ldr	r3, [sp, #28]
 8003b88:	f109 37ff 	add.w	r7, r9, #4294967295
 8003b8c:	42bb      	cmp	r3, r7
 8003b8e:	bfbf      	itttt	lt
 8003b90:	9b07      	ldrlt	r3, [sp, #28]
 8003b92:	9707      	strlt	r7, [sp, #28]
 8003b94:	1afa      	sublt	r2, r7, r3
 8003b96:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8003b98:	bfbb      	ittet	lt
 8003b9a:	189b      	addlt	r3, r3, r2
 8003b9c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8003b9e:	1bdf      	subge	r7, r3, r7
 8003ba0:	2700      	movlt	r7, #0
 8003ba2:	f1b9 0f00 	cmp.w	r9, #0
 8003ba6:	bfb5      	itete	lt
 8003ba8:	9b05      	ldrlt	r3, [sp, #20]
 8003baa:	9d05      	ldrge	r5, [sp, #20]
 8003bac:	eba3 0509 	sublt.w	r5, r3, r9
 8003bb0:	464b      	movge	r3, r9
 8003bb2:	bfb8      	it	lt
 8003bb4:	2300      	movlt	r3, #0
 8003bb6:	e77e      	b.n	8003ab6 <_dtoa_r+0x6fe>
 8003bb8:	9f07      	ldr	r7, [sp, #28]
 8003bba:	9d05      	ldr	r5, [sp, #20]
 8003bbc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003bbe:	e783      	b.n	8003ac8 <_dtoa_r+0x710>
 8003bc0:	9a07      	ldr	r2, [sp, #28]
 8003bc2:	e7ab      	b.n	8003b1c <_dtoa_r+0x764>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	e7d4      	b.n	8003b72 <_dtoa_r+0x7ba>
 8003bc8:	9b00      	ldr	r3, [sp, #0]
 8003bca:	e7d2      	b.n	8003b72 <_dtoa_r+0x7ba>
 8003bcc:	2300      	movs	r3, #0
 8003bce:	9307      	str	r3, [sp, #28]
 8003bd0:	693b      	ldr	r3, [r7, #16]
 8003bd2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8003bd6:	6918      	ldr	r0, [r3, #16]
 8003bd8:	f000 fa4d 	bl	8004076 <__hi0bits>
 8003bdc:	f1c0 0020 	rsb	r0, r0, #32
 8003be0:	4440      	add	r0, r8
 8003be2:	f010 001f 	ands.w	r0, r0, #31
 8003be6:	d047      	beq.n	8003c78 <_dtoa_r+0x8c0>
 8003be8:	f1c0 0320 	rsb	r3, r0, #32
 8003bec:	2b04      	cmp	r3, #4
 8003bee:	dd3b      	ble.n	8003c68 <_dtoa_r+0x8b0>
 8003bf0:	9b05      	ldr	r3, [sp, #20]
 8003bf2:	f1c0 001c 	rsb	r0, r0, #28
 8003bf6:	4403      	add	r3, r0
 8003bf8:	9305      	str	r3, [sp, #20]
 8003bfa:	4405      	add	r5, r0
 8003bfc:	4480      	add	r8, r0
 8003bfe:	9b05      	ldr	r3, [sp, #20]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	dd05      	ble.n	8003c10 <_dtoa_r+0x858>
 8003c04:	461a      	mov	r2, r3
 8003c06:	9904      	ldr	r1, [sp, #16]
 8003c08:	4620      	mov	r0, r4
 8003c0a:	f000 fb6f 	bl	80042ec <__lshift>
 8003c0e:	9004      	str	r0, [sp, #16]
 8003c10:	f1b8 0f00 	cmp.w	r8, #0
 8003c14:	dd05      	ble.n	8003c22 <_dtoa_r+0x86a>
 8003c16:	4639      	mov	r1, r7
 8003c18:	4642      	mov	r2, r8
 8003c1a:	4620      	mov	r0, r4
 8003c1c:	f000 fb66 	bl	80042ec <__lshift>
 8003c20:	4607      	mov	r7, r0
 8003c22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003c24:	b353      	cbz	r3, 8003c7c <_dtoa_r+0x8c4>
 8003c26:	4639      	mov	r1, r7
 8003c28:	9804      	ldr	r0, [sp, #16]
 8003c2a:	f000 fbb3 	bl	8004394 <__mcmp>
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	da24      	bge.n	8003c7c <_dtoa_r+0x8c4>
 8003c32:	2300      	movs	r3, #0
 8003c34:	220a      	movs	r2, #10
 8003c36:	9904      	ldr	r1, [sp, #16]
 8003c38:	4620      	mov	r0, r4
 8003c3a:	f000 f9e1 	bl	8004000 <__multadd>
 8003c3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c40:	9004      	str	r0, [sp, #16]
 8003c42:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	f000 814d 	beq.w	8003ee6 <_dtoa_r+0xb2e>
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	4631      	mov	r1, r6
 8003c50:	220a      	movs	r2, #10
 8003c52:	4620      	mov	r0, r4
 8003c54:	f000 f9d4 	bl	8004000 <__multadd>
 8003c58:	9b02      	ldr	r3, [sp, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	4606      	mov	r6, r0
 8003c5e:	dc4f      	bgt.n	8003d00 <_dtoa_r+0x948>
 8003c60:	9b06      	ldr	r3, [sp, #24]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	dd4c      	ble.n	8003d00 <_dtoa_r+0x948>
 8003c66:	e011      	b.n	8003c8c <_dtoa_r+0x8d4>
 8003c68:	d0c9      	beq.n	8003bfe <_dtoa_r+0x846>
 8003c6a:	9a05      	ldr	r2, [sp, #20]
 8003c6c:	331c      	adds	r3, #28
 8003c6e:	441a      	add	r2, r3
 8003c70:	9205      	str	r2, [sp, #20]
 8003c72:	441d      	add	r5, r3
 8003c74:	4498      	add	r8, r3
 8003c76:	e7c2      	b.n	8003bfe <_dtoa_r+0x846>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	e7f6      	b.n	8003c6a <_dtoa_r+0x8b2>
 8003c7c:	f1b9 0f00 	cmp.w	r9, #0
 8003c80:	dc38      	bgt.n	8003cf4 <_dtoa_r+0x93c>
 8003c82:	9b06      	ldr	r3, [sp, #24]
 8003c84:	2b02      	cmp	r3, #2
 8003c86:	dd35      	ble.n	8003cf4 <_dtoa_r+0x93c>
 8003c88:	f8cd 9008 	str.w	r9, [sp, #8]
 8003c8c:	9b02      	ldr	r3, [sp, #8]
 8003c8e:	b963      	cbnz	r3, 8003caa <_dtoa_r+0x8f2>
 8003c90:	4639      	mov	r1, r7
 8003c92:	2205      	movs	r2, #5
 8003c94:	4620      	mov	r0, r4
 8003c96:	f000 f9b3 	bl	8004000 <__multadd>
 8003c9a:	4601      	mov	r1, r0
 8003c9c:	4607      	mov	r7, r0
 8003c9e:	9804      	ldr	r0, [sp, #16]
 8003ca0:	f000 fb78 	bl	8004394 <__mcmp>
 8003ca4:	2800      	cmp	r0, #0
 8003ca6:	f73f adcc 	bgt.w	8003842 <_dtoa_r+0x48a>
 8003caa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003cac:	465d      	mov	r5, fp
 8003cae:	ea6f 0a03 	mvn.w	sl, r3
 8003cb2:	f04f 0900 	mov.w	r9, #0
 8003cb6:	4639      	mov	r1, r7
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f000 f98a 	bl	8003fd2 <_Bfree>
 8003cbe:	2e00      	cmp	r6, #0
 8003cc0:	f43f aeb7 	beq.w	8003a32 <_dtoa_r+0x67a>
 8003cc4:	f1b9 0f00 	cmp.w	r9, #0
 8003cc8:	d005      	beq.n	8003cd6 <_dtoa_r+0x91e>
 8003cca:	45b1      	cmp	r9, r6
 8003ccc:	d003      	beq.n	8003cd6 <_dtoa_r+0x91e>
 8003cce:	4649      	mov	r1, r9
 8003cd0:	4620      	mov	r0, r4
 8003cd2:	f000 f97e 	bl	8003fd2 <_Bfree>
 8003cd6:	4631      	mov	r1, r6
 8003cd8:	4620      	mov	r0, r4
 8003cda:	f000 f97a 	bl	8003fd2 <_Bfree>
 8003cde:	e6a8      	b.n	8003a32 <_dtoa_r+0x67a>
 8003ce0:	2700      	movs	r7, #0
 8003ce2:	463e      	mov	r6, r7
 8003ce4:	e7e1      	b.n	8003caa <_dtoa_r+0x8f2>
 8003ce6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8003cea:	463e      	mov	r6, r7
 8003cec:	e5a9      	b.n	8003842 <_dtoa_r+0x48a>
 8003cee:	bf00      	nop
 8003cf0:	40240000 	.word	0x40240000
 8003cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cf6:	f8cd 9008 	str.w	r9, [sp, #8]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	f000 80fa 	beq.w	8003ef4 <_dtoa_r+0xb3c>
 8003d00:	2d00      	cmp	r5, #0
 8003d02:	dd05      	ble.n	8003d10 <_dtoa_r+0x958>
 8003d04:	4631      	mov	r1, r6
 8003d06:	462a      	mov	r2, r5
 8003d08:	4620      	mov	r0, r4
 8003d0a:	f000 faef 	bl	80042ec <__lshift>
 8003d0e:	4606      	mov	r6, r0
 8003d10:	9b07      	ldr	r3, [sp, #28]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d04c      	beq.n	8003db0 <_dtoa_r+0x9f8>
 8003d16:	6871      	ldr	r1, [r6, #4]
 8003d18:	4620      	mov	r0, r4
 8003d1a:	f000 f926 	bl	8003f6a <_Balloc>
 8003d1e:	6932      	ldr	r2, [r6, #16]
 8003d20:	3202      	adds	r2, #2
 8003d22:	4605      	mov	r5, r0
 8003d24:	0092      	lsls	r2, r2, #2
 8003d26:	f106 010c 	add.w	r1, r6, #12
 8003d2a:	300c      	adds	r0, #12
 8003d2c:	f000 f912 	bl	8003f54 <memcpy>
 8003d30:	2201      	movs	r2, #1
 8003d32:	4629      	mov	r1, r5
 8003d34:	4620      	mov	r0, r4
 8003d36:	f000 fad9 	bl	80042ec <__lshift>
 8003d3a:	9b00      	ldr	r3, [sp, #0]
 8003d3c:	f8cd b014 	str.w	fp, [sp, #20]
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	46b1      	mov	r9, r6
 8003d46:	9307      	str	r3, [sp, #28]
 8003d48:	4606      	mov	r6, r0
 8003d4a:	4639      	mov	r1, r7
 8003d4c:	9804      	ldr	r0, [sp, #16]
 8003d4e:	f7ff faa7 	bl	80032a0 <quorem>
 8003d52:	4649      	mov	r1, r9
 8003d54:	4605      	mov	r5, r0
 8003d56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003d5a:	9804      	ldr	r0, [sp, #16]
 8003d5c:	f000 fb1a 	bl	8004394 <__mcmp>
 8003d60:	4632      	mov	r2, r6
 8003d62:	9000      	str	r0, [sp, #0]
 8003d64:	4639      	mov	r1, r7
 8003d66:	4620      	mov	r0, r4
 8003d68:	f000 fb2e 	bl	80043c8 <__mdiff>
 8003d6c:	68c3      	ldr	r3, [r0, #12]
 8003d6e:	4602      	mov	r2, r0
 8003d70:	bb03      	cbnz	r3, 8003db4 <_dtoa_r+0x9fc>
 8003d72:	4601      	mov	r1, r0
 8003d74:	9008      	str	r0, [sp, #32]
 8003d76:	9804      	ldr	r0, [sp, #16]
 8003d78:	f000 fb0c 	bl	8004394 <__mcmp>
 8003d7c:	9a08      	ldr	r2, [sp, #32]
 8003d7e:	4603      	mov	r3, r0
 8003d80:	4611      	mov	r1, r2
 8003d82:	4620      	mov	r0, r4
 8003d84:	9308      	str	r3, [sp, #32]
 8003d86:	f000 f924 	bl	8003fd2 <_Bfree>
 8003d8a:	9b08      	ldr	r3, [sp, #32]
 8003d8c:	b9a3      	cbnz	r3, 8003db8 <_dtoa_r+0xa00>
 8003d8e:	9a06      	ldr	r2, [sp, #24]
 8003d90:	b992      	cbnz	r2, 8003db8 <_dtoa_r+0xa00>
 8003d92:	9a07      	ldr	r2, [sp, #28]
 8003d94:	b982      	cbnz	r2, 8003db8 <_dtoa_r+0xa00>
 8003d96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003d9a:	d029      	beq.n	8003df0 <_dtoa_r+0xa38>
 8003d9c:	9b00      	ldr	r3, [sp, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	dd01      	ble.n	8003da6 <_dtoa_r+0x9ee>
 8003da2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8003da6:	9b05      	ldr	r3, [sp, #20]
 8003da8:	1c5d      	adds	r5, r3, #1
 8003daa:	f883 8000 	strb.w	r8, [r3]
 8003dae:	e782      	b.n	8003cb6 <_dtoa_r+0x8fe>
 8003db0:	4630      	mov	r0, r6
 8003db2:	e7c2      	b.n	8003d3a <_dtoa_r+0x982>
 8003db4:	2301      	movs	r3, #1
 8003db6:	e7e3      	b.n	8003d80 <_dtoa_r+0x9c8>
 8003db8:	9a00      	ldr	r2, [sp, #0]
 8003dba:	2a00      	cmp	r2, #0
 8003dbc:	db04      	blt.n	8003dc8 <_dtoa_r+0xa10>
 8003dbe:	d125      	bne.n	8003e0c <_dtoa_r+0xa54>
 8003dc0:	9a06      	ldr	r2, [sp, #24]
 8003dc2:	bb1a      	cbnz	r2, 8003e0c <_dtoa_r+0xa54>
 8003dc4:	9a07      	ldr	r2, [sp, #28]
 8003dc6:	bb0a      	cbnz	r2, 8003e0c <_dtoa_r+0xa54>
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	ddec      	ble.n	8003da6 <_dtoa_r+0x9ee>
 8003dcc:	2201      	movs	r2, #1
 8003dce:	9904      	ldr	r1, [sp, #16]
 8003dd0:	4620      	mov	r0, r4
 8003dd2:	f000 fa8b 	bl	80042ec <__lshift>
 8003dd6:	4639      	mov	r1, r7
 8003dd8:	9004      	str	r0, [sp, #16]
 8003dda:	f000 fadb 	bl	8004394 <__mcmp>
 8003dde:	2800      	cmp	r0, #0
 8003de0:	dc03      	bgt.n	8003dea <_dtoa_r+0xa32>
 8003de2:	d1e0      	bne.n	8003da6 <_dtoa_r+0x9ee>
 8003de4:	f018 0f01 	tst.w	r8, #1
 8003de8:	d0dd      	beq.n	8003da6 <_dtoa_r+0x9ee>
 8003dea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003dee:	d1d8      	bne.n	8003da2 <_dtoa_r+0x9ea>
 8003df0:	9b05      	ldr	r3, [sp, #20]
 8003df2:	9a05      	ldr	r2, [sp, #20]
 8003df4:	1c5d      	adds	r5, r3, #1
 8003df6:	2339      	movs	r3, #57	; 0x39
 8003df8:	7013      	strb	r3, [r2, #0]
 8003dfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003dfe:	2b39      	cmp	r3, #57	; 0x39
 8003e00:	f105 32ff 	add.w	r2, r5, #4294967295
 8003e04:	d04f      	beq.n	8003ea6 <_dtoa_r+0xaee>
 8003e06:	3301      	adds	r3, #1
 8003e08:	7013      	strb	r3, [r2, #0]
 8003e0a:	e754      	b.n	8003cb6 <_dtoa_r+0x8fe>
 8003e0c:	9a05      	ldr	r2, [sp, #20]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f102 0501 	add.w	r5, r2, #1
 8003e14:	dd06      	ble.n	8003e24 <_dtoa_r+0xa6c>
 8003e16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8003e1a:	d0e9      	beq.n	8003df0 <_dtoa_r+0xa38>
 8003e1c:	f108 0801 	add.w	r8, r8, #1
 8003e20:	9b05      	ldr	r3, [sp, #20]
 8003e22:	e7c2      	b.n	8003daa <_dtoa_r+0x9f2>
 8003e24:	9a02      	ldr	r2, [sp, #8]
 8003e26:	f805 8c01 	strb.w	r8, [r5, #-1]
 8003e2a:	eba5 030b 	sub.w	r3, r5, fp
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d021      	beq.n	8003e76 <_dtoa_r+0xabe>
 8003e32:	2300      	movs	r3, #0
 8003e34:	220a      	movs	r2, #10
 8003e36:	9904      	ldr	r1, [sp, #16]
 8003e38:	4620      	mov	r0, r4
 8003e3a:	f000 f8e1 	bl	8004000 <__multadd>
 8003e3e:	45b1      	cmp	r9, r6
 8003e40:	9004      	str	r0, [sp, #16]
 8003e42:	f04f 0300 	mov.w	r3, #0
 8003e46:	f04f 020a 	mov.w	r2, #10
 8003e4a:	4649      	mov	r1, r9
 8003e4c:	4620      	mov	r0, r4
 8003e4e:	d105      	bne.n	8003e5c <_dtoa_r+0xaa4>
 8003e50:	f000 f8d6 	bl	8004000 <__multadd>
 8003e54:	4681      	mov	r9, r0
 8003e56:	4606      	mov	r6, r0
 8003e58:	9505      	str	r5, [sp, #20]
 8003e5a:	e776      	b.n	8003d4a <_dtoa_r+0x992>
 8003e5c:	f000 f8d0 	bl	8004000 <__multadd>
 8003e60:	4631      	mov	r1, r6
 8003e62:	4681      	mov	r9, r0
 8003e64:	2300      	movs	r3, #0
 8003e66:	220a      	movs	r2, #10
 8003e68:	4620      	mov	r0, r4
 8003e6a:	f000 f8c9 	bl	8004000 <__multadd>
 8003e6e:	4606      	mov	r6, r0
 8003e70:	e7f2      	b.n	8003e58 <_dtoa_r+0xaa0>
 8003e72:	f04f 0900 	mov.w	r9, #0
 8003e76:	2201      	movs	r2, #1
 8003e78:	9904      	ldr	r1, [sp, #16]
 8003e7a:	4620      	mov	r0, r4
 8003e7c:	f000 fa36 	bl	80042ec <__lshift>
 8003e80:	4639      	mov	r1, r7
 8003e82:	9004      	str	r0, [sp, #16]
 8003e84:	f000 fa86 	bl	8004394 <__mcmp>
 8003e88:	2800      	cmp	r0, #0
 8003e8a:	dcb6      	bgt.n	8003dfa <_dtoa_r+0xa42>
 8003e8c:	d102      	bne.n	8003e94 <_dtoa_r+0xadc>
 8003e8e:	f018 0f01 	tst.w	r8, #1
 8003e92:	d1b2      	bne.n	8003dfa <_dtoa_r+0xa42>
 8003e94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003e98:	2b30      	cmp	r3, #48	; 0x30
 8003e9a:	f105 32ff 	add.w	r2, r5, #4294967295
 8003e9e:	f47f af0a 	bne.w	8003cb6 <_dtoa_r+0x8fe>
 8003ea2:	4615      	mov	r5, r2
 8003ea4:	e7f6      	b.n	8003e94 <_dtoa_r+0xadc>
 8003ea6:	4593      	cmp	fp, r2
 8003ea8:	d105      	bne.n	8003eb6 <_dtoa_r+0xafe>
 8003eaa:	2331      	movs	r3, #49	; 0x31
 8003eac:	f10a 0a01 	add.w	sl, sl, #1
 8003eb0:	f88b 3000 	strb.w	r3, [fp]
 8003eb4:	e6ff      	b.n	8003cb6 <_dtoa_r+0x8fe>
 8003eb6:	4615      	mov	r5, r2
 8003eb8:	e79f      	b.n	8003dfa <_dtoa_r+0xa42>
 8003eba:	f8df b064 	ldr.w	fp, [pc, #100]	; 8003f20 <_dtoa_r+0xb68>
 8003ebe:	e007      	b.n	8003ed0 <_dtoa_r+0xb18>
 8003ec0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003ec2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8003f24 <_dtoa_r+0xb6c>
 8003ec6:	b11b      	cbz	r3, 8003ed0 <_dtoa_r+0xb18>
 8003ec8:	f10b 0308 	add.w	r3, fp, #8
 8003ecc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003ece:	6013      	str	r3, [r2, #0]
 8003ed0:	4658      	mov	r0, fp
 8003ed2:	b017      	add	sp, #92	; 0x5c
 8003ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ed8:	9b06      	ldr	r3, [sp, #24]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	f77f ae35 	ble.w	8003b4a <_dtoa_r+0x792>
 8003ee0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ee2:	9307      	str	r3, [sp, #28]
 8003ee4:	e649      	b.n	8003b7a <_dtoa_r+0x7c2>
 8003ee6:	9b02      	ldr	r3, [sp, #8]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	dc03      	bgt.n	8003ef4 <_dtoa_r+0xb3c>
 8003eec:	9b06      	ldr	r3, [sp, #24]
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	f73f aecc 	bgt.w	8003c8c <_dtoa_r+0x8d4>
 8003ef4:	465d      	mov	r5, fp
 8003ef6:	4639      	mov	r1, r7
 8003ef8:	9804      	ldr	r0, [sp, #16]
 8003efa:	f7ff f9d1 	bl	80032a0 <quorem>
 8003efe:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8003f02:	f805 8b01 	strb.w	r8, [r5], #1
 8003f06:	9a02      	ldr	r2, [sp, #8]
 8003f08:	eba5 030b 	sub.w	r3, r5, fp
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	ddb0      	ble.n	8003e72 <_dtoa_r+0xaba>
 8003f10:	2300      	movs	r3, #0
 8003f12:	220a      	movs	r2, #10
 8003f14:	9904      	ldr	r1, [sp, #16]
 8003f16:	4620      	mov	r0, r4
 8003f18:	f000 f872 	bl	8004000 <__multadd>
 8003f1c:	9004      	str	r0, [sp, #16]
 8003f1e:	e7ea      	b.n	8003ef6 <_dtoa_r+0xb3e>
 8003f20:	08004a7b 	.word	0x08004a7b
 8003f24:	08004ac4 	.word	0x08004ac4

08003f28 <_localeconv_r>:
 8003f28:	4b04      	ldr	r3, [pc, #16]	; (8003f3c <_localeconv_r+0x14>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	6a18      	ldr	r0, [r3, #32]
 8003f2e:	4b04      	ldr	r3, [pc, #16]	; (8003f40 <_localeconv_r+0x18>)
 8003f30:	2800      	cmp	r0, #0
 8003f32:	bf08      	it	eq
 8003f34:	4618      	moveq	r0, r3
 8003f36:	30f0      	adds	r0, #240	; 0xf0
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	2000004c 	.word	0x2000004c
 8003f40:	200000b0 	.word	0x200000b0

08003f44 <malloc>:
 8003f44:	4b02      	ldr	r3, [pc, #8]	; (8003f50 <malloc+0xc>)
 8003f46:	4601      	mov	r1, r0
 8003f48:	6818      	ldr	r0, [r3, #0]
 8003f4a:	f000 bb45 	b.w	80045d8 <_malloc_r>
 8003f4e:	bf00      	nop
 8003f50:	2000004c 	.word	0x2000004c

08003f54 <memcpy>:
 8003f54:	b510      	push	{r4, lr}
 8003f56:	1e43      	subs	r3, r0, #1
 8003f58:	440a      	add	r2, r1
 8003f5a:	4291      	cmp	r1, r2
 8003f5c:	d100      	bne.n	8003f60 <memcpy+0xc>
 8003f5e:	bd10      	pop	{r4, pc}
 8003f60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003f64:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f68:	e7f7      	b.n	8003f5a <memcpy+0x6>

08003f6a <_Balloc>:
 8003f6a:	b570      	push	{r4, r5, r6, lr}
 8003f6c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003f6e:	4604      	mov	r4, r0
 8003f70:	460e      	mov	r6, r1
 8003f72:	b93d      	cbnz	r5, 8003f84 <_Balloc+0x1a>
 8003f74:	2010      	movs	r0, #16
 8003f76:	f7ff ffe5 	bl	8003f44 <malloc>
 8003f7a:	6260      	str	r0, [r4, #36]	; 0x24
 8003f7c:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003f80:	6005      	str	r5, [r0, #0]
 8003f82:	60c5      	str	r5, [r0, #12]
 8003f84:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003f86:	68eb      	ldr	r3, [r5, #12]
 8003f88:	b183      	cbz	r3, 8003fac <_Balloc+0x42>
 8003f8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003f92:	b9b8      	cbnz	r0, 8003fc4 <_Balloc+0x5a>
 8003f94:	2101      	movs	r1, #1
 8003f96:	fa01 f506 	lsl.w	r5, r1, r6
 8003f9a:	1d6a      	adds	r2, r5, #5
 8003f9c:	0092      	lsls	r2, r2, #2
 8003f9e:	4620      	mov	r0, r4
 8003fa0:	f000 fabe 	bl	8004520 <_calloc_r>
 8003fa4:	b160      	cbz	r0, 8003fc0 <_Balloc+0x56>
 8003fa6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8003faa:	e00e      	b.n	8003fca <_Balloc+0x60>
 8003fac:	2221      	movs	r2, #33	; 0x21
 8003fae:	2104      	movs	r1, #4
 8003fb0:	4620      	mov	r0, r4
 8003fb2:	f000 fab5 	bl	8004520 <_calloc_r>
 8003fb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003fb8:	60e8      	str	r0, [r5, #12]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1e4      	bne.n	8003f8a <_Balloc+0x20>
 8003fc0:	2000      	movs	r0, #0
 8003fc2:	bd70      	pop	{r4, r5, r6, pc}
 8003fc4:	6802      	ldr	r2, [r0, #0]
 8003fc6:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8003fca:	2300      	movs	r3, #0
 8003fcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003fd0:	e7f7      	b.n	8003fc2 <_Balloc+0x58>

08003fd2 <_Bfree>:
 8003fd2:	b570      	push	{r4, r5, r6, lr}
 8003fd4:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8003fd6:	4606      	mov	r6, r0
 8003fd8:	460d      	mov	r5, r1
 8003fda:	b93c      	cbnz	r4, 8003fec <_Bfree+0x1a>
 8003fdc:	2010      	movs	r0, #16
 8003fde:	f7ff ffb1 	bl	8003f44 <malloc>
 8003fe2:	6270      	str	r0, [r6, #36]	; 0x24
 8003fe4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003fe8:	6004      	str	r4, [r0, #0]
 8003fea:	60c4      	str	r4, [r0, #12]
 8003fec:	b13d      	cbz	r5, 8003ffe <_Bfree+0x2c>
 8003fee:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8003ff0:	686a      	ldr	r2, [r5, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003ff8:	6029      	str	r1, [r5, #0]
 8003ffa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8003ffe:	bd70      	pop	{r4, r5, r6, pc}

08004000 <__multadd>:
 8004000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004004:	690d      	ldr	r5, [r1, #16]
 8004006:	461f      	mov	r7, r3
 8004008:	4606      	mov	r6, r0
 800400a:	460c      	mov	r4, r1
 800400c:	f101 0c14 	add.w	ip, r1, #20
 8004010:	2300      	movs	r3, #0
 8004012:	f8dc 0000 	ldr.w	r0, [ip]
 8004016:	b281      	uxth	r1, r0
 8004018:	fb02 7101 	mla	r1, r2, r1, r7
 800401c:	0c0f      	lsrs	r7, r1, #16
 800401e:	0c00      	lsrs	r0, r0, #16
 8004020:	fb02 7000 	mla	r0, r2, r0, r7
 8004024:	b289      	uxth	r1, r1
 8004026:	3301      	adds	r3, #1
 8004028:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800402c:	429d      	cmp	r5, r3
 800402e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004032:	f84c 1b04 	str.w	r1, [ip], #4
 8004036:	dcec      	bgt.n	8004012 <__multadd+0x12>
 8004038:	b1d7      	cbz	r7, 8004070 <__multadd+0x70>
 800403a:	68a3      	ldr	r3, [r4, #8]
 800403c:	42ab      	cmp	r3, r5
 800403e:	dc12      	bgt.n	8004066 <__multadd+0x66>
 8004040:	6861      	ldr	r1, [r4, #4]
 8004042:	4630      	mov	r0, r6
 8004044:	3101      	adds	r1, #1
 8004046:	f7ff ff90 	bl	8003f6a <_Balloc>
 800404a:	6922      	ldr	r2, [r4, #16]
 800404c:	3202      	adds	r2, #2
 800404e:	f104 010c 	add.w	r1, r4, #12
 8004052:	4680      	mov	r8, r0
 8004054:	0092      	lsls	r2, r2, #2
 8004056:	300c      	adds	r0, #12
 8004058:	f7ff ff7c 	bl	8003f54 <memcpy>
 800405c:	4621      	mov	r1, r4
 800405e:	4630      	mov	r0, r6
 8004060:	f7ff ffb7 	bl	8003fd2 <_Bfree>
 8004064:	4644      	mov	r4, r8
 8004066:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800406a:	3501      	adds	r5, #1
 800406c:	615f      	str	r7, [r3, #20]
 800406e:	6125      	str	r5, [r4, #16]
 8004070:	4620      	mov	r0, r4
 8004072:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004076 <__hi0bits>:
 8004076:	0c02      	lsrs	r2, r0, #16
 8004078:	0412      	lsls	r2, r2, #16
 800407a:	4603      	mov	r3, r0
 800407c:	b9b2      	cbnz	r2, 80040ac <__hi0bits+0x36>
 800407e:	0403      	lsls	r3, r0, #16
 8004080:	2010      	movs	r0, #16
 8004082:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8004086:	bf04      	itt	eq
 8004088:	021b      	lsleq	r3, r3, #8
 800408a:	3008      	addeq	r0, #8
 800408c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8004090:	bf04      	itt	eq
 8004092:	011b      	lsleq	r3, r3, #4
 8004094:	3004      	addeq	r0, #4
 8004096:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800409a:	bf04      	itt	eq
 800409c:	009b      	lsleq	r3, r3, #2
 800409e:	3002      	addeq	r0, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	db06      	blt.n	80040b2 <__hi0bits+0x3c>
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	d503      	bpl.n	80040b0 <__hi0bits+0x3a>
 80040a8:	3001      	adds	r0, #1
 80040aa:	4770      	bx	lr
 80040ac:	2000      	movs	r0, #0
 80040ae:	e7e8      	b.n	8004082 <__hi0bits+0xc>
 80040b0:	2020      	movs	r0, #32
 80040b2:	4770      	bx	lr

080040b4 <__lo0bits>:
 80040b4:	6803      	ldr	r3, [r0, #0]
 80040b6:	f013 0207 	ands.w	r2, r3, #7
 80040ba:	4601      	mov	r1, r0
 80040bc:	d00b      	beq.n	80040d6 <__lo0bits+0x22>
 80040be:	07da      	lsls	r2, r3, #31
 80040c0:	d423      	bmi.n	800410a <__lo0bits+0x56>
 80040c2:	0798      	lsls	r0, r3, #30
 80040c4:	bf49      	itett	mi
 80040c6:	085b      	lsrmi	r3, r3, #1
 80040c8:	089b      	lsrpl	r3, r3, #2
 80040ca:	2001      	movmi	r0, #1
 80040cc:	600b      	strmi	r3, [r1, #0]
 80040ce:	bf5c      	itt	pl
 80040d0:	600b      	strpl	r3, [r1, #0]
 80040d2:	2002      	movpl	r0, #2
 80040d4:	4770      	bx	lr
 80040d6:	b298      	uxth	r0, r3
 80040d8:	b9a8      	cbnz	r0, 8004106 <__lo0bits+0x52>
 80040da:	0c1b      	lsrs	r3, r3, #16
 80040dc:	2010      	movs	r0, #16
 80040de:	f013 0fff 	tst.w	r3, #255	; 0xff
 80040e2:	bf04      	itt	eq
 80040e4:	0a1b      	lsreq	r3, r3, #8
 80040e6:	3008      	addeq	r0, #8
 80040e8:	071a      	lsls	r2, r3, #28
 80040ea:	bf04      	itt	eq
 80040ec:	091b      	lsreq	r3, r3, #4
 80040ee:	3004      	addeq	r0, #4
 80040f0:	079a      	lsls	r2, r3, #30
 80040f2:	bf04      	itt	eq
 80040f4:	089b      	lsreq	r3, r3, #2
 80040f6:	3002      	addeq	r0, #2
 80040f8:	07da      	lsls	r2, r3, #31
 80040fa:	d402      	bmi.n	8004102 <__lo0bits+0x4e>
 80040fc:	085b      	lsrs	r3, r3, #1
 80040fe:	d006      	beq.n	800410e <__lo0bits+0x5a>
 8004100:	3001      	adds	r0, #1
 8004102:	600b      	str	r3, [r1, #0]
 8004104:	4770      	bx	lr
 8004106:	4610      	mov	r0, r2
 8004108:	e7e9      	b.n	80040de <__lo0bits+0x2a>
 800410a:	2000      	movs	r0, #0
 800410c:	4770      	bx	lr
 800410e:	2020      	movs	r0, #32
 8004110:	4770      	bx	lr

08004112 <__i2b>:
 8004112:	b510      	push	{r4, lr}
 8004114:	460c      	mov	r4, r1
 8004116:	2101      	movs	r1, #1
 8004118:	f7ff ff27 	bl	8003f6a <_Balloc>
 800411c:	2201      	movs	r2, #1
 800411e:	6144      	str	r4, [r0, #20]
 8004120:	6102      	str	r2, [r0, #16]
 8004122:	bd10      	pop	{r4, pc}

08004124 <__multiply>:
 8004124:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004128:	4614      	mov	r4, r2
 800412a:	690a      	ldr	r2, [r1, #16]
 800412c:	6923      	ldr	r3, [r4, #16]
 800412e:	429a      	cmp	r2, r3
 8004130:	bfb8      	it	lt
 8004132:	460b      	movlt	r3, r1
 8004134:	4688      	mov	r8, r1
 8004136:	bfbc      	itt	lt
 8004138:	46a0      	movlt	r8, r4
 800413a:	461c      	movlt	r4, r3
 800413c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004140:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004144:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8004148:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800414c:	eb07 0609 	add.w	r6, r7, r9
 8004150:	42b3      	cmp	r3, r6
 8004152:	bfb8      	it	lt
 8004154:	3101      	addlt	r1, #1
 8004156:	f7ff ff08 	bl	8003f6a <_Balloc>
 800415a:	f100 0514 	add.w	r5, r0, #20
 800415e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8004162:	462b      	mov	r3, r5
 8004164:	2200      	movs	r2, #0
 8004166:	4573      	cmp	r3, lr
 8004168:	d316      	bcc.n	8004198 <__multiply+0x74>
 800416a:	f104 0214 	add.w	r2, r4, #20
 800416e:	f108 0114 	add.w	r1, r8, #20
 8004172:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8004176:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	9b00      	ldr	r3, [sp, #0]
 800417e:	9201      	str	r2, [sp, #4]
 8004180:	4293      	cmp	r3, r2
 8004182:	d80c      	bhi.n	800419e <__multiply+0x7a>
 8004184:	2e00      	cmp	r6, #0
 8004186:	dd03      	ble.n	8004190 <__multiply+0x6c>
 8004188:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800418c:	2b00      	cmp	r3, #0
 800418e:	d05d      	beq.n	800424c <__multiply+0x128>
 8004190:	6106      	str	r6, [r0, #16]
 8004192:	b003      	add	sp, #12
 8004194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004198:	f843 2b04 	str.w	r2, [r3], #4
 800419c:	e7e3      	b.n	8004166 <__multiply+0x42>
 800419e:	f8b2 b000 	ldrh.w	fp, [r2]
 80041a2:	f1bb 0f00 	cmp.w	fp, #0
 80041a6:	d023      	beq.n	80041f0 <__multiply+0xcc>
 80041a8:	4689      	mov	r9, r1
 80041aa:	46ac      	mov	ip, r5
 80041ac:	f04f 0800 	mov.w	r8, #0
 80041b0:	f859 4b04 	ldr.w	r4, [r9], #4
 80041b4:	f8dc a000 	ldr.w	sl, [ip]
 80041b8:	b2a3      	uxth	r3, r4
 80041ba:	fa1f fa8a 	uxth.w	sl, sl
 80041be:	fb0b a303 	mla	r3, fp, r3, sl
 80041c2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80041c6:	f8dc 4000 	ldr.w	r4, [ip]
 80041ca:	4443      	add	r3, r8
 80041cc:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80041d0:	fb0b 840a 	mla	r4, fp, sl, r8
 80041d4:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80041d8:	46e2      	mov	sl, ip
 80041da:	b29b      	uxth	r3, r3
 80041dc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80041e0:	454f      	cmp	r7, r9
 80041e2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80041e6:	f84a 3b04 	str.w	r3, [sl], #4
 80041ea:	d82b      	bhi.n	8004244 <__multiply+0x120>
 80041ec:	f8cc 8004 	str.w	r8, [ip, #4]
 80041f0:	9b01      	ldr	r3, [sp, #4]
 80041f2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80041f6:	3204      	adds	r2, #4
 80041f8:	f1ba 0f00 	cmp.w	sl, #0
 80041fc:	d020      	beq.n	8004240 <__multiply+0x11c>
 80041fe:	682b      	ldr	r3, [r5, #0]
 8004200:	4689      	mov	r9, r1
 8004202:	46a8      	mov	r8, r5
 8004204:	f04f 0b00 	mov.w	fp, #0
 8004208:	f8b9 c000 	ldrh.w	ip, [r9]
 800420c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004210:	fb0a 440c 	mla	r4, sl, ip, r4
 8004214:	445c      	add	r4, fp
 8004216:	46c4      	mov	ip, r8
 8004218:	b29b      	uxth	r3, r3
 800421a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800421e:	f84c 3b04 	str.w	r3, [ip], #4
 8004222:	f859 3b04 	ldr.w	r3, [r9], #4
 8004226:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800422a:	0c1b      	lsrs	r3, r3, #16
 800422c:	fb0a b303 	mla	r3, sl, r3, fp
 8004230:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004234:	454f      	cmp	r7, r9
 8004236:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800423a:	d805      	bhi.n	8004248 <__multiply+0x124>
 800423c:	f8c8 3004 	str.w	r3, [r8, #4]
 8004240:	3504      	adds	r5, #4
 8004242:	e79b      	b.n	800417c <__multiply+0x58>
 8004244:	46d4      	mov	ip, sl
 8004246:	e7b3      	b.n	80041b0 <__multiply+0x8c>
 8004248:	46e0      	mov	r8, ip
 800424a:	e7dd      	b.n	8004208 <__multiply+0xe4>
 800424c:	3e01      	subs	r6, #1
 800424e:	e799      	b.n	8004184 <__multiply+0x60>

08004250 <__pow5mult>:
 8004250:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004254:	4615      	mov	r5, r2
 8004256:	f012 0203 	ands.w	r2, r2, #3
 800425a:	4606      	mov	r6, r0
 800425c:	460f      	mov	r7, r1
 800425e:	d007      	beq.n	8004270 <__pow5mult+0x20>
 8004260:	3a01      	subs	r2, #1
 8004262:	4c21      	ldr	r4, [pc, #132]	; (80042e8 <__pow5mult+0x98>)
 8004264:	2300      	movs	r3, #0
 8004266:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800426a:	f7ff fec9 	bl	8004000 <__multadd>
 800426e:	4607      	mov	r7, r0
 8004270:	10ad      	asrs	r5, r5, #2
 8004272:	d035      	beq.n	80042e0 <__pow5mult+0x90>
 8004274:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8004276:	b93c      	cbnz	r4, 8004288 <__pow5mult+0x38>
 8004278:	2010      	movs	r0, #16
 800427a:	f7ff fe63 	bl	8003f44 <malloc>
 800427e:	6270      	str	r0, [r6, #36]	; 0x24
 8004280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004284:	6004      	str	r4, [r0, #0]
 8004286:	60c4      	str	r4, [r0, #12]
 8004288:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800428c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004290:	b94c      	cbnz	r4, 80042a6 <__pow5mult+0x56>
 8004292:	f240 2171 	movw	r1, #625	; 0x271
 8004296:	4630      	mov	r0, r6
 8004298:	f7ff ff3b 	bl	8004112 <__i2b>
 800429c:	2300      	movs	r3, #0
 800429e:	f8c8 0008 	str.w	r0, [r8, #8]
 80042a2:	4604      	mov	r4, r0
 80042a4:	6003      	str	r3, [r0, #0]
 80042a6:	f04f 0800 	mov.w	r8, #0
 80042aa:	07eb      	lsls	r3, r5, #31
 80042ac:	d50a      	bpl.n	80042c4 <__pow5mult+0x74>
 80042ae:	4639      	mov	r1, r7
 80042b0:	4622      	mov	r2, r4
 80042b2:	4630      	mov	r0, r6
 80042b4:	f7ff ff36 	bl	8004124 <__multiply>
 80042b8:	4639      	mov	r1, r7
 80042ba:	4681      	mov	r9, r0
 80042bc:	4630      	mov	r0, r6
 80042be:	f7ff fe88 	bl	8003fd2 <_Bfree>
 80042c2:	464f      	mov	r7, r9
 80042c4:	106d      	asrs	r5, r5, #1
 80042c6:	d00b      	beq.n	80042e0 <__pow5mult+0x90>
 80042c8:	6820      	ldr	r0, [r4, #0]
 80042ca:	b938      	cbnz	r0, 80042dc <__pow5mult+0x8c>
 80042cc:	4622      	mov	r2, r4
 80042ce:	4621      	mov	r1, r4
 80042d0:	4630      	mov	r0, r6
 80042d2:	f7ff ff27 	bl	8004124 <__multiply>
 80042d6:	6020      	str	r0, [r4, #0]
 80042d8:	f8c0 8000 	str.w	r8, [r0]
 80042dc:	4604      	mov	r4, r0
 80042de:	e7e4      	b.n	80042aa <__pow5mult+0x5a>
 80042e0:	4638      	mov	r0, r7
 80042e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042e6:	bf00      	nop
 80042e8:	08004bc8 	.word	0x08004bc8

080042ec <__lshift>:
 80042ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042f0:	460c      	mov	r4, r1
 80042f2:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80042f6:	6923      	ldr	r3, [r4, #16]
 80042f8:	6849      	ldr	r1, [r1, #4]
 80042fa:	eb0a 0903 	add.w	r9, sl, r3
 80042fe:	68a3      	ldr	r3, [r4, #8]
 8004300:	4607      	mov	r7, r0
 8004302:	4616      	mov	r6, r2
 8004304:	f109 0501 	add.w	r5, r9, #1
 8004308:	42ab      	cmp	r3, r5
 800430a:	db32      	blt.n	8004372 <__lshift+0x86>
 800430c:	4638      	mov	r0, r7
 800430e:	f7ff fe2c 	bl	8003f6a <_Balloc>
 8004312:	2300      	movs	r3, #0
 8004314:	4680      	mov	r8, r0
 8004316:	f100 0114 	add.w	r1, r0, #20
 800431a:	461a      	mov	r2, r3
 800431c:	4553      	cmp	r3, sl
 800431e:	db2b      	blt.n	8004378 <__lshift+0x8c>
 8004320:	6920      	ldr	r0, [r4, #16]
 8004322:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004326:	f104 0314 	add.w	r3, r4, #20
 800432a:	f016 021f 	ands.w	r2, r6, #31
 800432e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004332:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004336:	d025      	beq.n	8004384 <__lshift+0x98>
 8004338:	f1c2 0e20 	rsb	lr, r2, #32
 800433c:	2000      	movs	r0, #0
 800433e:	681e      	ldr	r6, [r3, #0]
 8004340:	468a      	mov	sl, r1
 8004342:	4096      	lsls	r6, r2
 8004344:	4330      	orrs	r0, r6
 8004346:	f84a 0b04 	str.w	r0, [sl], #4
 800434a:	f853 0b04 	ldr.w	r0, [r3], #4
 800434e:	459c      	cmp	ip, r3
 8004350:	fa20 f00e 	lsr.w	r0, r0, lr
 8004354:	d814      	bhi.n	8004380 <__lshift+0x94>
 8004356:	6048      	str	r0, [r1, #4]
 8004358:	b108      	cbz	r0, 800435e <__lshift+0x72>
 800435a:	f109 0502 	add.w	r5, r9, #2
 800435e:	3d01      	subs	r5, #1
 8004360:	4638      	mov	r0, r7
 8004362:	f8c8 5010 	str.w	r5, [r8, #16]
 8004366:	4621      	mov	r1, r4
 8004368:	f7ff fe33 	bl	8003fd2 <_Bfree>
 800436c:	4640      	mov	r0, r8
 800436e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004372:	3101      	adds	r1, #1
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	e7c7      	b.n	8004308 <__lshift+0x1c>
 8004378:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800437c:	3301      	adds	r3, #1
 800437e:	e7cd      	b.n	800431c <__lshift+0x30>
 8004380:	4651      	mov	r1, sl
 8004382:	e7dc      	b.n	800433e <__lshift+0x52>
 8004384:	3904      	subs	r1, #4
 8004386:	f853 2b04 	ldr.w	r2, [r3], #4
 800438a:	f841 2f04 	str.w	r2, [r1, #4]!
 800438e:	459c      	cmp	ip, r3
 8004390:	d8f9      	bhi.n	8004386 <__lshift+0x9a>
 8004392:	e7e4      	b.n	800435e <__lshift+0x72>

08004394 <__mcmp>:
 8004394:	6903      	ldr	r3, [r0, #16]
 8004396:	690a      	ldr	r2, [r1, #16]
 8004398:	1a9b      	subs	r3, r3, r2
 800439a:	b530      	push	{r4, r5, lr}
 800439c:	d10c      	bne.n	80043b8 <__mcmp+0x24>
 800439e:	0092      	lsls	r2, r2, #2
 80043a0:	3014      	adds	r0, #20
 80043a2:	3114      	adds	r1, #20
 80043a4:	1884      	adds	r4, r0, r2
 80043a6:	4411      	add	r1, r2
 80043a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80043ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80043b0:	4295      	cmp	r5, r2
 80043b2:	d003      	beq.n	80043bc <__mcmp+0x28>
 80043b4:	d305      	bcc.n	80043c2 <__mcmp+0x2e>
 80043b6:	2301      	movs	r3, #1
 80043b8:	4618      	mov	r0, r3
 80043ba:	bd30      	pop	{r4, r5, pc}
 80043bc:	42a0      	cmp	r0, r4
 80043be:	d3f3      	bcc.n	80043a8 <__mcmp+0x14>
 80043c0:	e7fa      	b.n	80043b8 <__mcmp+0x24>
 80043c2:	f04f 33ff 	mov.w	r3, #4294967295
 80043c6:	e7f7      	b.n	80043b8 <__mcmp+0x24>

080043c8 <__mdiff>:
 80043c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043cc:	460d      	mov	r5, r1
 80043ce:	4607      	mov	r7, r0
 80043d0:	4611      	mov	r1, r2
 80043d2:	4628      	mov	r0, r5
 80043d4:	4614      	mov	r4, r2
 80043d6:	f7ff ffdd 	bl	8004394 <__mcmp>
 80043da:	1e06      	subs	r6, r0, #0
 80043dc:	d108      	bne.n	80043f0 <__mdiff+0x28>
 80043de:	4631      	mov	r1, r6
 80043e0:	4638      	mov	r0, r7
 80043e2:	f7ff fdc2 	bl	8003f6a <_Balloc>
 80043e6:	2301      	movs	r3, #1
 80043e8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80043ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80043f0:	bfa4      	itt	ge
 80043f2:	4623      	movge	r3, r4
 80043f4:	462c      	movge	r4, r5
 80043f6:	4638      	mov	r0, r7
 80043f8:	6861      	ldr	r1, [r4, #4]
 80043fa:	bfa6      	itte	ge
 80043fc:	461d      	movge	r5, r3
 80043fe:	2600      	movge	r6, #0
 8004400:	2601      	movlt	r6, #1
 8004402:	f7ff fdb2 	bl	8003f6a <_Balloc>
 8004406:	692b      	ldr	r3, [r5, #16]
 8004408:	60c6      	str	r6, [r0, #12]
 800440a:	6926      	ldr	r6, [r4, #16]
 800440c:	f105 0914 	add.w	r9, r5, #20
 8004410:	f104 0214 	add.w	r2, r4, #20
 8004414:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8004418:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800441c:	f100 0514 	add.w	r5, r0, #20
 8004420:	f04f 0e00 	mov.w	lr, #0
 8004424:	f852 ab04 	ldr.w	sl, [r2], #4
 8004428:	f859 4b04 	ldr.w	r4, [r9], #4
 800442c:	fa1e f18a 	uxtah	r1, lr, sl
 8004430:	b2a3      	uxth	r3, r4
 8004432:	1ac9      	subs	r1, r1, r3
 8004434:	0c23      	lsrs	r3, r4, #16
 8004436:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800443a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800443e:	b289      	uxth	r1, r1
 8004440:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8004444:	45c8      	cmp	r8, r9
 8004446:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800444a:	4694      	mov	ip, r2
 800444c:	f845 3b04 	str.w	r3, [r5], #4
 8004450:	d8e8      	bhi.n	8004424 <__mdiff+0x5c>
 8004452:	45bc      	cmp	ip, r7
 8004454:	d304      	bcc.n	8004460 <__mdiff+0x98>
 8004456:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800445a:	b183      	cbz	r3, 800447e <__mdiff+0xb6>
 800445c:	6106      	str	r6, [r0, #16]
 800445e:	e7c5      	b.n	80043ec <__mdiff+0x24>
 8004460:	f85c 1b04 	ldr.w	r1, [ip], #4
 8004464:	fa1e f381 	uxtah	r3, lr, r1
 8004468:	141a      	asrs	r2, r3, #16
 800446a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800446e:	b29b      	uxth	r3, r3
 8004470:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004474:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8004478:	f845 3b04 	str.w	r3, [r5], #4
 800447c:	e7e9      	b.n	8004452 <__mdiff+0x8a>
 800447e:	3e01      	subs	r6, #1
 8004480:	e7e9      	b.n	8004456 <__mdiff+0x8e>

08004482 <__d2b>:
 8004482:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004486:	460e      	mov	r6, r1
 8004488:	2101      	movs	r1, #1
 800448a:	ec59 8b10 	vmov	r8, r9, d0
 800448e:	4615      	mov	r5, r2
 8004490:	f7ff fd6b 	bl	8003f6a <_Balloc>
 8004494:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8004498:	4607      	mov	r7, r0
 800449a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800449e:	bb34      	cbnz	r4, 80044ee <__d2b+0x6c>
 80044a0:	9301      	str	r3, [sp, #4]
 80044a2:	f1b8 0300 	subs.w	r3, r8, #0
 80044a6:	d027      	beq.n	80044f8 <__d2b+0x76>
 80044a8:	a802      	add	r0, sp, #8
 80044aa:	f840 3d08 	str.w	r3, [r0, #-8]!
 80044ae:	f7ff fe01 	bl	80040b4 <__lo0bits>
 80044b2:	9900      	ldr	r1, [sp, #0]
 80044b4:	b1f0      	cbz	r0, 80044f4 <__d2b+0x72>
 80044b6:	9a01      	ldr	r2, [sp, #4]
 80044b8:	f1c0 0320 	rsb	r3, r0, #32
 80044bc:	fa02 f303 	lsl.w	r3, r2, r3
 80044c0:	430b      	orrs	r3, r1
 80044c2:	40c2      	lsrs	r2, r0
 80044c4:	617b      	str	r3, [r7, #20]
 80044c6:	9201      	str	r2, [sp, #4]
 80044c8:	9b01      	ldr	r3, [sp, #4]
 80044ca:	61bb      	str	r3, [r7, #24]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	bf14      	ite	ne
 80044d0:	2102      	movne	r1, #2
 80044d2:	2101      	moveq	r1, #1
 80044d4:	6139      	str	r1, [r7, #16]
 80044d6:	b1c4      	cbz	r4, 800450a <__d2b+0x88>
 80044d8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80044dc:	4404      	add	r4, r0
 80044de:	6034      	str	r4, [r6, #0]
 80044e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80044e4:	6028      	str	r0, [r5, #0]
 80044e6:	4638      	mov	r0, r7
 80044e8:	b003      	add	sp, #12
 80044ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80044ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80044f2:	e7d5      	b.n	80044a0 <__d2b+0x1e>
 80044f4:	6179      	str	r1, [r7, #20]
 80044f6:	e7e7      	b.n	80044c8 <__d2b+0x46>
 80044f8:	a801      	add	r0, sp, #4
 80044fa:	f7ff fddb 	bl	80040b4 <__lo0bits>
 80044fe:	9b01      	ldr	r3, [sp, #4]
 8004500:	617b      	str	r3, [r7, #20]
 8004502:	2101      	movs	r1, #1
 8004504:	6139      	str	r1, [r7, #16]
 8004506:	3020      	adds	r0, #32
 8004508:	e7e5      	b.n	80044d6 <__d2b+0x54>
 800450a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800450e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004512:	6030      	str	r0, [r6, #0]
 8004514:	6918      	ldr	r0, [r3, #16]
 8004516:	f7ff fdae 	bl	8004076 <__hi0bits>
 800451a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800451e:	e7e1      	b.n	80044e4 <__d2b+0x62>

08004520 <_calloc_r>:
 8004520:	b538      	push	{r3, r4, r5, lr}
 8004522:	fb02 f401 	mul.w	r4, r2, r1
 8004526:	4621      	mov	r1, r4
 8004528:	f000 f856 	bl	80045d8 <_malloc_r>
 800452c:	4605      	mov	r5, r0
 800452e:	b118      	cbz	r0, 8004538 <_calloc_r+0x18>
 8004530:	4622      	mov	r2, r4
 8004532:	2100      	movs	r1, #0
 8004534:	f7fe f9f2 	bl	800291c <memset>
 8004538:	4628      	mov	r0, r5
 800453a:	bd38      	pop	{r3, r4, r5, pc}

0800453c <_free_r>:
 800453c:	b538      	push	{r3, r4, r5, lr}
 800453e:	4605      	mov	r5, r0
 8004540:	2900      	cmp	r1, #0
 8004542:	d045      	beq.n	80045d0 <_free_r+0x94>
 8004544:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004548:	1f0c      	subs	r4, r1, #4
 800454a:	2b00      	cmp	r3, #0
 800454c:	bfb8      	it	lt
 800454e:	18e4      	addlt	r4, r4, r3
 8004550:	f000 fa29 	bl	80049a6 <__malloc_lock>
 8004554:	4a1f      	ldr	r2, [pc, #124]	; (80045d4 <_free_r+0x98>)
 8004556:	6813      	ldr	r3, [r2, #0]
 8004558:	4610      	mov	r0, r2
 800455a:	b933      	cbnz	r3, 800456a <_free_r+0x2e>
 800455c:	6063      	str	r3, [r4, #4]
 800455e:	6014      	str	r4, [r2, #0]
 8004560:	4628      	mov	r0, r5
 8004562:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004566:	f000 ba1f 	b.w	80049a8 <__malloc_unlock>
 800456a:	42a3      	cmp	r3, r4
 800456c:	d90c      	bls.n	8004588 <_free_r+0x4c>
 800456e:	6821      	ldr	r1, [r4, #0]
 8004570:	1862      	adds	r2, r4, r1
 8004572:	4293      	cmp	r3, r2
 8004574:	bf04      	itt	eq
 8004576:	681a      	ldreq	r2, [r3, #0]
 8004578:	685b      	ldreq	r3, [r3, #4]
 800457a:	6063      	str	r3, [r4, #4]
 800457c:	bf04      	itt	eq
 800457e:	1852      	addeq	r2, r2, r1
 8004580:	6022      	streq	r2, [r4, #0]
 8004582:	6004      	str	r4, [r0, #0]
 8004584:	e7ec      	b.n	8004560 <_free_r+0x24>
 8004586:	4613      	mov	r3, r2
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	b10a      	cbz	r2, 8004590 <_free_r+0x54>
 800458c:	42a2      	cmp	r2, r4
 800458e:	d9fa      	bls.n	8004586 <_free_r+0x4a>
 8004590:	6819      	ldr	r1, [r3, #0]
 8004592:	1858      	adds	r0, r3, r1
 8004594:	42a0      	cmp	r0, r4
 8004596:	d10b      	bne.n	80045b0 <_free_r+0x74>
 8004598:	6820      	ldr	r0, [r4, #0]
 800459a:	4401      	add	r1, r0
 800459c:	1858      	adds	r0, r3, r1
 800459e:	4282      	cmp	r2, r0
 80045a0:	6019      	str	r1, [r3, #0]
 80045a2:	d1dd      	bne.n	8004560 <_free_r+0x24>
 80045a4:	6810      	ldr	r0, [r2, #0]
 80045a6:	6852      	ldr	r2, [r2, #4]
 80045a8:	605a      	str	r2, [r3, #4]
 80045aa:	4401      	add	r1, r0
 80045ac:	6019      	str	r1, [r3, #0]
 80045ae:	e7d7      	b.n	8004560 <_free_r+0x24>
 80045b0:	d902      	bls.n	80045b8 <_free_r+0x7c>
 80045b2:	230c      	movs	r3, #12
 80045b4:	602b      	str	r3, [r5, #0]
 80045b6:	e7d3      	b.n	8004560 <_free_r+0x24>
 80045b8:	6820      	ldr	r0, [r4, #0]
 80045ba:	1821      	adds	r1, r4, r0
 80045bc:	428a      	cmp	r2, r1
 80045be:	bf04      	itt	eq
 80045c0:	6811      	ldreq	r1, [r2, #0]
 80045c2:	6852      	ldreq	r2, [r2, #4]
 80045c4:	6062      	str	r2, [r4, #4]
 80045c6:	bf04      	itt	eq
 80045c8:	1809      	addeq	r1, r1, r0
 80045ca:	6021      	streq	r1, [r4, #0]
 80045cc:	605c      	str	r4, [r3, #4]
 80045ce:	e7c7      	b.n	8004560 <_free_r+0x24>
 80045d0:	bd38      	pop	{r3, r4, r5, pc}
 80045d2:	bf00      	nop
 80045d4:	20000250 	.word	0x20000250

080045d8 <_malloc_r>:
 80045d8:	b570      	push	{r4, r5, r6, lr}
 80045da:	1ccd      	adds	r5, r1, #3
 80045dc:	f025 0503 	bic.w	r5, r5, #3
 80045e0:	3508      	adds	r5, #8
 80045e2:	2d0c      	cmp	r5, #12
 80045e4:	bf38      	it	cc
 80045e6:	250c      	movcc	r5, #12
 80045e8:	2d00      	cmp	r5, #0
 80045ea:	4606      	mov	r6, r0
 80045ec:	db01      	blt.n	80045f2 <_malloc_r+0x1a>
 80045ee:	42a9      	cmp	r1, r5
 80045f0:	d903      	bls.n	80045fa <_malloc_r+0x22>
 80045f2:	230c      	movs	r3, #12
 80045f4:	6033      	str	r3, [r6, #0]
 80045f6:	2000      	movs	r0, #0
 80045f8:	bd70      	pop	{r4, r5, r6, pc}
 80045fa:	f000 f9d4 	bl	80049a6 <__malloc_lock>
 80045fe:	4a21      	ldr	r2, [pc, #132]	; (8004684 <_malloc_r+0xac>)
 8004600:	6814      	ldr	r4, [r2, #0]
 8004602:	4621      	mov	r1, r4
 8004604:	b991      	cbnz	r1, 800462c <_malloc_r+0x54>
 8004606:	4c20      	ldr	r4, [pc, #128]	; (8004688 <_malloc_r+0xb0>)
 8004608:	6823      	ldr	r3, [r4, #0]
 800460a:	b91b      	cbnz	r3, 8004614 <_malloc_r+0x3c>
 800460c:	4630      	mov	r0, r6
 800460e:	f000 f98f 	bl	8004930 <_sbrk_r>
 8004612:	6020      	str	r0, [r4, #0]
 8004614:	4629      	mov	r1, r5
 8004616:	4630      	mov	r0, r6
 8004618:	f000 f98a 	bl	8004930 <_sbrk_r>
 800461c:	1c43      	adds	r3, r0, #1
 800461e:	d124      	bne.n	800466a <_malloc_r+0x92>
 8004620:	230c      	movs	r3, #12
 8004622:	6033      	str	r3, [r6, #0]
 8004624:	4630      	mov	r0, r6
 8004626:	f000 f9bf 	bl	80049a8 <__malloc_unlock>
 800462a:	e7e4      	b.n	80045f6 <_malloc_r+0x1e>
 800462c:	680b      	ldr	r3, [r1, #0]
 800462e:	1b5b      	subs	r3, r3, r5
 8004630:	d418      	bmi.n	8004664 <_malloc_r+0x8c>
 8004632:	2b0b      	cmp	r3, #11
 8004634:	d90f      	bls.n	8004656 <_malloc_r+0x7e>
 8004636:	600b      	str	r3, [r1, #0]
 8004638:	50cd      	str	r5, [r1, r3]
 800463a:	18cc      	adds	r4, r1, r3
 800463c:	4630      	mov	r0, r6
 800463e:	f000 f9b3 	bl	80049a8 <__malloc_unlock>
 8004642:	f104 000b 	add.w	r0, r4, #11
 8004646:	1d23      	adds	r3, r4, #4
 8004648:	f020 0007 	bic.w	r0, r0, #7
 800464c:	1ac3      	subs	r3, r0, r3
 800464e:	d0d3      	beq.n	80045f8 <_malloc_r+0x20>
 8004650:	425a      	negs	r2, r3
 8004652:	50e2      	str	r2, [r4, r3]
 8004654:	e7d0      	b.n	80045f8 <_malloc_r+0x20>
 8004656:	428c      	cmp	r4, r1
 8004658:	684b      	ldr	r3, [r1, #4]
 800465a:	bf16      	itet	ne
 800465c:	6063      	strne	r3, [r4, #4]
 800465e:	6013      	streq	r3, [r2, #0]
 8004660:	460c      	movne	r4, r1
 8004662:	e7eb      	b.n	800463c <_malloc_r+0x64>
 8004664:	460c      	mov	r4, r1
 8004666:	6849      	ldr	r1, [r1, #4]
 8004668:	e7cc      	b.n	8004604 <_malloc_r+0x2c>
 800466a:	1cc4      	adds	r4, r0, #3
 800466c:	f024 0403 	bic.w	r4, r4, #3
 8004670:	42a0      	cmp	r0, r4
 8004672:	d005      	beq.n	8004680 <_malloc_r+0xa8>
 8004674:	1a21      	subs	r1, r4, r0
 8004676:	4630      	mov	r0, r6
 8004678:	f000 f95a 	bl	8004930 <_sbrk_r>
 800467c:	3001      	adds	r0, #1
 800467e:	d0cf      	beq.n	8004620 <_malloc_r+0x48>
 8004680:	6025      	str	r5, [r4, #0]
 8004682:	e7db      	b.n	800463c <_malloc_r+0x64>
 8004684:	20000250 	.word	0x20000250
 8004688:	20000254 	.word	0x20000254

0800468c <__ssputs_r>:
 800468c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004690:	688e      	ldr	r6, [r1, #8]
 8004692:	429e      	cmp	r6, r3
 8004694:	4682      	mov	sl, r0
 8004696:	460c      	mov	r4, r1
 8004698:	4690      	mov	r8, r2
 800469a:	4699      	mov	r9, r3
 800469c:	d837      	bhi.n	800470e <__ssputs_r+0x82>
 800469e:	898a      	ldrh	r2, [r1, #12]
 80046a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80046a4:	d031      	beq.n	800470a <__ssputs_r+0x7e>
 80046a6:	6825      	ldr	r5, [r4, #0]
 80046a8:	6909      	ldr	r1, [r1, #16]
 80046aa:	1a6f      	subs	r7, r5, r1
 80046ac:	6965      	ldr	r5, [r4, #20]
 80046ae:	2302      	movs	r3, #2
 80046b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046b4:	fb95 f5f3 	sdiv	r5, r5, r3
 80046b8:	f109 0301 	add.w	r3, r9, #1
 80046bc:	443b      	add	r3, r7
 80046be:	429d      	cmp	r5, r3
 80046c0:	bf38      	it	cc
 80046c2:	461d      	movcc	r5, r3
 80046c4:	0553      	lsls	r3, r2, #21
 80046c6:	d530      	bpl.n	800472a <__ssputs_r+0x9e>
 80046c8:	4629      	mov	r1, r5
 80046ca:	f7ff ff85 	bl	80045d8 <_malloc_r>
 80046ce:	4606      	mov	r6, r0
 80046d0:	b950      	cbnz	r0, 80046e8 <__ssputs_r+0x5c>
 80046d2:	230c      	movs	r3, #12
 80046d4:	f8ca 3000 	str.w	r3, [sl]
 80046d8:	89a3      	ldrh	r3, [r4, #12]
 80046da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046de:	81a3      	strh	r3, [r4, #12]
 80046e0:	f04f 30ff 	mov.w	r0, #4294967295
 80046e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046e8:	463a      	mov	r2, r7
 80046ea:	6921      	ldr	r1, [r4, #16]
 80046ec:	f7ff fc32 	bl	8003f54 <memcpy>
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80046f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046fa:	81a3      	strh	r3, [r4, #12]
 80046fc:	6126      	str	r6, [r4, #16]
 80046fe:	6165      	str	r5, [r4, #20]
 8004700:	443e      	add	r6, r7
 8004702:	1bed      	subs	r5, r5, r7
 8004704:	6026      	str	r6, [r4, #0]
 8004706:	60a5      	str	r5, [r4, #8]
 8004708:	464e      	mov	r6, r9
 800470a:	454e      	cmp	r6, r9
 800470c:	d900      	bls.n	8004710 <__ssputs_r+0x84>
 800470e:	464e      	mov	r6, r9
 8004710:	4632      	mov	r2, r6
 8004712:	4641      	mov	r1, r8
 8004714:	6820      	ldr	r0, [r4, #0]
 8004716:	f000 f92d 	bl	8004974 <memmove>
 800471a:	68a3      	ldr	r3, [r4, #8]
 800471c:	1b9b      	subs	r3, r3, r6
 800471e:	60a3      	str	r3, [r4, #8]
 8004720:	6823      	ldr	r3, [r4, #0]
 8004722:	441e      	add	r6, r3
 8004724:	6026      	str	r6, [r4, #0]
 8004726:	2000      	movs	r0, #0
 8004728:	e7dc      	b.n	80046e4 <__ssputs_r+0x58>
 800472a:	462a      	mov	r2, r5
 800472c:	f000 f93d 	bl	80049aa <_realloc_r>
 8004730:	4606      	mov	r6, r0
 8004732:	2800      	cmp	r0, #0
 8004734:	d1e2      	bne.n	80046fc <__ssputs_r+0x70>
 8004736:	6921      	ldr	r1, [r4, #16]
 8004738:	4650      	mov	r0, sl
 800473a:	f7ff feff 	bl	800453c <_free_r>
 800473e:	e7c8      	b.n	80046d2 <__ssputs_r+0x46>

08004740 <_svfiprintf_r>:
 8004740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004744:	461d      	mov	r5, r3
 8004746:	898b      	ldrh	r3, [r1, #12]
 8004748:	061f      	lsls	r7, r3, #24
 800474a:	b09d      	sub	sp, #116	; 0x74
 800474c:	4680      	mov	r8, r0
 800474e:	460c      	mov	r4, r1
 8004750:	4616      	mov	r6, r2
 8004752:	d50f      	bpl.n	8004774 <_svfiprintf_r+0x34>
 8004754:	690b      	ldr	r3, [r1, #16]
 8004756:	b96b      	cbnz	r3, 8004774 <_svfiprintf_r+0x34>
 8004758:	2140      	movs	r1, #64	; 0x40
 800475a:	f7ff ff3d 	bl	80045d8 <_malloc_r>
 800475e:	6020      	str	r0, [r4, #0]
 8004760:	6120      	str	r0, [r4, #16]
 8004762:	b928      	cbnz	r0, 8004770 <_svfiprintf_r+0x30>
 8004764:	230c      	movs	r3, #12
 8004766:	f8c8 3000 	str.w	r3, [r8]
 800476a:	f04f 30ff 	mov.w	r0, #4294967295
 800476e:	e0c8      	b.n	8004902 <_svfiprintf_r+0x1c2>
 8004770:	2340      	movs	r3, #64	; 0x40
 8004772:	6163      	str	r3, [r4, #20]
 8004774:	2300      	movs	r3, #0
 8004776:	9309      	str	r3, [sp, #36]	; 0x24
 8004778:	2320      	movs	r3, #32
 800477a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800477e:	2330      	movs	r3, #48	; 0x30
 8004780:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004784:	9503      	str	r5, [sp, #12]
 8004786:	f04f 0b01 	mov.w	fp, #1
 800478a:	4637      	mov	r7, r6
 800478c:	463d      	mov	r5, r7
 800478e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004792:	b10b      	cbz	r3, 8004798 <_svfiprintf_r+0x58>
 8004794:	2b25      	cmp	r3, #37	; 0x25
 8004796:	d13e      	bne.n	8004816 <_svfiprintf_r+0xd6>
 8004798:	ebb7 0a06 	subs.w	sl, r7, r6
 800479c:	d00b      	beq.n	80047b6 <_svfiprintf_r+0x76>
 800479e:	4653      	mov	r3, sl
 80047a0:	4632      	mov	r2, r6
 80047a2:	4621      	mov	r1, r4
 80047a4:	4640      	mov	r0, r8
 80047a6:	f7ff ff71 	bl	800468c <__ssputs_r>
 80047aa:	3001      	adds	r0, #1
 80047ac:	f000 80a4 	beq.w	80048f8 <_svfiprintf_r+0x1b8>
 80047b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80047b2:	4453      	add	r3, sl
 80047b4:	9309      	str	r3, [sp, #36]	; 0x24
 80047b6:	783b      	ldrb	r3, [r7, #0]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	f000 809d 	beq.w	80048f8 <_svfiprintf_r+0x1b8>
 80047be:	2300      	movs	r3, #0
 80047c0:	f04f 32ff 	mov.w	r2, #4294967295
 80047c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047c8:	9304      	str	r3, [sp, #16]
 80047ca:	9307      	str	r3, [sp, #28]
 80047cc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80047d0:	931a      	str	r3, [sp, #104]	; 0x68
 80047d2:	462f      	mov	r7, r5
 80047d4:	2205      	movs	r2, #5
 80047d6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80047da:	4850      	ldr	r0, [pc, #320]	; (800491c <_svfiprintf_r+0x1dc>)
 80047dc:	f7fb fd00 	bl	80001e0 <memchr>
 80047e0:	9b04      	ldr	r3, [sp, #16]
 80047e2:	b9d0      	cbnz	r0, 800481a <_svfiprintf_r+0xda>
 80047e4:	06d9      	lsls	r1, r3, #27
 80047e6:	bf44      	itt	mi
 80047e8:	2220      	movmi	r2, #32
 80047ea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80047ee:	071a      	lsls	r2, r3, #28
 80047f0:	bf44      	itt	mi
 80047f2:	222b      	movmi	r2, #43	; 0x2b
 80047f4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80047f8:	782a      	ldrb	r2, [r5, #0]
 80047fa:	2a2a      	cmp	r2, #42	; 0x2a
 80047fc:	d015      	beq.n	800482a <_svfiprintf_r+0xea>
 80047fe:	9a07      	ldr	r2, [sp, #28]
 8004800:	462f      	mov	r7, r5
 8004802:	2000      	movs	r0, #0
 8004804:	250a      	movs	r5, #10
 8004806:	4639      	mov	r1, r7
 8004808:	f811 3b01 	ldrb.w	r3, [r1], #1
 800480c:	3b30      	subs	r3, #48	; 0x30
 800480e:	2b09      	cmp	r3, #9
 8004810:	d94d      	bls.n	80048ae <_svfiprintf_r+0x16e>
 8004812:	b1b8      	cbz	r0, 8004844 <_svfiprintf_r+0x104>
 8004814:	e00f      	b.n	8004836 <_svfiprintf_r+0xf6>
 8004816:	462f      	mov	r7, r5
 8004818:	e7b8      	b.n	800478c <_svfiprintf_r+0x4c>
 800481a:	4a40      	ldr	r2, [pc, #256]	; (800491c <_svfiprintf_r+0x1dc>)
 800481c:	1a80      	subs	r0, r0, r2
 800481e:	fa0b f000 	lsl.w	r0, fp, r0
 8004822:	4318      	orrs	r0, r3
 8004824:	9004      	str	r0, [sp, #16]
 8004826:	463d      	mov	r5, r7
 8004828:	e7d3      	b.n	80047d2 <_svfiprintf_r+0x92>
 800482a:	9a03      	ldr	r2, [sp, #12]
 800482c:	1d11      	adds	r1, r2, #4
 800482e:	6812      	ldr	r2, [r2, #0]
 8004830:	9103      	str	r1, [sp, #12]
 8004832:	2a00      	cmp	r2, #0
 8004834:	db01      	blt.n	800483a <_svfiprintf_r+0xfa>
 8004836:	9207      	str	r2, [sp, #28]
 8004838:	e004      	b.n	8004844 <_svfiprintf_r+0x104>
 800483a:	4252      	negs	r2, r2
 800483c:	f043 0302 	orr.w	r3, r3, #2
 8004840:	9207      	str	r2, [sp, #28]
 8004842:	9304      	str	r3, [sp, #16]
 8004844:	783b      	ldrb	r3, [r7, #0]
 8004846:	2b2e      	cmp	r3, #46	; 0x2e
 8004848:	d10c      	bne.n	8004864 <_svfiprintf_r+0x124>
 800484a:	787b      	ldrb	r3, [r7, #1]
 800484c:	2b2a      	cmp	r3, #42	; 0x2a
 800484e:	d133      	bne.n	80048b8 <_svfiprintf_r+0x178>
 8004850:	9b03      	ldr	r3, [sp, #12]
 8004852:	1d1a      	adds	r2, r3, #4
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	9203      	str	r2, [sp, #12]
 8004858:	2b00      	cmp	r3, #0
 800485a:	bfb8      	it	lt
 800485c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004860:	3702      	adds	r7, #2
 8004862:	9305      	str	r3, [sp, #20]
 8004864:	4d2e      	ldr	r5, [pc, #184]	; (8004920 <_svfiprintf_r+0x1e0>)
 8004866:	7839      	ldrb	r1, [r7, #0]
 8004868:	2203      	movs	r2, #3
 800486a:	4628      	mov	r0, r5
 800486c:	f7fb fcb8 	bl	80001e0 <memchr>
 8004870:	b138      	cbz	r0, 8004882 <_svfiprintf_r+0x142>
 8004872:	2340      	movs	r3, #64	; 0x40
 8004874:	1b40      	subs	r0, r0, r5
 8004876:	fa03 f000 	lsl.w	r0, r3, r0
 800487a:	9b04      	ldr	r3, [sp, #16]
 800487c:	4303      	orrs	r3, r0
 800487e:	3701      	adds	r7, #1
 8004880:	9304      	str	r3, [sp, #16]
 8004882:	7839      	ldrb	r1, [r7, #0]
 8004884:	4827      	ldr	r0, [pc, #156]	; (8004924 <_svfiprintf_r+0x1e4>)
 8004886:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800488a:	2206      	movs	r2, #6
 800488c:	1c7e      	adds	r6, r7, #1
 800488e:	f7fb fca7 	bl	80001e0 <memchr>
 8004892:	2800      	cmp	r0, #0
 8004894:	d038      	beq.n	8004908 <_svfiprintf_r+0x1c8>
 8004896:	4b24      	ldr	r3, [pc, #144]	; (8004928 <_svfiprintf_r+0x1e8>)
 8004898:	bb13      	cbnz	r3, 80048e0 <_svfiprintf_r+0x1a0>
 800489a:	9b03      	ldr	r3, [sp, #12]
 800489c:	3307      	adds	r3, #7
 800489e:	f023 0307 	bic.w	r3, r3, #7
 80048a2:	3308      	adds	r3, #8
 80048a4:	9303      	str	r3, [sp, #12]
 80048a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048a8:	444b      	add	r3, r9
 80048aa:	9309      	str	r3, [sp, #36]	; 0x24
 80048ac:	e76d      	b.n	800478a <_svfiprintf_r+0x4a>
 80048ae:	fb05 3202 	mla	r2, r5, r2, r3
 80048b2:	2001      	movs	r0, #1
 80048b4:	460f      	mov	r7, r1
 80048b6:	e7a6      	b.n	8004806 <_svfiprintf_r+0xc6>
 80048b8:	2300      	movs	r3, #0
 80048ba:	3701      	adds	r7, #1
 80048bc:	9305      	str	r3, [sp, #20]
 80048be:	4619      	mov	r1, r3
 80048c0:	250a      	movs	r5, #10
 80048c2:	4638      	mov	r0, r7
 80048c4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048c8:	3a30      	subs	r2, #48	; 0x30
 80048ca:	2a09      	cmp	r2, #9
 80048cc:	d903      	bls.n	80048d6 <_svfiprintf_r+0x196>
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d0c8      	beq.n	8004864 <_svfiprintf_r+0x124>
 80048d2:	9105      	str	r1, [sp, #20]
 80048d4:	e7c6      	b.n	8004864 <_svfiprintf_r+0x124>
 80048d6:	fb05 2101 	mla	r1, r5, r1, r2
 80048da:	2301      	movs	r3, #1
 80048dc:	4607      	mov	r7, r0
 80048de:	e7f0      	b.n	80048c2 <_svfiprintf_r+0x182>
 80048e0:	ab03      	add	r3, sp, #12
 80048e2:	9300      	str	r3, [sp, #0]
 80048e4:	4622      	mov	r2, r4
 80048e6:	4b11      	ldr	r3, [pc, #68]	; (800492c <_svfiprintf_r+0x1ec>)
 80048e8:	a904      	add	r1, sp, #16
 80048ea:	4640      	mov	r0, r8
 80048ec:	f7fe f8b2 	bl	8002a54 <_printf_float>
 80048f0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80048f4:	4681      	mov	r9, r0
 80048f6:	d1d6      	bne.n	80048a6 <_svfiprintf_r+0x166>
 80048f8:	89a3      	ldrh	r3, [r4, #12]
 80048fa:	065b      	lsls	r3, r3, #25
 80048fc:	f53f af35 	bmi.w	800476a <_svfiprintf_r+0x2a>
 8004900:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004902:	b01d      	add	sp, #116	; 0x74
 8004904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004908:	ab03      	add	r3, sp, #12
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	4622      	mov	r2, r4
 800490e:	4b07      	ldr	r3, [pc, #28]	; (800492c <_svfiprintf_r+0x1ec>)
 8004910:	a904      	add	r1, sp, #16
 8004912:	4640      	mov	r0, r8
 8004914:	f7fe fb54 	bl	8002fc0 <_printf_i>
 8004918:	e7ea      	b.n	80048f0 <_svfiprintf_r+0x1b0>
 800491a:	bf00      	nop
 800491c:	08004bd4 	.word	0x08004bd4
 8004920:	08004bda 	.word	0x08004bda
 8004924:	08004bde 	.word	0x08004bde
 8004928:	08002a55 	.word	0x08002a55
 800492c:	0800468d 	.word	0x0800468d

08004930 <_sbrk_r>:
 8004930:	b538      	push	{r3, r4, r5, lr}
 8004932:	4c06      	ldr	r4, [pc, #24]	; (800494c <_sbrk_r+0x1c>)
 8004934:	2300      	movs	r3, #0
 8004936:	4605      	mov	r5, r0
 8004938:	4608      	mov	r0, r1
 800493a:	6023      	str	r3, [r4, #0]
 800493c:	f7fd fa58 	bl	8001df0 <_sbrk>
 8004940:	1c43      	adds	r3, r0, #1
 8004942:	d102      	bne.n	800494a <_sbrk_r+0x1a>
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	b103      	cbz	r3, 800494a <_sbrk_r+0x1a>
 8004948:	602b      	str	r3, [r5, #0]
 800494a:	bd38      	pop	{r3, r4, r5, pc}
 800494c:	200003ac 	.word	0x200003ac

08004950 <__ascii_mbtowc>:
 8004950:	b082      	sub	sp, #8
 8004952:	b901      	cbnz	r1, 8004956 <__ascii_mbtowc+0x6>
 8004954:	a901      	add	r1, sp, #4
 8004956:	b142      	cbz	r2, 800496a <__ascii_mbtowc+0x1a>
 8004958:	b14b      	cbz	r3, 800496e <__ascii_mbtowc+0x1e>
 800495a:	7813      	ldrb	r3, [r2, #0]
 800495c:	600b      	str	r3, [r1, #0]
 800495e:	7812      	ldrb	r2, [r2, #0]
 8004960:	1c10      	adds	r0, r2, #0
 8004962:	bf18      	it	ne
 8004964:	2001      	movne	r0, #1
 8004966:	b002      	add	sp, #8
 8004968:	4770      	bx	lr
 800496a:	4610      	mov	r0, r2
 800496c:	e7fb      	b.n	8004966 <__ascii_mbtowc+0x16>
 800496e:	f06f 0001 	mvn.w	r0, #1
 8004972:	e7f8      	b.n	8004966 <__ascii_mbtowc+0x16>

08004974 <memmove>:
 8004974:	4288      	cmp	r0, r1
 8004976:	b510      	push	{r4, lr}
 8004978:	eb01 0302 	add.w	r3, r1, r2
 800497c:	d807      	bhi.n	800498e <memmove+0x1a>
 800497e:	1e42      	subs	r2, r0, #1
 8004980:	4299      	cmp	r1, r3
 8004982:	d00a      	beq.n	800499a <memmove+0x26>
 8004984:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004988:	f802 4f01 	strb.w	r4, [r2, #1]!
 800498c:	e7f8      	b.n	8004980 <memmove+0xc>
 800498e:	4283      	cmp	r3, r0
 8004990:	d9f5      	bls.n	800497e <memmove+0xa>
 8004992:	1881      	adds	r1, r0, r2
 8004994:	1ad2      	subs	r2, r2, r3
 8004996:	42d3      	cmn	r3, r2
 8004998:	d100      	bne.n	800499c <memmove+0x28>
 800499a:	bd10      	pop	{r4, pc}
 800499c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80049a4:	e7f7      	b.n	8004996 <memmove+0x22>

080049a6 <__malloc_lock>:
 80049a6:	4770      	bx	lr

080049a8 <__malloc_unlock>:
 80049a8:	4770      	bx	lr

080049aa <_realloc_r>:
 80049aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80049ac:	4607      	mov	r7, r0
 80049ae:	4614      	mov	r4, r2
 80049b0:	460e      	mov	r6, r1
 80049b2:	b921      	cbnz	r1, 80049be <_realloc_r+0x14>
 80049b4:	4611      	mov	r1, r2
 80049b6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80049ba:	f7ff be0d 	b.w	80045d8 <_malloc_r>
 80049be:	b922      	cbnz	r2, 80049ca <_realloc_r+0x20>
 80049c0:	f7ff fdbc 	bl	800453c <_free_r>
 80049c4:	4625      	mov	r5, r4
 80049c6:	4628      	mov	r0, r5
 80049c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049ca:	f000 f821 	bl	8004a10 <_malloc_usable_size_r>
 80049ce:	42a0      	cmp	r0, r4
 80049d0:	d20f      	bcs.n	80049f2 <_realloc_r+0x48>
 80049d2:	4621      	mov	r1, r4
 80049d4:	4638      	mov	r0, r7
 80049d6:	f7ff fdff 	bl	80045d8 <_malloc_r>
 80049da:	4605      	mov	r5, r0
 80049dc:	2800      	cmp	r0, #0
 80049de:	d0f2      	beq.n	80049c6 <_realloc_r+0x1c>
 80049e0:	4631      	mov	r1, r6
 80049e2:	4622      	mov	r2, r4
 80049e4:	f7ff fab6 	bl	8003f54 <memcpy>
 80049e8:	4631      	mov	r1, r6
 80049ea:	4638      	mov	r0, r7
 80049ec:	f7ff fda6 	bl	800453c <_free_r>
 80049f0:	e7e9      	b.n	80049c6 <_realloc_r+0x1c>
 80049f2:	4635      	mov	r5, r6
 80049f4:	e7e7      	b.n	80049c6 <_realloc_r+0x1c>

080049f6 <__ascii_wctomb>:
 80049f6:	b149      	cbz	r1, 8004a0c <__ascii_wctomb+0x16>
 80049f8:	2aff      	cmp	r2, #255	; 0xff
 80049fa:	bf85      	ittet	hi
 80049fc:	238a      	movhi	r3, #138	; 0x8a
 80049fe:	6003      	strhi	r3, [r0, #0]
 8004a00:	700a      	strbls	r2, [r1, #0]
 8004a02:	f04f 30ff 	movhi.w	r0, #4294967295
 8004a06:	bf98      	it	ls
 8004a08:	2001      	movls	r0, #1
 8004a0a:	4770      	bx	lr
 8004a0c:	4608      	mov	r0, r1
 8004a0e:	4770      	bx	lr

08004a10 <_malloc_usable_size_r>:
 8004a10:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a14:	1f18      	subs	r0, r3, #4
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	bfbc      	itt	lt
 8004a1a:	580b      	ldrlt	r3, [r1, r0]
 8004a1c:	18c0      	addlt	r0, r0, r3
 8004a1e:	4770      	bx	lr

08004a20 <_init>:
 8004a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a22:	bf00      	nop
 8004a24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a26:	bc08      	pop	{r3}
 8004a28:	469e      	mov	lr, r3
 8004a2a:	4770      	bx	lr

08004a2c <_fini>:
 8004a2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a2e:	bf00      	nop
 8004a30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a32:	bc08      	pop	{r3}
 8004a34:	469e      	mov	lr, r3
 8004a36:	4770      	bx	lr
