[{"DBLP title": "Exploiting a fast and simple ECC for scaling supply voltage in level-1 caches.", "DBLP authors": ["Gulay Yalcin", "Emrah Islek", "Oyku Tozlu", "Pedro Reviriego", "Adri\u00e1n Cristal", "Osman S. Unsal", "Oguz Ergin"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873660", "OA papers": [{"PaperId": "https://openalex.org/W2021625311", "PaperTitle": "Exploiting a fast and simple ECC for scaling supply voltage in level-1 caches", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Barcelona Supercomputing Center": 3.0, "TOBB University of Economics and Technology": 3.0, "Nebrija University": 1.0}, "Authors": ["Gulay Yalcin", "Eylul Ece Islek", "Oyku Tozlu", "Pedro Reviriego", "Adrian Cristal", "Osman Unsal", "Oguz Ergin"]}]}, {"DBLP title": "Comparative study of defect-tolerant multiplexers for FPGAs.", "DBLP authors": ["Arwa Ben Dhia", "Mariem Slimani", "Lirida A. B. Naviner"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873661", "OA papers": [{"PaperId": "https://openalex.org/W2023055508", "PaperTitle": "Comparative study of defect-tolerant multiplexers for FPGAs", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"T\u00e9l\u00e9com Paris": 3.0}, "Authors": ["Arwa Ben Dhia", "Mariem Slimani", "Lirida Alves de Barros Naviner"]}]}, {"DBLP title": "Online error detection and recovery in dataflow execution.", "DBLP authors": ["Tiago A. O. Alves", "Sandip Kundu", "Leandro A. J. Marzulo", "Felipe Maia Galv\u00e3o Fran\u00e7a"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873679", "OA papers": [{"PaperId": "https://openalex.org/W2025190263", "PaperTitle": "Online error detection and recovery in dataflow execution", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Federal University of Rio de Janeiro": 2.0, "University of Massachusetts Amherst": 1.0, "Rio de Janeiro State University": 1.0}, "Authors": ["Tiago Marcos Alves", "Sandip Kundu", "Leandro A. J. Marzulo", "Felipe M. G. Fran\u00e7a"]}]}, {"DBLP title": "Area-efficient synthesis of fault-secure NoC switches.", "DBLP authors": ["Atefe Dalirsani", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873662", "OA papers": [{"PaperId": "https://openalex.org/W1988226062", "PaperTitle": "Area-efficient synthesis of fault-secure NoC switches", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Stuttgart": 3.0}, "Authors": ["Atefe Dalirsani", "Michael A. Kochte", "Hans-Joachim Wunderlich"]}]}, {"DBLP title": "From an analytic NBTI device model to reliability assessment of complex digital circuits.", "DBLP authors": ["Nasim Pour Aryan", "A. Listl", "Leonhard Hei\u00df", "Cenk Yilmaz", "Georg Georgakos", "Doris Schmitt-Landsiedel"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873666", "OA papers": [{"PaperId": "https://openalex.org/W2081199158", "PaperTitle": "From an analytic NBTI device model to reliability assessment of complex digital circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tech. Univ. Muenchen, Munich, Germany": 5.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["N. Pour Aryan", "A. Listl", "Leonhard Heiss", "Cenk Yilmaz", "Georg Georgakos", "Doris Schmitt-Landsiedel"]}]}, {"DBLP title": "Real-time transient error and induced noise cancellation in linear analog filters using learning-assisted adaptive analog checksums.", "DBLP authors": ["\u00c1lvaro G\u00f3mez-Pau", "Suvadeep Banerjee", "Abhijit Chatterjee"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873667", "OA papers": [{"PaperId": "https://openalex.org/W1999995941", "PaperTitle": "Real-time transient error and induced noise cancellation in linear analog filters using learning-assisted adaptive analog checksums", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Alvaro Gomez-Pau", "Suvadeep Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "Pre-bond testing of weak defects in TSVs.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873668", "OA papers": [{"PaperId": "https://openalex.org/W1994426860", "PaperTitle": "Pre-bond testing of weak defects in TSVs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Daniel Arumi", "Rosa Rodriguez-Montanes", "Joan Figueras"]}]}, {"DBLP title": "Customized cell detector for laser-induced-fault detection.", "DBLP authors": ["Feng Lu", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873669", "OA papers": [{"PaperId": "https://openalex.org/W2017935428", "PaperTitle": "Customized cell detector for laser-induced-fault detection", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"LIRMM, Univ. Montpellier II, Montpellier, France": 4.0}, "Authors": ["Feng Lu", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "Precise fault-injections using voltage and temperature manipulation for differential cryptanalysis.", "DBLP authors": ["Raghavan Kumar", "Philipp Jovanovic", "Ilia Polian"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873670", "OA papers": [{"PaperId": "https://openalex.org/W1977908588", "PaperTitle": "Precise fault-injections using voltage and temperature manipulation for differential cryptanalysis", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Massachusetts Amherst": 1.0, "Universitat Passau, Passau, Bayern, DE": 2.0}, "Authors": ["Raghavan Kumar", "Philipp Jovanovic", "Ilia Polian"]}]}, {"DBLP title": "A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans.", "DBLP authors": ["Sophie Dupuis", "Papa-Sidi Ba", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873671", "OA papers": [{"PaperId": "https://openalex.org/W2083314129", "PaperTitle": "A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans", "Year": 2014, "CitationCount": 162, "EstimatedCitation": 162, "Affiliations": {"University of Montpellier": 2.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 2.5}, "Authors": ["Sophie Dupuis", "Papa-Sidi Ba", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"]}]}, {"DBLP title": "A noise-tolerant master-slave flip-flop.", "DBLP authors": ["Yukiya Miura", "Yoshihiro Ohkawa"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873672", "OA papers": [{"PaperId": "https://openalex.org/W2026229335", "PaperTitle": "A noise-tolerant master-slave flip-flop", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tokyo Metropolitan University": 2.0}, "Authors": ["Yukiya Miura", "Yoshihiro Ohkawa"]}]}, {"DBLP title": "New approaches for synthesis of redundant combinatorial logic for selective fault tolerance.", "DBLP authors": ["Hao Xie", "Li Chen", "Rui Liu", "Adrian Evans", "Dan Alexandrescu", "Shi-Jie Wen", "Rick Wong"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873673", "OA papers": [{"PaperId": "https://openalex.org/W1965103935", "PaperTitle": "New approaches for synthesis of redundant combinatorial logic for selective fault tolerance", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Saskatchewan": 3.0, "iROC Technol. Grenoble, Grenoble, France": 2.0, "Cisco Syst. San Jose, San Jose, CA, USA": 2.0}, "Authors": ["Hao Xie", "Li Chen", "Rui Liu", "Adrian Evans", "Dan Alexandrescu", "Shi-Jie Wen", "Rick Wong"]}]}, {"DBLP title": "A placement strategy for reducing the effects of multiple faults in digital circuits.", "DBLP authors": ["Samuel N. Pagliarini", "Dhiraj K. Pradhan"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873674", "OA papers": [{"PaperId": "https://openalex.org/W2021758419", "PaperTitle": "A placement strategy for reducing the effects of multiple faults in digital circuits", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bristol": 2.0}, "Authors": ["Samuel Pagliarini", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "Cost-efficient of a cluster in a mesh SRAM-based FPGA.", "DBLP authors": ["Saif-Ur Rehman", "Mounir Benabdenbi", "Lorena Anghel"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873675", "OA papers": [{"PaperId": "https://openalex.org/W1989069668", "PaperTitle": "Cost-efficient of a cluster in a mesh SRAM-based FPGA", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Grenoble Alpes University": 1.5, "Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.5}, "Authors": ["Saif Ur Rehman", "Mounir Benabdenbi", "Lorena Anghel"]}]}, {"DBLP title": "Towards low-cost fault detection strategy of FPGA configuration memory in real-time systems.", "DBLP authors": ["Michael Frischke", "Andreas J. Rohatschek", "Walter Stechele"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873676", "OA papers": [{"PaperId": "https://openalex.org/W2062450305", "PaperTitle": "Towards low-cost fault detection strategy of FPGA configuration memory in real-time systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Robert Bosch (Germany)": 2.0, "Inst. for Integrated Syst., Tech. Univ. Muenchen, Muenchen, Germany": 1.0}, "Authors": ["Michael Frischke", "Andreas J. Rohatschek", "Walter Stechele"]}]}, {"DBLP title": "A novel methodology to increase fault tolerance in autonomous FPGA-based systems.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta", "Alessandro Vallero"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873677", "OA papers": [{"PaperId": "https://openalex.org/W2052933584", "PaperTitle": "A novel methodology to increase fault tolerance in autonomous FPGA-based systems", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Polytechnic University of Turin": 6.0}, "Authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta", "Alessandro Vallero"]}]}, {"DBLP title": "Improved circuitry for soft error correction in combinational logic in pipelined designs.", "DBLP authors": ["Milos Krstic", "Stefan Weidling", "Vladimir Petrovic", "Michael G\u00f6ssel"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873678", "OA papers": [{"PaperId": "https://openalex.org/W2063144194", "PaperTitle": "Improved circuitry for soft error correction in combinational logic in pipelined designs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Institut f\u00fcr Solartechnologien (Germany)": 2.0, "University of Potsdam": 2.0}, "Authors": ["Milos Krstic", "Stefan Weidling", "Vladimir Petrovic", "Michael Goessel"]}]}, {"DBLP title": "A new solution to on-line detection of Control Flow Errors.", "DBLP authors": ["Boyang Du", "Matteo Sonza Reorda", "Luca Sterpone", "Luis Parra", "Marta Portela-Garc\u00eda", "Almudena Lindoso", "Luis Entrena"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873680", "OA papers": [{"PaperId": "https://openalex.org/W2100229956", "PaperTitle": "A new solution to on-line detection of Control Flow Errors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Polytechnic University of Turin": 3.0, "Carlos III University of Madrid": 4.0}, "Authors": ["Boyang Du", "Matteo Sonza Reorda", "Luca Sterpone", "Luis E. Parra", "Marta Portela-Garcia", "Almudena Lindoso", "Luis Entrena"]}]}, {"DBLP title": "Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs.", "DBLP authors": ["Marco Desogus", "Luca Sterpone", "David Merodio Codinachs"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873681", "OA papers": [{"PaperId": "https://openalex.org/W2078707653", "PaperTitle": "Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Polytechnic University of Turin": 2.0, "European Space Research and Technology Centre": 1.0}, "Authors": ["Marco Desogus", "Luca Sterpone", "David Merodio Codinachs"]}]}, {"DBLP title": "Modified DEC BCH codes for parallel correction of 3-bit errors comprising a pair of adjacent errors.", "DBLP authors": ["Christian Badack", "Thomas Kern", "Michael G\u00f6ssel"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873682", "OA papers": [{"PaperId": "https://openalex.org/W2066128007", "PaperTitle": "Modified DEC BCH codes for parallel correction of 3-bit errors comprising a pair of adjacent errors", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Potsdam": 2.0, "Infineon Technologies (Germany)": 1.0}, "Authors": ["Christian Badack", "Thomas Kern", "Michael G\u00f6ssel"]}]}, {"DBLP title": "Double node charge sharing SEU tolerant latch design.", "DBLP authors": ["Katerina Katsarou", "Yiorgos Tsiatouhas"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873683", "OA papers": [{"PaperId": "https://openalex.org/W1968055202", "PaperTitle": "Double node charge sharing SEU tolerant latch design", "Year": 2014, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Ioannina": 2.0}, "Authors": ["Katerina Katsarou", "Yiorgos Tsiatouhas"]}]}, {"DBLP title": "Improving the significance of probabilistic circuit fault emulations.", "DBLP authors": ["David May", "Walter Stechele"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873684", "OA papers": [{"PaperId": "https://openalex.org/W2059557268", "PaperTitle": "Improving the significance of probabilistic circuit fault emulations", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tech. Univ. Munchen, Mu\u0308nchen, Germany": 2.0}, "Authors": ["David C. May", "Walter Stechele"]}]}, {"DBLP title": "Error masking with approximate logic circuits using dynamic probability estimations.", "DBLP authors": ["Antonio Sanchez-Clemente", "Luis Entrena", "Mario Garc\u00eda-Valderas"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873685", "OA papers": [{"PaperId": "https://openalex.org/W2053850205", "PaperTitle": "Error masking with approximate logic circuits using dynamic probability estimations", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Carlos III University of Madrid": 3.0}, "Authors": ["Antonio Sanchez-Clemente", "Luis Entrena", "Mario Garcia-Valderas"]}]}, {"DBLP title": "Versatile architecture-level fault injection framework for reliability evaluation: A first report.", "DBLP authors": ["Nikos Foutris", "Manolis Kaliorakis", "Sotiris Tselonis", "Dimitris Gizopoulos"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873686", "OA papers": [{"PaperId": "https://openalex.org/W2164309976", "PaperTitle": "Versatile architecture-level fault injection framework for reliability evaluation: A first report", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"National and Kapodistrian University of Athens": 4.0}, "Authors": ["Nikos Foutris", "Manolis Kaliorakis", "Sotiris Tselonis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Framework for economical error recovery in embedded cores.", "DBLP authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873687", "OA papers": [{"PaperId": "https://openalex.org/W2053320521", "PaperTitle": "Framework for economical error recovery in embedded cores", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0, "Intel (United States)": 2.0}, "Authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"]}]}, {"DBLP title": "Power-aware optimization of software-based self-test for L1 caches in microprocessors.", "DBLP authors": ["George Theodorou", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873688", "OA papers": [{"PaperId": "https://openalex.org/W2028705672", "PaperTitle": "Power-aware optimization of software-based self-test for L1 caches in microprocessors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National and Kapodistrian University of Athens": 4.0}, "Authors": ["George Theodorou", "N. Kranitis", "Antonis Paschalis", "Dimitris Gizopoulos"]}]}, {"DBLP title": "Flip-flop selection for in-situ slack-time monitoring based on the activation probability of timing-critical paths.", "DBLP authors": ["S\u00e9bastien Sarrazin", "Samuel Evain", "Ivan Miro Panades", "Lirida Alves de Barros Naviner", "Valentin Gherman"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873689", "OA papers": [{"PaperId": "https://openalex.org/W1966444522", "PaperTitle": "Flip-Flop Selection for In-Situ Slack-Time Monitoring based on the Activation Probability of Timing-Critical Paths", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"CEA LIST": 3.0, "CEA Grenoble": 0.5, "CEA LETI": 0.5, "T\u00e9l\u00e9com Paris": 1.0}, "Authors": ["Sebastien Sarrazin", "Samuel Evain", "Ivan Miro-Panades", "Lirida Alves de Barros Naviner", "Valentin Gherman"]}]}, {"DBLP title": "Multivariate outlier modeling for capturing customer returns - How simple it can be.", "DBLP authors": ["Jeff Tikkanen", "Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873663", "OA papers": [{"PaperId": "https://openalex.org/W2148067052", "PaperTitle": "Multivariate outlier modeling for capturing customer returns &#x2014; How simple it can be", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jeff Tikkanen", "Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"]}]}, {"DBLP title": "Fault injection and fault handling: An MPSoC demonstrator using IEEE P1687.", "DBLP authors": ["Kim Peters\u00e9n", "Dimitar Nikolov", "Urban Ingelsson", "Gunnar Carlsson", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873664", "OA papers": [{"PaperId": "https://openalex.org/W2085688425", "PaperTitle": "Fault injection and fault handling: An MPSoC demonstrator using IEEE P1687", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Ericsson (Sweden)": 2.0, "Lund University": 3.0, "Semcon (Sweden)": 1.0}, "Authors": ["Kim H\u00f8rslev Petersen", "Dimitar B. Nikolov", "Urban Ingelsson", "Gunnar E. Carlsson", "Farrokh Ghani Zadegan", "Erik G. Larsson"]}]}, {"DBLP title": "Permanent faults on LIN networks: On-line test generation.", "DBLP authors": ["Anna Vaskova", "Marta Portela-Garc\u00eda", "Mario Garc\u00eda-Valderas", "Celia L\u00f3pez-Ongil", "Matteo Sonza Reorda"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873665", "OA papers": [{"PaperId": "https://openalex.org/W2049179101", "PaperTitle": "Permanent faults on LIN networks: On-line test generation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Carlos III University of Madrid": 4.0, "Polytechnic University of Turin": 1.0}, "Authors": ["Anna Vaskova", "Marta Portela-Garcia", "Mario Garcia-Valderas", "Celia Lopez-Ongil", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Early assessment of SEU sensitivity through untestable fault identification.", "DBLP authors": ["Luca Cassano", "Hip\u00f3lito Guzm\u00e1n-Miranda", "Miguel A. Aguirre"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873692", "OA papers": [{"PaperId": "https://openalex.org/W2047616497", "PaperTitle": "Early assessment of SEU sensitivity through untestable fault identification", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Politecnico di Milano": 1.0, "University of Seville": 2.0}, "Authors": ["Luca Cassano", "H. Guzman-Miranda", "Miguel Aguirre"]}]}, {"DBLP title": "Timing for virtual TMR in logic circuits.", "DBLP authors": ["Sebastian M\u00fcller", "Tobias Koal", "Mario Sch\u00f6lzel", "Heinrich Theodor Vierhaus"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873693", "OA papers": [{"PaperId": "https://openalex.org/W1987764851", "PaperTitle": "Timing for virtual TMR in logic circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Brandenburg University of Technology Cottbus-Senftenberg": 4.0}, "Authors": ["Sebastian M\u00fcller", "Tobias Koal", "Mario Scholzel", "Heinrich Theodor Vierhaus"]}]}, {"DBLP title": "Preliminary results of SEU fault-injection on multicore processors in AMP mode.", "DBLP authors": ["Vanessa Vargas", "Pablo Ramos", "Wassim Mansour", "Raoul Velazco", "Nacer-Eddine Zergainoh", "Jean-Fran\u00e7ois M\u00e9haut"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873694", "OA papers": [{"PaperId": "https://openalex.org/W2021941837", "PaperTitle": "Preliminary results of SEU fault-injection on multicore processors in AMP mode", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 5.0, "LIG Labs., Univ. of Grenoble-Alpes, Grenoble, France": 1.0}, "Authors": ["Vanessa N. Vargas", "Pablo Ramos", "Wassim Mansour", "Raoul Velazco", "Nacer-Edinne Zergainoh", "Jean-Fran\u00e7ois M\u00e9haut"]}]}, {"DBLP title": "Effect of ionizing radiation on TRNGs for safe telecommunications: Robustness and randomness.", "DBLP authors": ["Honorio Mart\u00edn", "Anna Vaskova", "Celia L\u00f3pez-Ongil", "Enrique San Mill\u00e1n", "Marta Portela-Garc\u00eda"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873697", "OA papers": [{"PaperId": "https://openalex.org/W2166803613", "PaperTitle": "Effect of ionizing radiation on TRNGs for safe telecommunications: Robustness and randomness", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Carlos III University of Madrid": 5.0}, "Authors": ["Honorio Martin", "Anna Vaskova", "Celia Lopez-Ongil", "E. San Millan", "Marta Portela-Garcia"]}]}, {"DBLP title": "An innovative standard cells remapping method for in-circuit critical parameters monitoring.", "DBLP authors": ["Loic Welter", "Philippe Dreux", "Hassen Aziza", "Jean-Michel Portal"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873698", "OA papers": [{"PaperId": "https://openalex.org/W2162899551", "PaperTitle": "An innovative standard cells remapping method for in-circuit critical parameters monitoring", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (France)": 2.0, "Ch\u00e2teau Gombert": 1.0, "Institut des Mat\u00e9riaux, de Micro\u00e9lectronique et des Nanosciences de Provence": 1.0}, "Authors": ["Loic Welter", "Philippe Dreux", "Hassen Aziza", "Jean-Michel Portal"]}]}, {"DBLP title": "Multi-abstraction level signature generation and comparison based on radiation single event upset.", "DBLP authors": ["Christelle Hobeika", "Simon Pichette", "M. A. Leonard", "Claude Thibeault", "Jean-Fran\u00e7ois Boland", "Yves Audet"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873700", "OA papers": [{"PaperId": "https://openalex.org/W2056851175", "PaperTitle": "Multi-abstraction level signature generation and comparison based on radiation single event upset", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole de Technologie Sup\u00e9rieure": 5.0, "Polytechnique Montr\u00e9al": 1.0}, "Authors": ["Christelle Hobeika", "Simon Pichette", "Mark Leonard", "Claude Thibeault", "Jean-Fran\u00e7ois Boland", "Yves Audet"]}]}, {"DBLP title": "Managing SER costs of complex systems through Linear Programming.", "DBLP authors": ["Dan Alexandrescu", "Nematollah Bidokhti", "Andy Yu", "Adrian Evans", "Enrico Costenaro"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873701", "OA papers": [{"PaperId": "https://openalex.org/W2062955866", "PaperTitle": "Managing SER costs of complex systems through Linear Programming", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IRoC Technol., Grenoble, France": 3.0, "Cisco Systems (United States)": 2.0}, "Authors": ["Dan Alexandrescu", "Nematollah Bidokhti", "Andy Yu", "Adrian Evans", "Enrico Costenaro"]}]}, {"DBLP title": "Dependable reconfigurable space systems: Challenges, new trends and case studies.", "DBLP authors": ["Antonis M. Paschalis", "Harald Michalik", "Nektarios Kranitis", "Celia L\u00f3pez-Ongil", "Pedro Reviriego Vasallo"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873703", "OA papers": [{"PaperId": "https://openalex.org/W2085162454", "PaperTitle": "Dependable reconfigurable space systems: Challenges, new trends and case studies", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National and Kapodistrian University of Athens": 2.0, "Technische Universit\u00e4t Braunschweig": 1.0, "Carlos III University of Madrid": 1.0, "Nebrija University": 1.0}, "Authors": ["Antonis Paschalis", "Harald Michalik", "N. Kranitis", "Celia Lopez-Ongil", "Pedro Reviriego Vasallo"]}]}, {"DBLP title": "Cross-layer early reliability evaluation: Challenges and promises.", "DBLP authors": ["Stefano Di Carlo", "Alessandro Vallero", "Dimitris Gizopoulos", "Giorgio Di Natale", "Antonio Gonz\u00e1lez", "Ramon Canal", "Riccardo Mariani", "M. Pipponzi", "Arnaud Grasset", "Philippe Bonnot", "Frank Reichenbach", "Gulzaib Rafiq", "Trond Loekstad"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873704", "OA papers": [{"PaperId": "https://openalex.org/W1995356127", "PaperTitle": "Cross-layer early reliability evaluation: Challenges and promises", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnic University of Turin": 2.0, "National and Kapodistrian University of Athens": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "UPC, Spain": 2.0, "Yogitech": 2.0, "Thales (France)": 2.0, "ABB (Norway)": 3.0}, "Authors": ["Stefano Di Carlo", "Alessandro Vallero", "Dimitris Gizopoulos", "Giorgio Di Natale", "Anthony H. Gonzalez", "Ramon Canal", "R. Mariani", "M. Pipponzi", "Grasset A", "F. Bonnot", "Frank Reichenbach", "Gulzaib Rafiq", "T. Loekstad"]}]}, {"DBLP title": "Solutions for the self-adaptation of communicating systems in operation.", "DBLP authors": ["Martin Andraud", "Anthony Deluthault", "Mouhamadou Dieng", "Florence Aza\u00efs", "Serge Bernard", "Philippe Cauvet", "Mariane Comte", "Thibault Kervaon", "Vincent Kerzerho", "Salvador Mir", "Paul-Henri Pugliesi-Conti", "Michel Renovell", "Fabien Soulier", "Emmanuel Simeu", "Haralampos-G. D. Stratigopoulos"], "year": 2014, "doi": "https://doi.org/10.1109/IOLTS.2014.6873705", "OA papers": [{"PaperId": "https://openalex.org/W2075394256", "PaperTitle": "Solutions for the self-adaptation of communicating systems in operation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 1.0, "NXP Semicond. Caen, Colombelles, France": 2.0}, "Authors": ["Martin Andraud", "Anthony Deluthault", "Mouhamadou Dieng", "Florence Aza\u00efs", "Serge Bernard", "Philippe Cauvet", "Mariane Comte", "Thibault Kervaon", "Vincent Kerz\u00e9rho", "Salvador Mir", "Paul-Henri Pugliesi-Conti", "Michel Renovell", "Fabien Soulier", "Emmanuel Simeu", "Haralampos-G. Stratigopoulos"]}]}]