

================================================================
== Vivado HLS Report for 'biquad'
================================================================
* Date:           Tue Apr 23 23:39:12 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        biquad
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   25|    2|   26|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      12|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     11|     861|    1715|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     302|
|Register         |        -|      -|     579|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     11|    1440|    2029|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |biquad_CTRL_BUS_s_axi_U  |biquad_CTRL_BUS_s_axi  |        0|      0|  227|  362|
    |biquad_faddfsub_3bkb_U1  |biquad_faddfsub_3bkb   |        0|      2|  205|  390|
    |biquad_fmul_32ns_cud_U2  |biquad_fmul_32ns_cud   |        0|      3|  143|  321|
    |biquad_fmul_32ns_cud_U3  |biquad_fmul_32ns_cud   |        0|      3|  143|  321|
    |biquad_fmul_32ns_cud_U4  |biquad_fmul_32ns_cud   |        0|      3|  143|  321|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        0|     11|  861| 1715|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state26_io     |    and   |      0|  0|   2|           1|           1|
    |in_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |in_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |out_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |in_V_0_state_cmp_full   |   icmp   |      0|  0|   1|           2|           1|
    |out_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|  12|           9|           7|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  125|         27|    1|         27|
    |grp_fu_105_opcode  |   15|          3|    2|          6|
    |grp_fu_105_p0      |   15|          3|   32|         96|
    |grp_fu_105_p1      |   21|          4|   32|        128|
    |grp_fu_110_p0      |   15|          3|   32|         96|
    |grp_fu_110_p1      |   15|          3|   32|         96|
    |grp_fu_115_p0      |   15|          3|   32|         96|
    |grp_fu_115_p1      |   15|          3|   32|         96|
    |in_V_0_data_out    |    9|          2|   32|         64|
    |in_V_0_state       |   15|          3|    2|          6|
    |in_V_TDATA_blk_n   |    9|          2|    1|          2|
    |out_V_1_data_out   |    9|          2|   32|         64|
    |out_V_1_state      |   15|          3|    2|          6|
    |out_V_TDATA_blk_n  |    9|          2|    1|          2|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  302|         63|  265|        785|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a1_read_reg_208              |  32|   0|   32|          0|
    |a2_read_reg_203              |  32|   0|   32|          0|
    |ap_CS_fsm                    |  26|   0|   26|          0|
    |b0_read_reg_198              |  32|   0|   32|          0|
    |b1_read_reg_193              |  32|   0|   32|          0|
    |b2_read_reg_188              |  32|   0|   32|          0|
    |in_V_0_payload_A             |  32|   0|   32|          0|
    |in_V_0_payload_B             |  32|   0|   32|          0|
    |in_V_0_sel_rd                |   1|   0|    1|          0|
    |in_V_0_sel_wr                |   1|   0|    1|          0|
    |in_V_0_state                 |   2|   0|    2|          0|
    |out_V_1_payload_A            |  32|   0|   32|          0|
    |out_V_1_payload_B            |  32|   0|   32|          0|
    |out_V_1_sel_rd               |   1|   0|    1|          0|
    |out_V_1_sel_wr               |   1|   0|    1|          0|
    |out_V_1_state                |   2|   0|    2|          0|
    |reg_123                      |  32|   0|   32|          0|
    |reg_129                      |  32|   0|   32|          0|
    |reg_134                      |  32|   0|   32|          0|
    |tmp_9_reg_228                |  32|   0|   32|          0|
    |user_writing_V_read_reg_184  |   1|   0|    1|          0|
    |x1                           |  32|   0|   32|          0|
    |x2                           |  32|   0|   32|          0|
    |y1                           |  32|   0|   32|          0|
    |y2                           |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 579|   0|  579|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    6|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |    biquad    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    biquad    | return value |
|in_V_TDATA              |  in |   32|     axis     |     in_V     |    pointer   |
|in_V_TVALID             |  in |    1|     axis     |     in_V     |    pointer   |
|in_V_TREADY             | out |    1|     axis     |     in_V     |    pointer   |
|out_V_TDATA             | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID            | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY            |  in |    1|     axis     |     out_V    |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

