// SPDX-License-Identifier: Apache-2.0

#include "cachegen_kernels.h"
#include "dcmi_management.h"
#include "managed_mem.h"
#include "mem_alloc.h"
#include "mem_kernels.h"
#include "pos_kernels.h"
#include <iostream>
#include <pybind11/pybind11.h>
#include <pybind11/stl.h>
#include <torch/csrc/autograd/python_variable.h>
#include <torch/torch.h>

namespace py = pybind11;

std::vector<torch::Tensor> normalize_kv_caches(const py::object &input) {
  if (THPVariable_Check(input.ptr())) {
    return {input.cast<torch::Tensor>()};
  } else if (py::isinstance<py::tuple>(input)) {
    return input.cast<std::vector<torch::Tensor>>();
  } else {
    throw std::runtime_error(
        "vllm_kv_caches must be a Tensor or a tuple of Tensors");
  }
}

void single_layer_kv_transfer_wrapper(
    torch::Tensor &lmc_key_value_cache, const py::object &vllm_kv_caches_obj,
    torch::Tensor &slot_mapping, bool direction, int kvcache_format_raw,
    bool token_major, bool vllm_two_major, int64_t k_hidden_dims = 0,
    int64_t v_hidden_dims = 0, int64_t dsa_hidden_dims = 0) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  single_layer_kv_transfer(lmc_key_value_cache, vllm_kv_caches, slot_mapping,
                           direction, kvcache_format_raw, token_major,
                           vllm_two_major, k_hidden_dims, v_hidden_dims,
                           dsa_hidden_dims);
}

void batched_fused_single_layer_kv_transfer_wrapper(
    std::vector<torch::Tensor> &lmc_tensors, torch::Tensor &staging_cache,
    const py::object &vllm_kv_caches_obj, torch::Tensor &slot_mapping_full,
    std::vector<int64_t> &chunk_offsets, std::vector<int64_t> &chunk_sizes,
    bool direction, int kvcache_format_raw, bool token_major,
    bool vllm_two_major, int64_t k_hidden_dims = 0, int64_t v_hidden_dims = 0,
    int64_t dsa_hidden_dims = 0) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  batched_fused_single_layer_kv_transfer(
      lmc_tensors, staging_cache, vllm_kv_caches, slot_mapping_full,
      chunk_offsets, chunk_sizes, direction, kvcache_format_raw, token_major,
      vllm_two_major, k_hidden_dims, v_hidden_dims, dsa_hidden_dims);
}

void sparse_single_layer_kv_transfer_wrapper(
    torch::Tensor &lmc_key_value_cache, const py::object &vllm_kv_caches_obj,
    torch::Tensor &slot_mapping_packed, torch::Tensor &selected_token_idx,
    int kvcache_format_raw, bool token_major, bool vllm_two_major,
    int64_t k_hidden_dims = 0, int64_t v_hidden_dims = 0,
    int64_t dsa_hidden_dims = 0) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  sparse_single_layer_kv_transfer(lmc_key_value_cache, vllm_kv_caches,
                                  slot_mapping_packed, selected_token_idx,
                                  kvcache_format_raw, token_major,
                                  vllm_two_major, k_hidden_dims, v_hidden_dims,
                                  dsa_hidden_dims);
}

void batched_fused_sparse_single_layer_kv_transfer_wrapper(
    std::vector<torch::Tensor> &lmc_tensors, torch::Tensor &staging_cache,
    const py::object &vllm_kv_caches_obj, torch::Tensor &slot_mapping_packed,
    torch::Tensor &selected_token_idx, std::vector<int64_t> &chunk_offsets,
    std::vector<int64_t> &chunk_sizes, int kvcache_format_raw, bool token_major,
    bool vllm_two_major, int64_t k_hidden_dims = 0, int64_t v_hidden_dims = 0,
    int64_t dsa_hidden_dims = 0,
    c10::optional<torch::Tensor> sparse_indices_cpu = c10::nullopt) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  batched_fused_sparse_single_layer_kv_transfer(
      lmc_tensors, staging_cache, vllm_kv_caches, slot_mapping_packed,
      selected_token_idx, chunk_offsets, chunk_sizes, kvcache_format_raw,
      token_major, vllm_two_major, k_hidden_dims, v_hidden_dims,
      dsa_hidden_dims, sparse_indices_cpu);
}

void sparse_mla_dsa_batched_direct_kv_transfer_wrapper(
    std::vector<torch::Tensor> &lmc_tensors, const py::object &vllm_kv_caches_obj,
    torch::Tensor &slot_mapping_packed, torch::Tensor &selected_token_idx,
    int64_t chunk_size, int64_t total_tokens, int kvcache_format_raw,
    bool token_major, bool vllm_two_major, int64_t k_hidden_dims = 0,
    int64_t v_hidden_dims = 0, int64_t dsa_hidden_dims = 0,
    bool lmc_host_interleaved = false,
    const c10::optional<torch::Tensor> &chunk_ptrs_npu = c10::nullopt,
    const c10::optional<torch::Tensor> &selected_token_counts = c10::nullopt) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  sparse_mla_dsa_batched_direct_kv_transfer(
      lmc_tensors, vllm_kv_caches, slot_mapping_packed, selected_token_idx,
      chunk_size, total_tokens, kvcache_format_raw, token_major, vllm_two_major,
      k_hidden_dims, v_hidden_dims, dsa_hidden_dims, lmc_host_interleaved,
      chunk_ptrs_npu, selected_token_counts);
}

SparseDirectLayerState prepare_sparse_direct_layer_state_wrapper(
    torch::Tensor &lmc_layout_sample, const py::object &vllm_kv_caches_obj,
    torch::Tensor &slot_mapping_ref, bool token_major, bool vllm_two_major,
    int kvcache_format_raw, int64_t k_hidden_dims, int64_t v_hidden_dims,
    int64_t dsa_hidden_dims, int32_t lmc_num_tokens) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  return prepare_sparse_direct_layer_state(
      lmc_layout_sample, vllm_kv_caches, slot_mapping_ref, token_major,
      vllm_two_major, kvcache_format_raw, k_hidden_dims, v_hidden_dims,
      dsa_hidden_dims, lmc_num_tokens);
}

SparseDirectDestinationState prepare_sparse_direct_destination_state_wrapper(
    const py::object &vllm_kv_caches_obj, const torch::Tensor &slot_mapping_ref,
    int kvcache_format_raw, int64_t k_hidden_dims, int64_t v_hidden_dims,
    int64_t dsa_hidden_dims) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  return prepare_sparse_direct_destination_state(
      vllm_kv_caches, slot_mapping_ref.scalar_type(), kvcache_format_raw,
      k_hidden_dims, v_hidden_dims, dsa_hidden_dims);
}

void sparse_mla_dsa_batched_direct_kv_transfer_fast_wrapper(
    SparseDirectLayerState &layer_state, torch::Tensor &slot_mapping_packed,
    torch::Tensor &selected_token_idx, torch::Tensor &chunk_ptrs_npu,
    int64_t chunk_size, int64_t total_tokens, bool lmc_host_interleaved,
    bool validate_inputs,
    const c10::optional<torch::Tensor> &selected_token_counts = c10::nullopt) {
  sparse_mla_dsa_batched_direct_kv_transfer_fast(
      layer_state, slot_mapping_packed, selected_token_idx, chunk_ptrs_npu,
      chunk_size, total_tokens, lmc_host_interleaved, validate_inputs,
      selected_token_counts);
}

void sparse_mla_dsa_batched_direct_kv_transfer_prepared_wrapper(
    const SparseDirectDestinationState &destination_state,
    torch::Tensor &slot_mapping_packed, torch::Tensor &selected_token_idx,
    torch::Tensor &chunk_ptrs_npu, int64_t chunk_size, int64_t total_tokens,
    bool lmc_host_interleaved,
    const c10::optional<torch::Tensor> &selected_token_counts = c10::nullopt,
    int64_t diagnostic_layer_id = -1) {
  sparse_mla_dsa_batched_direct_kv_transfer_prepared(
      destination_state, slot_mapping_packed, selected_token_idx,
      chunk_ptrs_npu, chunk_size, total_tokens, lmc_host_interleaved,
      selected_token_counts, diagnostic_layer_id);
}

void dense_mla_dsa_batched_direct_kv_transfer_wrapper(
    std::vector<torch::Tensor> &lmc_tensors, const py::object &vllm_kv_caches_obj,
    torch::Tensor &slot_mapping_full, torch::Tensor &chunk_offsets_npu,
    torch::Tensor &chunk_sizes_npu, int64_t total_tokens,
    int kvcache_format_raw, bool token_major, bool vllm_two_major,
    int64_t k_hidden_dims = 0, int64_t v_hidden_dims = 0,
    int64_t dsa_hidden_dims = 0, bool lmc_host_interleaved = false,
    bool direction = false,
    const c10::optional<torch::Tensor> &chunk_ptrs_npu = c10::nullopt,
    int64_t fixed_chunk_size = 0) {
  auto vllm_kv_caches = normalize_kv_caches(vllm_kv_caches_obj);
  dense_mla_dsa_batched_direct_kv_transfer(
      lmc_tensors, vllm_kv_caches, slot_mapping_full, chunk_offsets_npu,
      chunk_sizes_npu, total_tokens, kvcache_format_raw, token_major,
      vllm_two_major, k_hidden_dims, v_hidden_dims, dsa_hidden_dims,
      lmc_host_interleaved, direction, chunk_ptrs_npu, fixed_chunk_size);
}

void dense_mla_dsa_batched_direct_kv_transfer_fast_wrapper(
    SparseDirectLayerState &layer_state, torch::Tensor &slot_mapping_full,
    torch::Tensor &chunk_ptrs_npu, torch::Tensor &chunk_offsets_npu,
    torch::Tensor &chunk_sizes_npu, int64_t total_tokens,
    bool lmc_host_interleaved, bool direction, bool validate_inputs,
    int64_t fixed_chunk_size = 0) {
  dense_mla_dsa_batched_direct_kv_transfer_fast(
      layer_state, slot_mapping_full, chunk_ptrs_npu, chunk_offsets_npu,
      chunk_sizes_npu, total_tokens, lmc_host_interleaved, direction,
      validate_inputs, fixed_chunk_size);
}

py::tuple dense_mla_dsa_group_direct_kv_transfer_fast_wrapper(
    const py::sequence &layer_state_objects,
    const py::sequence &layer_tensor_objects, torch::Tensor &slot_mapping_full,
    torch::Tensor &chunk_offsets_npu, torch::Tensor &chunk_sizes_npu,
    int64_t total_tokens, bool lmc_host_interleaved, bool direction,
    bool validate_inputs, int64_t fixed_chunk_size = 0) {
  std::vector<SparseDirectLayerState> layer_states;
  layer_states.reserve(py::len(layer_state_objects));
  for (const py::handle layer_state_object : layer_state_objects) {
    layer_states.push_back(py::cast<SparseDirectLayerState &>(layer_state_object));
  }
  TORCH_CHECK(!layer_states.empty(), "layer_states must not be empty.");
  TORCH_CHECK(static_cast<size_t>(py::len(layer_tensor_objects)) ==
                  layer_states.size(),
              "layer tensor rows must match layer states.");

  std::vector<std::vector<int64_t>> host_pointer_rows;
  std::vector<int64_t> flat_host_pointers;
  host_pointer_rows.reserve(layer_states.size());
  int64_t num_chunks = -1;
  for (size_t layer_id = 0; layer_id < layer_states.size(); ++layer_id) {
    const py::sequence layer_tensors =
        py::reinterpret_borrow<py::sequence>(layer_tensor_objects[layer_id]);
    if (num_chunks < 0) {
      num_chunks = py::len(layer_tensors);
      TORCH_CHECK(num_chunks > 0,
                  "each group store layer must contain at least one chunk.");
      flat_host_pointers.reserve(layer_states.size() * num_chunks);
    }
    TORCH_CHECK(py::len(layer_tensors) == num_chunks,
                "all group store layers must have the same chunk count.");
    std::vector<int64_t> pointer_row;
    pointer_row.reserve(num_chunks);
    for (int64_t chunk_id = 0; chunk_id < num_chunks; ++chunk_id) {
      torch::Tensor tensor = layer_tensors[chunk_id].cast<torch::Tensor>();
      TORCH_CHECK(tensor.device().is_cpu(),
                  "group direct store requires CPU destination tensors.");
      void *device_ptr = get_device_ptr(tensor.data_ptr());
      TORCH_CHECK(device_ptr != nullptr,
                  "group direct store destination tensor is not registered: "
                  "layer=", layer_id, ", chunk=", chunk_id);
      const int64_t pointer_value = reinterpret_cast<int64_t>(device_ptr);
      pointer_row.push_back(pointer_value);
      flat_host_pointers.push_back(pointer_value);
    }
    host_pointer_rows.push_back(std::move(pointer_row));
  }

  auto pointer_options =
      slot_mapping_full.options().dtype(at::ScalarType::Long);
  torch::Tensor layer_chunk_ptrs_npu =
      torch::tensor(flat_host_pointers, pointer_options)
          .reshape({static_cast<int64_t>(layer_states.size()), num_chunks});
  dense_mla_dsa_group_direct_kv_transfer_fast(
      layer_states, slot_mapping_full, layer_chunk_ptrs_npu,
      chunk_offsets_npu, chunk_sizes_npu, total_tokens,
      lmc_host_interleaved, direction, validate_inputs, fixed_chunk_size);
  return py::make_tuple(host_pointer_rows, layer_chunk_ptrs_npu);
}

PYBIND11_MODULE(c_ops, m) {
  m.def("dense_mla_dsa_group_direct_kv_transfer_prepared",
        [](const py::sequence &objects, torch::Tensor &slots,
           torch::Tensor &pointers, torch::Tensor &offsets,
           torch::Tensor &sizes, int64_t tokens, bool interleaved,
           bool validate, int64_t fixed_chunk_size) {
          std::vector<SparseDirectLayerState> states;
          states.reserve(py::len(objects));
          for (const py::handle object : objects) {
            states.push_back(py::cast<SparseDirectLayerState &>(object));
          }
          // Python sequence conversion requires the GIL. The launch below
          // only uses retained C++ states/tensors and must not block Python
          // lookup/completion threads while submitting every layer.
          py::gil_scoped_release release;
          dense_mla_dsa_group_direct_kv_transfer_fast(
              states, slots, pointers, offsets, sizes, tokens,
              interleaved, true, validate, fixed_chunk_size);
        });
  m.def(
      "get_device_ptr",
      [](uintptr_t ptr_addr, size_t required_size) {
        return reinterpret_cast<uintptr_t>(get_device_ptr(
            reinterpret_cast<void *>(ptr_addr), required_size));
      },
      py::arg("ptr_addr"), py::arg("required_size") = 1);
  m.def("register_mapping",
        [](uintptr_t host_ptr, uintptr_t dev_ptr, size_t size) {
          return reinterpret_cast<uintptr_t>(
              register_mapping(reinterpret_cast<void *>(host_ptr),
                               reinterpret_cast<void *>(dev_ptr), size));
        });
  m.def("unregister_ptr", [](uintptr_t ptr_addr) {
    return unregister_ptr(reinterpret_cast<void *>(ptr_addr));
  });
  m.def("alloc_pinned_ptr", &alloc_pinned_ptr,
        py::call_guard<py::gil_scoped_release>());
  m.def("free_pinned_ptr", &free_pinned_ptr);
  m.def("alloc_pinned_numa_ptr", &alloc_pinned_numa_ptr,
        py::call_guard<py::gil_scoped_release>());
  m.def("free_pinned_numa_ptr", &free_pinned_numa_ptr);
  m.def("alloc_shm_pinned_ptr", &alloc_shm_pinned_ptr,
        py::arg("size"), py::arg("shm_name"),
        py::arg("interleave_nodes") = std::vector<int>{},
        py::call_guard<py::gil_scoped_release>());
  m.def("attach_shm_pinned_ptr", &attach_shm_pinned_ptr,
        py::arg("size"), py::arg("shm_name"), py::arg("writable") = true,
        py::call_guard<py::gil_scoped_release>());
  m.def("free_shm_pinned_ptr", &free_shm_pinned_ptr,
        py::call_guard<py::gil_scoped_release>());
  m.def("detach_shm_pinned_ptr", &detach_shm_pinned_ptr,
        py::call_guard<py::gil_scoped_release>());
  m.def("unlink_shm", &unlink_shm, py::call_guard<py::gil_scoped_release>());
  m.def("multi_layer_kv_transfer", &multi_layer_kv_transfer);
  m.def("fused_multi_layer_kv_transfer", &fused_multi_layer_kv_transfer);
  m.def("multi_layer_kv_transfer_310p", &multi_layer_kv_transfer_310p);
  m.def("single_layer_kv_transfer", &single_layer_kv_transfer_wrapper,
        py::arg("lmc_key_value_cache"), py::arg("vllm_kv_caches"),
        py::arg("slot_mapping"), py::arg("direction"),
        py::arg("kvcache_format_raw"), py::arg("token_major") = false,
        py::arg("vllm_two_major") = false, py::arg("k_hidden_dims") = 0,
        py::arg("v_hidden_dims") = 0, py::arg("dsa_hidden_dims") = 0);
  m.def("batched_fused_single_layer_kv_transfer",
        &batched_fused_single_layer_kv_transfer_wrapper,
        py::arg("lmc_tensors"), py::arg("staging_cache"),
        py::arg("vllm_kv_caches"), py::arg("slot_mapping_full"),
        py::arg("chunk_offsets"), py::arg("chunk_sizes"), py::arg("direction"),
        py::arg("kvcache_format_raw"), py::arg("token_major") = false,
        py::arg("vllm_two_major") = false, py::arg("k_hidden_dims") = 0,
        py::arg("v_hidden_dims") = 0, py::arg("dsa_hidden_dims") = 0);
  m.def("sparse_single_layer_kv_transfer",
        &sparse_single_layer_kv_transfer_wrapper, py::arg("lmc_key_value_cache"),
        py::arg("vllm_kv_caches"), py::arg("slot_mapping_packed"),
        py::arg("selected_token_idx"), py::arg("kvcache_format_raw"),
        py::arg("token_major") = false, py::arg("vllm_two_major") = false,
        py::arg("k_hidden_dims") = 0, py::arg("v_hidden_dims") = 0,
        py::arg("dsa_hidden_dims") = 0);
  m.def("batched_fused_sparse_single_layer_kv_transfer",
        &batched_fused_sparse_single_layer_kv_transfer_wrapper,
        py::arg("lmc_tensors"), py::arg("staging_cache"),
        py::arg("vllm_kv_caches"), py::arg("slot_mapping_packed"),
        py::arg("selected_token_idx"), py::arg("chunk_offsets"),
        py::arg("chunk_sizes"), py::arg("kvcache_format_raw"),
        py::arg("token_major") = false, py::arg("vllm_two_major") = false,
        py::arg("k_hidden_dims") = 0, py::arg("v_hidden_dims") = 0,
        py::arg("dsa_hidden_dims") = 0, py::arg("sparse_indices_cpu") = py::none());
  m.def("sparse_mla_dsa_batched_direct_kv_transfer",
        &sparse_mla_dsa_batched_direct_kv_transfer_wrapper,
        py::arg("lmc_tensors"), py::arg("vllm_kv_caches"),
        py::arg("slot_mapping_packed"), py::arg("selected_token_idx"),
        py::arg("chunk_size"), py::arg("total_tokens"),
        py::arg("kvcache_format_raw"), py::arg("token_major") = false,
        py::arg("vllm_two_major") = false, py::arg("k_hidden_dims") = 0,
        py::arg("v_hidden_dims") = 0, py::arg("dsa_hidden_dims") = 0,
        py::arg("lmc_host_interleaved") = false,
        py::arg("chunk_ptrs_npu") = py::none(),
        py::arg("selected_token_counts") = py::none());
  py::class_<SparseDirectLayerState>(m, "SparseDirectLayerState");
  py::class_<SparseDirectDestinationState>(m, "SparseDirectDestinationState");
  m.def("prepare_sparse_direct_layer_state",
        &prepare_sparse_direct_layer_state_wrapper,
        py::arg("lmc_layout_sample"), py::arg("vllm_kv_caches"),
        py::arg("slot_mapping_ref"), py::arg("token_major"),
        py::arg("vllm_two_major"), py::arg("kvcache_format_raw"),
        py::arg("k_hidden_dims"), py::arg("v_hidden_dims"),
        py::arg("dsa_hidden_dims"), py::arg("lmc_num_tokens"));
  m.def("sparse_mla_dsa_batched_direct_kv_transfer_fast",
        &sparse_mla_dsa_batched_direct_kv_transfer_fast_wrapper,
        py::arg("layer_state"), py::arg("slot_mapping_packed"),
        py::arg("selected_token_idx"), py::arg("chunk_ptrs_npu"),
        py::arg("chunk_size"), py::arg("total_tokens"),
        py::arg("lmc_host_interleaved"), py::arg("validate_inputs") = false,
        py::arg("selected_token_counts") = py::none());
  m.def("prepare_sparse_direct_destination_state",
        &prepare_sparse_direct_destination_state_wrapper,
        py::arg("vllm_kv_caches"), py::arg("slot_mapping_ref"),
        py::arg("kvcache_format_raw"), py::arg("k_hidden_dims"),
        py::arg("v_hidden_dims"), py::arg("dsa_hidden_dims"));
  m.def("sparse_mla_dsa_batched_direct_kv_transfer_prepared",
        &sparse_mla_dsa_batched_direct_kv_transfer_prepared_wrapper,
        py::arg("destination_state"), py::arg("slot_mapping_packed"),
        py::arg("selected_token_idx"), py::arg("chunk_ptrs_npu"),
        py::arg("chunk_size"), py::arg("total_tokens"),
        py::arg("lmc_host_interleaved"),
        py::arg("selected_token_counts") = py::none(),
        py::arg("diagnostic_layer_id") = -1);
  m.def("dense_mla_dsa_batched_direct_kv_transfer",
        &dense_mla_dsa_batched_direct_kv_transfer_wrapper,
        py::arg("lmc_tensors"), py::arg("vllm_kv_caches"),
        py::arg("slot_mapping_full"), py::arg("chunk_offsets_npu"),
        py::arg("chunk_sizes_npu"), py::arg("total_tokens"),
        py::arg("kvcache_format_raw"), py::arg("token_major") = false,
        py::arg("vllm_two_major") = false, py::arg("k_hidden_dims") = 0,
        py::arg("v_hidden_dims") = 0, py::arg("dsa_hidden_dims") = 0,
        py::arg("lmc_host_interleaved") = false,
        py::arg("direction") = false, py::arg("chunk_ptrs_npu") = py::none(),
        py::arg("fixed_chunk_size") = 0);
  m.def("dense_mla_dsa_batched_direct_kv_transfer_fast",
        &dense_mla_dsa_batched_direct_kv_transfer_fast_wrapper,
        py::arg("layer_state"), py::arg("slot_mapping_full"),
        py::arg("chunk_ptrs_npu"), py::arg("chunk_offsets_npu"),
        py::arg("chunk_sizes_npu"), py::arg("total_tokens"),
        py::arg("lmc_host_interleaved"), py::arg("direction"),
        py::arg("validate_inputs") = false, py::arg("fixed_chunk_size") = 0);
  m.def("dense_mla_dsa_batched_direct_kv_transfer_prepared",
        &dense_mla_dsa_batched_direct_kv_transfer_prepared,
        py::arg("destination_state"), py::arg("slot_mapping_full"),
        py::arg("chunk_ptrs_npu"), py::arg("chunk_offsets_npu"),
        py::arg("chunk_sizes_npu"), py::arg("total_tokens"),
        py::arg("lmc_host_interleaved"),
        py::arg("validate_inputs") = false, py::arg("fixed_chunk_size") = 0);
  m.def("dense_mla_dsa_group_direct_kv_transfer_fast",
        &dense_mla_dsa_group_direct_kv_transfer_fast_wrapper,
        py::arg("layer_states"), py::arg("layer_tensors"),
        py::arg("slot_mapping_full"), py::arg("chunk_offsets_npu"),
        py::arg("chunk_sizes_npu"), py::arg("total_tokens"),
        py::arg("lmc_host_interleaved"), py::arg("direction"),
        py::arg("validate_inputs") = false, py::arg("fixed_chunk_size") = 0);
  m.def("multi_layer_kv_transfer_unilateral",
        &multi_layer_kv_transfer_unilateral);
  m.def("load_and_reshape_flash", &load_and_reshape_flash);
  m.def("reshape_and_cache_back_flash", &reshape_and_cache_back_flash);
  m.def("encode_fast_new", &encode_ascend_new);
  m.def("decode_fast_new", &decode_ascend_new);
  m.def("decode_fast_prefsum", &decode_ascend_prefsum);
  m.def("calculate_cdf", &calculate_cdf);
  m.def("rotary_embedding_k_fused", &rotary_embedding_k_fused);
  m.def("get_gpu_pci_bus_id", &get_npu_pci_bus_id);
}
