#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56320d2c14a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56320d389c30 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f68b74ca018 .functor BUFZ 1, C4<z>; HiZ drive
v0x56320d3874a0_0 .net "clk", 0 0, o0x7f68b74ca018;  0 drivers
o0x7f68b74ca048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56320d38a9b0_0 .net "data_address", 31 0, o0x7f68b74ca048;  0 drivers
o0x7f68b74ca078 .functor BUFZ 1, C4<z>; HiZ drive
v0x56320d38fb40_0 .net "data_read", 0 0, o0x7f68b74ca078;  0 drivers
v0x56320d38fea0_0 .var "data_readdata", 31 0;
o0x7f68b74ca0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56320d390ab0_0 .net "data_write", 0 0, o0x7f68b74ca0d8;  0 drivers
o0x7f68b74ca108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56320d3934b0_0 .net "data_writedata", 31 0, o0x7f68b74ca108;  0 drivers
S_0x56320d365790 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f68b74ca258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56320d3acb60_0 .net "instr_address", 31 0, o0x7f68b74ca258;  0 drivers
v0x56320d3acc60_0 .var "instr_readdata", 31 0;
S_0x56320d378080 .scope module, "lw_tb" "lw_tb" 5 1;
 .timescale 0 0;
v0x56320d3ba500_0 .net "active", 0 0, L_0x56320d3d3d80;  1 drivers
v0x56320d3ba5c0_0 .var "clk", 0 0;
v0x56320d3ba660_0 .var "clk_enable", 0 0;
v0x56320d3ba750_0 .net "data_address", 31 0, L_0x56320d3d2430;  1 drivers
v0x56320d3ba7f0_0 .net "data_read", 0 0, L_0x56320d3cffb0;  1 drivers
v0x56320d3ba8e0_0 .var "data_readdata", 31 0;
v0x56320d3ba9b0_0 .net "data_write", 0 0, L_0x56320d3cfdd0;  1 drivers
v0x56320d3baa80_0 .net "data_writedata", 31 0, L_0x56320d3d2120;  1 drivers
v0x56320d3bab50_0 .net "instr_address", 31 0, L_0x56320d3d3410;  1 drivers
v0x56320d3bacb0_0 .var "instr_readdata", 31 0;
v0x56320d3bad50_0 .net "register_v0", 31 0, L_0x56320d3d20b0;  1 drivers
v0x56320d3bae40_0 .var "reset", 0 0;
S_0x56320d378450 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x56320d378080;
 .timescale 0 0;
v0x56320d3ace30_0 .var "imm", 15 0;
v0x56320d3acf30_0 .var "imm_instr", 31 0;
v0x56320d3ad010_0 .var "opcode", 5 0;
v0x56320d3ad0d0_0 .var "rs", 4 0;
v0x56320d3ad1b0_0 .var "rt", 4 0;
E_0x56320d307050 .event posedge, v0x56320d3af040_0;
S_0x56320d378880 .scope module, "dut" "mips_cpu_harvard" 5 110, 6 1 0, S_0x56320d378080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56320d387380 .functor OR 1, L_0x56320d3cb7b0, L_0x56320d3cba30, C4<0>, C4<0>;
L_0x56320d2f5830 .functor BUFZ 1, L_0x56320d3cb210, C4<0>, C4<0>, C4<0>;
L_0x56320d38fd80 .functor BUFZ 1, L_0x56320d3cb3b0, C4<0>, C4<0>, C4<0>;
L_0x56320d390990 .functor BUFZ 1, L_0x56320d3cb3b0, C4<0>, C4<0>, C4<0>;
L_0x56320d3cbf70 .functor AND 1, L_0x56320d3cb210, L_0x56320d3cc270, C4<1>, C4<1>;
L_0x56320d393390 .functor OR 1, L_0x56320d3cbf70, L_0x56320d3cbe50, C4<0>, C4<0>;
L_0x56320d337a10 .functor OR 1, L_0x56320d393390, L_0x56320d3cc080, C4<0>, C4<0>;
L_0x56320d3cc510 .functor OR 1, L_0x56320d337a10, L_0x56320d3cdb70, C4<0>, C4<0>;
L_0x56320d3cc620 .functor OR 1, L_0x56320d3cc510, L_0x56320d3cd2d0, C4<0>, C4<0>;
L_0x56320d3cc6e0 .functor BUFZ 1, L_0x56320d3cb4d0, C4<0>, C4<0>, C4<0>;
L_0x56320d3cd1c0 .functor AND 1, L_0x56320d3ccc30, L_0x56320d3ccf90, C4<1>, C4<1>;
L_0x56320d3cd2d0 .functor OR 1, L_0x56320d3cc930, L_0x56320d3cd1c0, C4<0>, C4<0>;
L_0x56320d3cdb70 .functor AND 1, L_0x56320d3cd6a0, L_0x56320d3cd950, C4<1>, C4<1>;
L_0x56320d3ce320 .functor OR 1, L_0x56320d3cddc0, L_0x56320d3ce0e0, C4<0>, C4<0>;
L_0x56320d3cd430 .functor OR 1, L_0x56320d3ce890, L_0x56320d3ceb90, C4<0>, C4<0>;
L_0x56320d3cea70 .functor AND 1, L_0x56320d3ce5a0, L_0x56320d3cd430, C4<1>, C4<1>;
L_0x56320d3cf390 .functor OR 1, L_0x56320d3cf020, L_0x56320d3cf2a0, C4<0>, C4<0>;
L_0x56320d3cf690 .functor OR 1, L_0x56320d3cf390, L_0x56320d3cf4a0, C4<0>, C4<0>;
L_0x56320d3cf840 .functor AND 1, L_0x56320d3cb210, L_0x56320d3cf690, C4<1>, C4<1>;
L_0x56320d3cf9f0 .functor AND 1, L_0x56320d3cb210, L_0x56320d3cf900, C4<1>, C4<1>;
L_0x56320d3cfd10 .functor AND 1, L_0x56320d3cb210, L_0x56320d3cf7a0, C4<1>, C4<1>;
L_0x56320d3cffb0 .functor BUFZ 1, L_0x56320d38fd80, C4<0>, C4<0>, C4<0>;
L_0x56320d3d0c40 .functor AND 1, L_0x56320d3d3d80, L_0x56320d3cc620, C4<1>, C4<1>;
L_0x56320d3d0d50 .functor OR 1, L_0x56320d3cd2d0, L_0x56320d3cdb70, C4<0>, C4<0>;
L_0x56320d3d2120 .functor BUFZ 32, L_0x56320d3d1fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56320d3d21e0 .functor BUFZ 32, L_0x56320d3d0f30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56320d3d2330 .functor BUFZ 32, L_0x56320d3d1fa0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56320d3d2430 .functor BUFZ 32, v0x56320d3ae250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56320d3d30b0 .functor AND 1, v0x56320d3ba660_0, L_0x56320d3cf840, C4<1>, C4<1>;
L_0x56320d3d3120 .functor AND 1, L_0x56320d3d30b0, v0x56320d3b75d0_0, C4<1>, C4<1>;
L_0x56320d3d3410 .functor BUFZ 32, v0x56320d3af100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56320d3d3d80 .functor BUFZ 1, v0x56320d3b75d0_0, C4<0>, C4<0>, C4<0>;
L_0x56320d3d3f90 .functor AND 1, v0x56320d3ba660_0, v0x56320d3b75d0_0, C4<1>, C4<1>;
v0x56320d3b1df0_0 .net *"_ivl_100", 31 0, L_0x56320d3cd4a0;  1 drivers
L_0x7f68b7481498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b1ef0_0 .net *"_ivl_103", 25 0, L_0x7f68b7481498;  1 drivers
L_0x7f68b74814e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b1fd0_0 .net/2u *"_ivl_104", 31 0, L_0x7f68b74814e0;  1 drivers
v0x56320d3b2090_0 .net *"_ivl_106", 0 0, L_0x56320d3cd6a0;  1 drivers
v0x56320d3b2150_0 .net *"_ivl_109", 5 0, L_0x56320d3cd8b0;  1 drivers
L_0x7f68b7481528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56320d3b2230_0 .net/2u *"_ivl_110", 5 0, L_0x7f68b7481528;  1 drivers
v0x56320d3b2310_0 .net *"_ivl_112", 0 0, L_0x56320d3cd950;  1 drivers
v0x56320d3b23d0_0 .net *"_ivl_116", 31 0, L_0x56320d3cdcd0;  1 drivers
L_0x7f68b7481570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b24b0_0 .net *"_ivl_119", 25 0, L_0x7f68b7481570;  1 drivers
L_0x7f68b74810a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56320d3b2590_0 .net/2u *"_ivl_12", 5 0, L_0x7f68b74810a8;  1 drivers
L_0x7f68b74815b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56320d3b2670_0 .net/2u *"_ivl_120", 31 0, L_0x7f68b74815b8;  1 drivers
v0x56320d3b2750_0 .net *"_ivl_122", 0 0, L_0x56320d3cddc0;  1 drivers
v0x56320d3b2810_0 .net *"_ivl_124", 31 0, L_0x56320d3cdff0;  1 drivers
L_0x7f68b7481600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b28f0_0 .net *"_ivl_127", 25 0, L_0x7f68b7481600;  1 drivers
L_0x7f68b7481648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56320d3b29d0_0 .net/2u *"_ivl_128", 31 0, L_0x7f68b7481648;  1 drivers
v0x56320d3b2ab0_0 .net *"_ivl_130", 0 0, L_0x56320d3ce0e0;  1 drivers
v0x56320d3b2b70_0 .net *"_ivl_134", 31 0, L_0x56320d3ce4b0;  1 drivers
L_0x7f68b7481690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b2d60_0 .net *"_ivl_137", 25 0, L_0x7f68b7481690;  1 drivers
L_0x7f68b74816d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b2e40_0 .net/2u *"_ivl_138", 31 0, L_0x7f68b74816d8;  1 drivers
v0x56320d3b2f20_0 .net *"_ivl_140", 0 0, L_0x56320d3ce5a0;  1 drivers
v0x56320d3b2fe0_0 .net *"_ivl_143", 5 0, L_0x56320d3ce7f0;  1 drivers
L_0x7f68b7481720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56320d3b30c0_0 .net/2u *"_ivl_144", 5 0, L_0x7f68b7481720;  1 drivers
v0x56320d3b31a0_0 .net *"_ivl_146", 0 0, L_0x56320d3ce890;  1 drivers
v0x56320d3b3260_0 .net *"_ivl_149", 5 0, L_0x56320d3ceaf0;  1 drivers
L_0x7f68b7481768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b3340_0 .net/2u *"_ivl_150", 5 0, L_0x7f68b7481768;  1 drivers
v0x56320d3b3420_0 .net *"_ivl_152", 0 0, L_0x56320d3ceb90;  1 drivers
v0x56320d3b34e0_0 .net *"_ivl_155", 0 0, L_0x56320d3cd430;  1 drivers
v0x56320d3b35a0_0 .net *"_ivl_159", 1 0, L_0x56320d3cef30;  1 drivers
L_0x7f68b74810f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56320d3b3680_0 .net/2u *"_ivl_16", 5 0, L_0x7f68b74810f0;  1 drivers
L_0x7f68b74817b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56320d3b3760_0 .net/2u *"_ivl_160", 1 0, L_0x7f68b74817b0;  1 drivers
v0x56320d3b3840_0 .net *"_ivl_162", 0 0, L_0x56320d3cf020;  1 drivers
L_0x7f68b74817f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56320d3b3900_0 .net/2u *"_ivl_164", 5 0, L_0x7f68b74817f8;  1 drivers
v0x56320d3b39e0_0 .net *"_ivl_166", 0 0, L_0x56320d3cf2a0;  1 drivers
v0x56320d3b3aa0_0 .net *"_ivl_169", 0 0, L_0x56320d3cf390;  1 drivers
L_0x7f68b7481840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56320d3b3b60_0 .net/2u *"_ivl_170", 5 0, L_0x7f68b7481840;  1 drivers
v0x56320d3b3c40_0 .net *"_ivl_172", 0 0, L_0x56320d3cf4a0;  1 drivers
v0x56320d3b3d00_0 .net *"_ivl_175", 0 0, L_0x56320d3cf690;  1 drivers
L_0x7f68b7481888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b3dc0_0 .net/2u *"_ivl_178", 5 0, L_0x7f68b7481888;  1 drivers
v0x56320d3b3ea0_0 .net *"_ivl_180", 0 0, L_0x56320d3cf900;  1 drivers
L_0x7f68b74818d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56320d3b3f60_0 .net/2u *"_ivl_184", 5 0, L_0x7f68b74818d0;  1 drivers
v0x56320d3b4040_0 .net *"_ivl_186", 0 0, L_0x56320d3cf7a0;  1 drivers
L_0x7f68b7481918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56320d3b4100_0 .net/2u *"_ivl_190", 0 0, L_0x7f68b7481918;  1 drivers
v0x56320d3b41e0_0 .net *"_ivl_20", 31 0, L_0x56320d3cb670;  1 drivers
L_0x7f68b7481960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56320d3b42c0_0 .net/2u *"_ivl_200", 4 0, L_0x7f68b7481960;  1 drivers
v0x56320d3b43a0_0 .net *"_ivl_203", 4 0, L_0x56320d3d04d0;  1 drivers
v0x56320d3b4480_0 .net *"_ivl_205", 4 0, L_0x56320d3d06f0;  1 drivers
v0x56320d3b4560_0 .net *"_ivl_206", 4 0, L_0x56320d3d0790;  1 drivers
v0x56320d3b4640_0 .net *"_ivl_213", 0 0, L_0x56320d3d0d50;  1 drivers
L_0x7f68b74819a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56320d3b4700_0 .net/2u *"_ivl_214", 31 0, L_0x7f68b74819a8;  1 drivers
v0x56320d3b47e0_0 .net *"_ivl_216", 31 0, L_0x56320d3d0e90;  1 drivers
v0x56320d3b48c0_0 .net *"_ivl_218", 31 0, L_0x56320d3d1140;  1 drivers
v0x56320d3b49a0_0 .net *"_ivl_220", 31 0, L_0x56320d3d12d0;  1 drivers
v0x56320d3b4a80_0 .net *"_ivl_222", 31 0, L_0x56320d3d1610;  1 drivers
L_0x7f68b7481138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b4b60_0 .net *"_ivl_23", 25 0, L_0x7f68b7481138;  1 drivers
v0x56320d3b4c40_0 .net *"_ivl_235", 0 0, L_0x56320d3d30b0;  1 drivers
L_0x7f68b7481b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56320d3b4d00_0 .net/2u *"_ivl_238", 31 0, L_0x7f68b7481b58;  1 drivers
L_0x7f68b7481180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56320d3b4de0_0 .net/2u *"_ivl_24", 31 0, L_0x7f68b7481180;  1 drivers
v0x56320d3b4ec0_0 .net *"_ivl_243", 0 0, L_0x56320d3d3570;  1 drivers
L_0x7f68b7481ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56320d3b4fa0_0 .net/2u *"_ivl_244", 15 0, L_0x7f68b7481ba0;  1 drivers
L_0x7f68b7481be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b5080_0 .net/2u *"_ivl_246", 15 0, L_0x7f68b7481be8;  1 drivers
v0x56320d3b5160_0 .net *"_ivl_248", 15 0, L_0x56320d3d37e0;  1 drivers
v0x56320d3b5240_0 .net *"_ivl_251", 15 0, L_0x56320d3d3970;  1 drivers
v0x56320d3b5320_0 .net *"_ivl_26", 0 0, L_0x56320d3cb7b0;  1 drivers
v0x56320d3b53e0_0 .net *"_ivl_28", 31 0, L_0x56320d3cb940;  1 drivers
L_0x7f68b74811c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b54c0_0 .net *"_ivl_31", 25 0, L_0x7f68b74811c8;  1 drivers
L_0x7f68b7481210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56320d3b59b0_0 .net/2u *"_ivl_32", 31 0, L_0x7f68b7481210;  1 drivers
v0x56320d3b5a90_0 .net *"_ivl_34", 0 0, L_0x56320d3cba30;  1 drivers
v0x56320d3b5b50_0 .net *"_ivl_4", 31 0, L_0x56320d3bb0b0;  1 drivers
v0x56320d3b5c30_0 .net *"_ivl_45", 2 0, L_0x56320d3cbd20;  1 drivers
L_0x7f68b7481258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56320d3b5d10_0 .net/2u *"_ivl_46", 2 0, L_0x7f68b7481258;  1 drivers
v0x56320d3b5df0_0 .net *"_ivl_51", 2 0, L_0x56320d3cbfe0;  1 drivers
L_0x7f68b74812a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56320d3b5ed0_0 .net/2u *"_ivl_52", 2 0, L_0x7f68b74812a0;  1 drivers
v0x56320d3b5fb0_0 .net *"_ivl_57", 0 0, L_0x56320d3cc270;  1 drivers
v0x56320d3b6070_0 .net *"_ivl_59", 0 0, L_0x56320d3cbf70;  1 drivers
v0x56320d3b6130_0 .net *"_ivl_61", 0 0, L_0x56320d393390;  1 drivers
v0x56320d3b61f0_0 .net *"_ivl_63", 0 0, L_0x56320d337a10;  1 drivers
v0x56320d3b62b0_0 .net *"_ivl_65", 0 0, L_0x56320d3cc510;  1 drivers
L_0x7f68b7481018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6370_0 .net *"_ivl_7", 25 0, L_0x7f68b7481018;  1 drivers
v0x56320d3b6450_0 .net *"_ivl_70", 31 0, L_0x56320d3cc800;  1 drivers
L_0x7f68b74812e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6530_0 .net *"_ivl_73", 25 0, L_0x7f68b74812e8;  1 drivers
L_0x7f68b7481330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6610_0 .net/2u *"_ivl_74", 31 0, L_0x7f68b7481330;  1 drivers
v0x56320d3b66f0_0 .net *"_ivl_76", 0 0, L_0x56320d3cc930;  1 drivers
v0x56320d3b67b0_0 .net *"_ivl_78", 31 0, L_0x56320d3ccaa0;  1 drivers
L_0x7f68b7481060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6890_0 .net/2u *"_ivl_8", 31 0, L_0x7f68b7481060;  1 drivers
L_0x7f68b7481378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6970_0 .net *"_ivl_81", 25 0, L_0x7f68b7481378;  1 drivers
L_0x7f68b74813c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6a50_0 .net/2u *"_ivl_82", 31 0, L_0x7f68b74813c0;  1 drivers
v0x56320d3b6b30_0 .net *"_ivl_84", 0 0, L_0x56320d3ccc30;  1 drivers
v0x56320d3b6bf0_0 .net *"_ivl_87", 0 0, L_0x56320d3ccda0;  1 drivers
v0x56320d3b6cd0_0 .net *"_ivl_88", 31 0, L_0x56320d3ccb40;  1 drivers
L_0x7f68b7481408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6db0_0 .net *"_ivl_91", 30 0, L_0x7f68b7481408;  1 drivers
L_0x7f68b7481450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56320d3b6e90_0 .net/2u *"_ivl_92", 31 0, L_0x7f68b7481450;  1 drivers
v0x56320d3b6f70_0 .net *"_ivl_94", 0 0, L_0x56320d3ccf90;  1 drivers
v0x56320d3b7030_0 .net *"_ivl_97", 0 0, L_0x56320d3cd1c0;  1 drivers
v0x56320d3b70f0_0 .net "active", 0 0, L_0x56320d3d3d80;  alias, 1 drivers
v0x56320d3b71b0_0 .net "alu_op1", 31 0, L_0x56320d3d21e0;  1 drivers
v0x56320d3b7270_0 .net "alu_op2", 31 0, L_0x56320d3d2330;  1 drivers
v0x56320d3b7330_0 .net "alui_instr", 0 0, L_0x56320d3cbe50;  1 drivers
v0x56320d3b73f0_0 .net "b_flag", 0 0, v0x56320d3ade10_0;  1 drivers
v0x56320d3b7490_0 .net "clk", 0 0, v0x56320d3ba5c0_0;  1 drivers
v0x56320d3b7530_0 .net "clk_enable", 0 0, v0x56320d3ba660_0;  1 drivers
v0x56320d3b75d0_0 .var "cpu_active", 0 0;
v0x56320d3b7670_0 .net "curr_addr", 31 0, v0x56320d3af100_0;  1 drivers
v0x56320d3b7740_0 .net "curr_addr_p4", 31 0, L_0x56320d3d3370;  1 drivers
v0x56320d3b7800_0 .net "data_address", 31 0, L_0x56320d3d2430;  alias, 1 drivers
v0x56320d3b78e0_0 .net "data_read", 0 0, L_0x56320d3cffb0;  alias, 1 drivers
v0x56320d3b79a0_0 .net "data_readdata", 31 0, v0x56320d3ba8e0_0;  1 drivers
v0x56320d3b7a80_0 .net "data_write", 0 0, L_0x56320d3cfdd0;  alias, 1 drivers
v0x56320d3b7b40_0 .net "data_writedata", 31 0, L_0x56320d3d2120;  alias, 1 drivers
v0x56320d3b7c20_0 .net "funct_code", 5 0, L_0x56320d3baf80;  1 drivers
v0x56320d3b7d00_0 .net "hi_out", 31 0, v0x56320d3af790_0;  1 drivers
v0x56320d3b7df0_0 .net "hl_reg_enable", 0 0, L_0x56320d3d3120;  1 drivers
v0x56320d3b7e90_0 .net "instr_address", 31 0, L_0x56320d3d3410;  alias, 1 drivers
v0x56320d3b7f50_0 .net "instr_opcode", 5 0, L_0x56320d3baee0;  1 drivers
v0x56320d3b8030_0 .net "instr_readdata", 31 0, v0x56320d3bacb0_0;  1 drivers
v0x56320d3b80f0_0 .net "j_imm", 0 0, L_0x56320d3ce320;  1 drivers
v0x56320d3b8190_0 .net "j_reg", 0 0, L_0x56320d3cea70;  1 drivers
v0x56320d3b8250_0 .net "l_type", 0 0, L_0x56320d3cc080;  1 drivers
v0x56320d3b8310_0 .net "link_const", 0 0, L_0x56320d3cd2d0;  1 drivers
v0x56320d3b83d0_0 .net "link_reg", 0 0, L_0x56320d3cdb70;  1 drivers
v0x56320d3b8490_0 .net "lo_out", 31 0, v0x56320d3affe0_0;  1 drivers
v0x56320d3b8580_0 .net "lw", 0 0, L_0x56320d3cb3b0;  1 drivers
v0x56320d3b8620_0 .net "mem_read", 0 0, L_0x56320d38fd80;  1 drivers
v0x56320d3b86e0_0 .net "mem_to_reg", 0 0, L_0x56320d390990;  1 drivers
v0x56320d3b87a0_0 .net "mem_write", 0 0, L_0x56320d3cc6e0;  1 drivers
v0x56320d3b8860_0 .net "memaddroffset", 31 0, v0x56320d3ae250_0;  1 drivers
v0x56320d3b8950_0 .net "mfhi", 0 0, L_0x56320d3cf9f0;  1 drivers
v0x56320d3b89f0_0 .net "mflo", 0 0, L_0x56320d3cfd10;  1 drivers
v0x56320d3b8ab0_0 .net "movefrom", 0 0, L_0x56320d387380;  1 drivers
v0x56320d3b8b70_0 .net "muldiv", 0 0, L_0x56320d3cf840;  1 drivers
v0x56320d3b9440_0 .var "next_instr_addr", 31 0;
v0x56320d3b9530_0 .net "offset", 31 0, L_0x56320d3d3bf0;  1 drivers
v0x56320d3b95f0_0 .net "pc_enable", 0 0, L_0x56320d3d3f90;  1 drivers
v0x56320d3b96c0_0 .net "r_format", 0 0, L_0x56320d3cb210;  1 drivers
v0x56320d3b9760_0 .net "reg_a_read_data", 31 0, L_0x56320d3d0f30;  1 drivers
v0x56320d3b9850_0 .net "reg_a_read_index", 4 0, L_0x56320d3d0180;  1 drivers
v0x56320d3b9920_0 .net "reg_b_read_data", 31 0, L_0x56320d3d1fa0;  1 drivers
v0x56320d3b99f0_0 .net "reg_b_read_index", 4 0, L_0x56320d3d03e0;  1 drivers
v0x56320d3b9ac0_0 .net "reg_dst", 0 0, L_0x56320d2f5830;  1 drivers
v0x56320d3b9b60_0 .net "reg_write", 0 0, L_0x56320d3cc620;  1 drivers
v0x56320d3b9c20_0 .net "reg_write_data", 31 0, L_0x56320d3d17a0;  1 drivers
v0x56320d3b9d10_0 .net "reg_write_enable", 0 0, L_0x56320d3d0c40;  1 drivers
v0x56320d3b9de0_0 .net "reg_write_index", 4 0, L_0x56320d3d0ab0;  1 drivers
v0x56320d3b9eb0_0 .net "register_v0", 31 0, L_0x56320d3d20b0;  alias, 1 drivers
v0x56320d3b9f80_0 .net "reset", 0 0, v0x56320d3bae40_0;  1 drivers
v0x56320d3ba0b0_0 .net "result", 31 0, v0x56320d3ae6b0_0;  1 drivers
v0x56320d3ba180_0 .net "result_hi", 31 0, v0x56320d3adfb0_0;  1 drivers
v0x56320d3ba220_0 .net "result_lo", 31 0, v0x56320d3ae170_0;  1 drivers
v0x56320d3ba2c0_0 .net "sw", 0 0, L_0x56320d3cb4d0;  1 drivers
E_0x56320d309bd0/0 .event anyedge, v0x56320d3ade10_0, v0x56320d3b7740_0, v0x56320d3b9530_0, v0x56320d3b80f0_0;
E_0x56320d309bd0/1 .event anyedge, v0x56320d3ae090_0, v0x56320d3b8190_0, v0x56320d3b0dd0_0;
E_0x56320d309bd0 .event/or E_0x56320d309bd0/0, E_0x56320d309bd0/1;
L_0x56320d3baee0 .part v0x56320d3bacb0_0, 26, 6;
L_0x56320d3baf80 .part v0x56320d3bacb0_0, 0, 6;
L_0x56320d3bb0b0 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b7481018;
L_0x56320d3cb210 .cmp/eq 32, L_0x56320d3bb0b0, L_0x7f68b7481060;
L_0x56320d3cb3b0 .cmp/eq 6, L_0x56320d3baee0, L_0x7f68b74810a8;
L_0x56320d3cb4d0 .cmp/eq 6, L_0x56320d3baee0, L_0x7f68b74810f0;
L_0x56320d3cb670 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b7481138;
L_0x56320d3cb7b0 .cmp/eq 32, L_0x56320d3cb670, L_0x7f68b7481180;
L_0x56320d3cb940 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b74811c8;
L_0x56320d3cba30 .cmp/eq 32, L_0x56320d3cb940, L_0x7f68b7481210;
L_0x56320d3cbd20 .part L_0x56320d3baee0, 3, 3;
L_0x56320d3cbe50 .cmp/eq 3, L_0x56320d3cbd20, L_0x7f68b7481258;
L_0x56320d3cbfe0 .part L_0x56320d3baee0, 3, 3;
L_0x56320d3cc080 .cmp/eq 3, L_0x56320d3cbfe0, L_0x7f68b74812a0;
L_0x56320d3cc270 .reduce/nor L_0x56320d3cf840;
L_0x56320d3cc800 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b74812e8;
L_0x56320d3cc930 .cmp/eq 32, L_0x56320d3cc800, L_0x7f68b7481330;
L_0x56320d3ccaa0 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b7481378;
L_0x56320d3ccc30 .cmp/eq 32, L_0x56320d3ccaa0, L_0x7f68b74813c0;
L_0x56320d3ccda0 .part v0x56320d3bacb0_0, 20, 1;
L_0x56320d3ccb40 .concat [ 1 31 0 0], L_0x56320d3ccda0, L_0x7f68b7481408;
L_0x56320d3ccf90 .cmp/eq 32, L_0x56320d3ccb40, L_0x7f68b7481450;
L_0x56320d3cd4a0 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b7481498;
L_0x56320d3cd6a0 .cmp/eq 32, L_0x56320d3cd4a0, L_0x7f68b74814e0;
L_0x56320d3cd8b0 .part v0x56320d3bacb0_0, 0, 6;
L_0x56320d3cd950 .cmp/eq 6, L_0x56320d3cd8b0, L_0x7f68b7481528;
L_0x56320d3cdcd0 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b7481570;
L_0x56320d3cddc0 .cmp/eq 32, L_0x56320d3cdcd0, L_0x7f68b74815b8;
L_0x56320d3cdff0 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b7481600;
L_0x56320d3ce0e0 .cmp/eq 32, L_0x56320d3cdff0, L_0x7f68b7481648;
L_0x56320d3ce4b0 .concat [ 6 26 0 0], L_0x56320d3baee0, L_0x7f68b7481690;
L_0x56320d3ce5a0 .cmp/eq 32, L_0x56320d3ce4b0, L_0x7f68b74816d8;
L_0x56320d3ce7f0 .part v0x56320d3bacb0_0, 0, 6;
L_0x56320d3ce890 .cmp/eq 6, L_0x56320d3ce7f0, L_0x7f68b7481720;
L_0x56320d3ceaf0 .part v0x56320d3bacb0_0, 0, 6;
L_0x56320d3ceb90 .cmp/eq 6, L_0x56320d3ceaf0, L_0x7f68b7481768;
L_0x56320d3cef30 .part L_0x56320d3baf80, 3, 2;
L_0x56320d3cf020 .cmp/eq 2, L_0x56320d3cef30, L_0x7f68b74817b0;
L_0x56320d3cf2a0 .cmp/eq 6, L_0x56320d3baf80, L_0x7f68b74817f8;
L_0x56320d3cf4a0 .cmp/eq 6, L_0x56320d3baf80, L_0x7f68b7481840;
L_0x56320d3cf900 .cmp/eq 6, L_0x56320d3baf80, L_0x7f68b7481888;
L_0x56320d3cf7a0 .cmp/eq 6, L_0x56320d3baf80, L_0x7f68b74818d0;
L_0x56320d3cfdd0 .functor MUXZ 1, L_0x7f68b7481918, L_0x56320d3cc6e0, L_0x56320d3d3d80, C4<>;
L_0x56320d3d0180 .part v0x56320d3bacb0_0, 21, 5;
L_0x56320d3d03e0 .part v0x56320d3bacb0_0, 16, 5;
L_0x56320d3d04d0 .part v0x56320d3bacb0_0, 11, 5;
L_0x56320d3d06f0 .part v0x56320d3bacb0_0, 16, 5;
L_0x56320d3d0790 .functor MUXZ 5, L_0x56320d3d06f0, L_0x56320d3d04d0, L_0x56320d2f5830, C4<>;
L_0x56320d3d0ab0 .functor MUXZ 5, L_0x56320d3d0790, L_0x7f68b7481960, L_0x56320d3cd2d0, C4<>;
L_0x56320d3d0e90 .arith/sum 32, L_0x56320d3d3370, L_0x7f68b74819a8;
L_0x56320d3d1140 .functor MUXZ 32, v0x56320d3ae6b0_0, v0x56320d3ba8e0_0, L_0x56320d390990, C4<>;
L_0x56320d3d12d0 .functor MUXZ 32, L_0x56320d3d1140, v0x56320d3affe0_0, L_0x56320d3cfd10, C4<>;
L_0x56320d3d1610 .functor MUXZ 32, L_0x56320d3d12d0, v0x56320d3af790_0, L_0x56320d3cf9f0, C4<>;
L_0x56320d3d17a0 .functor MUXZ 32, L_0x56320d3d1610, L_0x56320d3d0e90, L_0x56320d3d0d50, C4<>;
L_0x56320d3d3370 .arith/sum 32, v0x56320d3af100_0, L_0x7f68b7481b58;
L_0x56320d3d3570 .part v0x56320d3bacb0_0, 15, 1;
L_0x56320d3d37e0 .functor MUXZ 16, L_0x7f68b7481be8, L_0x7f68b7481ba0, L_0x56320d3d3570, C4<>;
L_0x56320d3d3970 .part v0x56320d3bacb0_0, 0, 16;
L_0x56320d3d3bf0 .concat [ 16 16 0 0], L_0x56320d3d3970, L_0x56320d3d37e0;
S_0x56320d389860 .scope module, "cpu_alu" "alu" 6 157, 7 1 0, S_0x56320d378880;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56320d3ad6c0_0 .net *"_ivl_10", 15 0, L_0x56320d3d2770;  1 drivers
v0x56320d3ad7c0_0 .net *"_ivl_13", 15 0, L_0x56320d3d28b0;  1 drivers
L_0x7f68b7481b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3ad8a0_0 .net/2u *"_ivl_16", 15 0, L_0x7f68b7481b10;  1 drivers
v0x56320d3ad960_0 .net *"_ivl_19", 15 0, L_0x56320d3d2ce0;  1 drivers
v0x56320d3ada40_0 .net *"_ivl_5", 0 0, L_0x56320d3d26d0;  1 drivers
L_0x7f68b7481a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x56320d3adb70_0 .net/2u *"_ivl_6", 15 0, L_0x7f68b7481a80;  1 drivers
L_0x7f68b7481ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56320d3adc50_0 .net/2u *"_ivl_8", 15 0, L_0x7f68b7481ac8;  1 drivers
v0x56320d3add30_0 .net "addr_rt", 4 0, L_0x56320d3d2fb0;  1 drivers
v0x56320d3ade10_0 .var "b_flag", 0 0;
v0x56320d3aded0_0 .net "funct", 5 0, L_0x56320d3d2630;  1 drivers
v0x56320d3adfb0_0 .var "hi", 31 0;
v0x56320d3ae090_0 .net "instructionword", 31 0, v0x56320d3bacb0_0;  alias, 1 drivers
v0x56320d3ae170_0 .var "lo", 31 0;
v0x56320d3ae250_0 .var "memaddroffset", 31 0;
v0x56320d3ae330_0 .var "multresult", 63 0;
v0x56320d3ae410_0 .net "op1", 31 0, L_0x56320d3d21e0;  alias, 1 drivers
v0x56320d3ae4f0_0 .net "op2", 31 0, L_0x56320d3d2330;  alias, 1 drivers
v0x56320d3ae5d0_0 .net "opcode", 5 0, L_0x56320d3d2590;  1 drivers
v0x56320d3ae6b0_0 .var "result", 31 0;
v0x56320d3ae790_0 .net "shamt", 4 0, L_0x56320d3d2f10;  1 drivers
v0x56320d3ae870_0 .net/s "sign_op1", 31 0, L_0x56320d3d21e0;  alias, 1 drivers
v0x56320d3ae930_0 .net/s "sign_op2", 31 0, L_0x56320d3d2330;  alias, 1 drivers
v0x56320d3ae9d0_0 .net "simmediatedata", 31 0, L_0x56320d3d2b60;  1 drivers
v0x56320d3aea90_0 .net "uimmediatedata", 31 0, L_0x56320d3d2d80;  1 drivers
v0x56320d3aeb70_0 .net "unsign_op1", 31 0, L_0x56320d3d21e0;  alias, 1 drivers
v0x56320d3aec30_0 .net "unsign_op2", 31 0, L_0x56320d3d2330;  alias, 1 drivers
E_0x56320d2e3790/0 .event anyedge, v0x56320d3ae5d0_0, v0x56320d3aded0_0, v0x56320d3ae4f0_0, v0x56320d3ae790_0;
E_0x56320d2e3790/1 .event anyedge, v0x56320d3ae410_0, v0x56320d3ae330_0, v0x56320d3add30_0, v0x56320d3ae9d0_0;
E_0x56320d2e3790/2 .event anyedge, v0x56320d3aea90_0;
E_0x56320d2e3790 .event/or E_0x56320d2e3790/0, E_0x56320d2e3790/1, E_0x56320d2e3790/2;
L_0x56320d3d2590 .part v0x56320d3bacb0_0, 26, 6;
L_0x56320d3d2630 .part v0x56320d3bacb0_0, 0, 6;
L_0x56320d3d26d0 .part v0x56320d3bacb0_0, 15, 1;
L_0x56320d3d2770 .functor MUXZ 16, L_0x7f68b7481ac8, L_0x7f68b7481a80, L_0x56320d3d26d0, C4<>;
L_0x56320d3d28b0 .part v0x56320d3bacb0_0, 0, 16;
L_0x56320d3d2b60 .concat [ 16 16 0 0], L_0x56320d3d28b0, L_0x56320d3d2770;
L_0x56320d3d2ce0 .part v0x56320d3bacb0_0, 0, 16;
L_0x56320d3d2d80 .concat [ 16 16 0 0], L_0x56320d3d2ce0, L_0x7f68b7481b10;
L_0x56320d3d2f10 .part v0x56320d3bacb0_0, 6, 5;
L_0x56320d3d2fb0 .part v0x56320d3bacb0_0, 16, 5;
S_0x56320d3aee90 .scope module, "cpu_pc" "pc" 6 231, 8 1 0, S_0x56320d378880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56320d3af040_0 .net "clk", 0 0, v0x56320d3ba5c0_0;  alias, 1 drivers
v0x56320d3af100_0 .var "curr_addr", 31 0;
v0x56320d3af1e0_0 .net "enable", 0 0, L_0x56320d3d3f90;  alias, 1 drivers
v0x56320d3af280_0 .net "next_addr", 31 0, v0x56320d3b9440_0;  1 drivers
v0x56320d3af360_0 .net "reset", 0 0, v0x56320d3bae40_0;  alias, 1 drivers
S_0x56320d3af510 .scope module, "hi" "hl_reg" 6 184, 9 1 0, S_0x56320d378880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56320d3af6f0_0 .net "clk", 0 0, v0x56320d3ba5c0_0;  alias, 1 drivers
v0x56320d3af790_0 .var "data", 31 0;
v0x56320d3af850_0 .net "data_in", 31 0, v0x56320d3adfb0_0;  alias, 1 drivers
v0x56320d3af950_0 .net "data_out", 31 0, v0x56320d3af790_0;  alias, 1 drivers
v0x56320d3afa10_0 .net "enable", 0 0, L_0x56320d3d3120;  alias, 1 drivers
v0x56320d3afb20_0 .net "reset", 0 0, v0x56320d3bae40_0;  alias, 1 drivers
S_0x56320d3afc70 .scope module, "lo" "hl_reg" 6 176, 9 1 0, S_0x56320d378880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56320d3afed0_0 .net "clk", 0 0, v0x56320d3ba5c0_0;  alias, 1 drivers
v0x56320d3affe0_0 .var "data", 31 0;
v0x56320d3b00c0_0 .net "data_in", 31 0, v0x56320d3ae170_0;  alias, 1 drivers
v0x56320d3b0190_0 .net "data_out", 31 0, v0x56320d3affe0_0;  alias, 1 drivers
v0x56320d3b0250_0 .net "enable", 0 0, L_0x56320d3d3120;  alias, 1 drivers
v0x56320d3b0340_0 .net "reset", 0 0, v0x56320d3bae40_0;  alias, 1 drivers
S_0x56320d3b04b0 .scope module, "register" "regfile" 6 123, 10 1 0, S_0x56320d378880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56320d3d0f30 .functor BUFZ 32, L_0x56320d3d1b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56320d3d1fa0 .functor BUFZ 32, L_0x56320d3d1dc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56320d3b1230_2 .array/port v0x56320d3b1230, 2;
L_0x56320d3d20b0 .functor BUFZ 32, v0x56320d3b1230_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56320d3b06e0_0 .net *"_ivl_0", 31 0, L_0x56320d3d1b40;  1 drivers
v0x56320d3b07e0_0 .net *"_ivl_10", 6 0, L_0x56320d3d1e60;  1 drivers
L_0x7f68b7481a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56320d3b08c0_0 .net *"_ivl_13", 1 0, L_0x7f68b7481a38;  1 drivers
v0x56320d3b0980_0 .net *"_ivl_2", 6 0, L_0x56320d3d1be0;  1 drivers
L_0x7f68b74819f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56320d3b0a60_0 .net *"_ivl_5", 1 0, L_0x7f68b74819f0;  1 drivers
v0x56320d3b0b90_0 .net *"_ivl_8", 31 0, L_0x56320d3d1dc0;  1 drivers
v0x56320d3b0c70_0 .net "r_clk", 0 0, v0x56320d3ba5c0_0;  alias, 1 drivers
v0x56320d3b0d10_0 .net "r_clk_enable", 0 0, v0x56320d3ba660_0;  alias, 1 drivers
v0x56320d3b0dd0_0 .net "read_data1", 31 0, L_0x56320d3d0f30;  alias, 1 drivers
v0x56320d3b0eb0_0 .net "read_data2", 31 0, L_0x56320d3d1fa0;  alias, 1 drivers
v0x56320d3b0f90_0 .net "read_reg1", 4 0, L_0x56320d3d0180;  alias, 1 drivers
v0x56320d3b1070_0 .net "read_reg2", 4 0, L_0x56320d3d03e0;  alias, 1 drivers
v0x56320d3b1150_0 .net "register_v0", 31 0, L_0x56320d3d20b0;  alias, 1 drivers
v0x56320d3b1230 .array "registers", 0 31, 31 0;
v0x56320d3b1800_0 .net "reset", 0 0, v0x56320d3bae40_0;  alias, 1 drivers
v0x56320d3b18a0_0 .net "write_control", 0 0, L_0x56320d3d0c40;  alias, 1 drivers
v0x56320d3b1960_0 .net "write_data", 31 0, L_0x56320d3d17a0;  alias, 1 drivers
v0x56320d3b1b50_0 .net "write_reg", 4 0, L_0x56320d3d0ab0;  alias, 1 drivers
L_0x56320d3d1b40 .array/port v0x56320d3b1230, L_0x56320d3d1be0;
L_0x56320d3d1be0 .concat [ 5 2 0 0], L_0x56320d3d0180, L_0x7f68b74819f0;
L_0x56320d3d1dc0 .array/port v0x56320d3b1230, L_0x56320d3d1e60;
L_0x56320d3d1e60 .concat [ 5 2 0 0], L_0x56320d3d03e0, L_0x7f68b7481a38;
    .scope S_0x56320d3b04b0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56320d3b1230, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56320d3b04b0;
T_1 ;
    %wait E_0x56320d307050;
    %load/vec4 v0x56320d3b1800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56320d3b0d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56320d3b18a0_0;
    %load/vec4 v0x56320d3b1b50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56320d3b1960_0;
    %load/vec4 v0x56320d3b1b50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56320d3b1230, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56320d389860;
T_2 ;
    %wait E_0x56320d2e3790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %load/vec4 v0x56320d3ae5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x56320d3aded0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x56320d3aec30_0;
    %ix/getv 4, v0x56320d3ae790_0;
    %shiftl 4;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x56320d3aec30_0;
    %ix/getv 4, v0x56320d3ae790_0;
    %shiftr 4;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x56320d3aec30_0;
    %ix/getv 4, v0x56320d3ae790_0;
    %shiftr 4;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x56320d3aec30_0;
    %ix/getv 4, v0x56320d3aeb70_0;
    %shiftl 4;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x56320d3aec30_0;
    %ix/getv 4, v0x56320d3aeb70_0;
    %shiftr 4;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x56320d3aec30_0;
    %ix/getv 4, v0x56320d3aeb70_0;
    %shiftr 4;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x56320d3ae870_0;
    %pad/s 64;
    %load/vec4 v0x56320d3ae930_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56320d3ae330_0, 0, 64;
    %load/vec4 v0x56320d3ae330_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56320d3adfb0_0, 0, 32;
    %load/vec4 v0x56320d3ae330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56320d3ae170_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x56320d3aeb70_0;
    %pad/u 64;
    %load/vec4 v0x56320d3aec30_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56320d3ae330_0, 0, 64;
    %load/vec4 v0x56320d3ae330_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56320d3adfb0_0, 0, 32;
    %load/vec4 v0x56320d3ae330_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56320d3ae170_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x56320d3ae870_0;
    %load/vec4 v0x56320d3ae930_0;
    %mod/s;
    %store/vec4 v0x56320d3adfb0_0, 0, 32;
    %load/vec4 v0x56320d3ae870_0;
    %load/vec4 v0x56320d3ae930_0;
    %div/s;
    %store/vec4 v0x56320d3ae170_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %mod;
    %store/vec4 v0x56320d3adfb0_0, 0, 32;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %div;
    %store/vec4 v0x56320d3ae170_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x56320d3ae410_0;
    %store/vec4 v0x56320d3adfb0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x56320d3ae410_0;
    %store/vec4 v0x56320d3ae170_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x56320d3ae870_0;
    %load/vec4 v0x56320d3ae930_0;
    %add;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %add;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x56320d3ae870_0;
    %load/vec4 v0x56320d3ae930_0;
    %sub;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %sub;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %and;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %or;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %xor;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %or;
    %inv;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x56320d3ae870_0;
    %load/vec4 v0x56320d3ae930_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aec30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x56320d3add30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x56320d3ae410_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x56320d3ae410_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x56320d3ae410_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x56320d3ae410_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x56320d3ae410_0;
    %load/vec4 v0x56320d3ae4f0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x56320d3ae410_0;
    %load/vec4 v0x56320d3ae4f0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x56320d3ae410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x56320d3ae410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ade10_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x56320d3ae870_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x56320d3ae870_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aea90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aea90_0;
    %and;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aea90_0;
    %or;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3aea90_0;
    %xor;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x56320d3aea90_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56320d3ae6b0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x56320d3aeb70_0;
    %load/vec4 v0x56320d3ae9d0_0;
    %add;
    %store/vec4 v0x56320d3ae250_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56320d3afc70;
T_3 ;
    %wait E_0x56320d307050;
    %load/vec4 v0x56320d3b0340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56320d3affe0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56320d3b0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56320d3b00c0_0;
    %assign/vec4 v0x56320d3affe0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56320d3af510;
T_4 ;
    %wait E_0x56320d307050;
    %load/vec4 v0x56320d3afb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56320d3af790_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56320d3afa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56320d3af850_0;
    %assign/vec4 v0x56320d3af790_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56320d3aee90;
T_5 ;
    %wait E_0x56320d307050;
    %load/vec4 v0x56320d3af360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56320d3af100_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56320d3af1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56320d3af280_0;
    %assign/vec4 v0x56320d3af100_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56320d378880;
T_6 ;
    %wait E_0x56320d307050;
    %vpi_call/w 6 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56320d3b8030_0, v0x56320d3b70f0_0, v0x56320d3b9b60_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56320d3b9850_0, v0x56320d3b99f0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56320d3b9760_0, v0x56320d3b9920_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56320d3b9c20_0, v0x56320d3ba0b0_0, v0x56320d3b9de0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56320d3b8b70_0, v0x56320d3ba220_0, v0x56320d3ba180_0, v0x56320d3b8490_0, v0x56320d3b7d00_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "pc=%h", v0x56320d3b7670_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56320d378880;
T_7 ;
    %wait E_0x56320d309bd0;
    %load/vec4 v0x56320d3b73f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56320d3b7740_0;
    %load/vec4 v0x56320d3b9530_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56320d3b9440_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56320d3b80f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56320d3b7740_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56320d3b8030_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56320d3b9440_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56320d3b8190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x56320d3b9760_0;
    %store/vec4 v0x56320d3b9440_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56320d3b7740_0;
    %store/vec4 v0x56320d3b9440_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56320d378880;
T_8 ;
    %wait E_0x56320d307050;
    %load/vec4 v0x56320d3b9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3b75d0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56320d3b7670_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56320d3b75d0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56320d378080;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3ba5c0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56320d3ba5c0_0;
    %inv;
    %store/vec4 v0x56320d3ba5c0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56320d378080;
T_10 ;
    %fork t_1, S_0x56320d378450;
    %jmp t_0;
    .scope S_0x56320d378450;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3bae40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56320d3ba660_0, 0, 1;
    %wait E_0x56320d307050;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56320d3bae40_0, 0, 1;
    %wait E_0x56320d307050;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56320d3ad010_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56320d3ad0d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56320d3ad1b0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56320d3ace30_0, 0, 16;
    %load/vec4 v0x56320d3ad010_0;
    %load/vec4 v0x56320d3ad0d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56320d3ad1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56320d3ace30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56320d3acf30_0, 0, 32;
    %load/vec4 v0x56320d3acf30_0;
    %store/vec4 v0x56320d3bacb0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x56320d3ba8e0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x56320d307050;
    %delay 2, 0;
    %load/vec4 v0x56320d3ba9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 5 68 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.1 ;
    %load/vec4 v0x56320d3ba7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 69 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.3 ;
    %load/vec4 v0x56320d3ba750_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.4, 4;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 70 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.5 ;
    %load/vec4 v0x56320d3bad50_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 5 71 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.7 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56320d3ad010_0, 0, 6;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56320d3ad0d0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56320d3ad1b0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x56320d3ace30_0, 0, 16;
    %load/vec4 v0x56320d3ad010_0;
    %load/vec4 v0x56320d3ad0d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56320d3ad1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56320d3ace30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56320d3acf30_0, 0, 32;
    %load/vec4 v0x56320d3acf30_0;
    %store/vec4 v0x56320d3bacb0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x56320d3ba8e0_0, 0, 32;
    %wait E_0x56320d307050;
    %delay 2, 0;
    %load/vec4 v0x56320d3ba9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %jmp T_10.9;
T_10.8 ;
    %vpi_call/w 5 86 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.9 ;
    %load/vec4 v0x56320d3ba7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 87 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.11 ;
    %load/vec4 v0x56320d3ba750_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56320d3ace30_0;
    %concat/vec4; draw_concat_vec4
    %addi 0, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 88 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.13 ;
    %load/vec4 v0x56320d3bad50_0;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %jmp T_10.15;
T_10.14 ;
    %vpi_call/w 5 89 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.15 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56320d3ad010_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56320d3ad0d0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56320d3ad1b0_0, 0, 5;
    %pushi/vec4 8, 0, 16;
    %store/vec4 v0x56320d3ace30_0, 0, 16;
    %load/vec4 v0x56320d3ad010_0;
    %load/vec4 v0x56320d3ad0d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56320d3ad1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56320d3ace30_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56320d3acf30_0, 0, 32;
    %load/vec4 v0x56320d3acf30_0;
    %store/vec4 v0x56320d3bacb0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x56320d3ba8e0_0, 0, 32;
    %wait E_0x56320d307050;
    %delay 2, 0;
    %load/vec4 v0x56320d3ba9b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.16, 8;
    %jmp T_10.17;
T_10.16 ;
    %vpi_call/w 5 104 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.17 ;
    %load/vec4 v0x56320d3ba7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.18, 8;
    %jmp T_10.19;
T_10.18 ;
    %vpi_call/w 5 105 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.19 ;
    %load/vec4 v0x56320d3ba750_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56320d3ace30_0;
    %concat/vec4; draw_concat_vec4
    %addi 16, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.20, 4;
    %jmp T_10.21;
T_10.20 ;
    %vpi_call/w 5 106 "$fatal", 32'sb00000000000000000000000000000001, "address from memory being loaded, incorrect" {0 0 0};
T_10.21 ;
    %load/vec4 v0x56320d3bad50_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.22, 4;
    %jmp T_10.23;
T_10.22 ;
    %vpi_call/w 5 107 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_10.23 ;
    %end;
    .scope S_0x56320d378080;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/lw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
