INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/EE2026/MODS/MODS.srcs/sources_1/new/flexible_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mohamed/Desktop/EE2026/MODS/MODS.srcs/sim_1/new/flexible_clock_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_sim
