Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr  7 17:15:14 2025
| Host         : Ido running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_LEVEL_timing_summary_routed.rpt -pb TOP_LEVEL_timing_summary_routed.pb -rpx TOP_LEVEL_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_LEVEL
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.158        0.000                      0                   46        0.209        0.000                      0                   46        2.867        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
CLK                                         {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                        {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0                        {0.000 20.000}       40.000          25.000          
vga_controller_inst/MMCM_inst/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_2                      {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_2                      {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                                          4.579        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                         37.845        0.000                       0                     3  
vga_controller_inst/MMCM_inst/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_2                            3.158        0.000                      0                   46        0.209        0.000                      0                   46        2.867        0.000                       0                    25  
  clkfbout_clk_wiz_0_2                                                                                                                                                                       37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y17   clk_gen/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_controller_inst/MMCM_inst/inst/clk_in1
  To Clock:  vga_controller_inst/MMCM_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_controller_inst/MMCM_inst/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_controller_inst/MMCM_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_2
  To Clock:  clk_out1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        3.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.158ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.704ns (23.432%)  route 2.300ns (76.568%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.230 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.668     4.618    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X68Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.493     8.230    vga_controller_inst/CLK148_5
    SLICE_X68Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[0]/C
                         clock pessimism              0.096     8.326    
                         clock uncertainty           -0.121     8.205    
    SLICE_X68Y115        FDRE (Setup_fdre_C_R)       -0.429     7.776    vga_controller_inst/H_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                          7.776    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  3.158    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.704ns (23.656%)  route 2.272ns (76.344%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 8.228 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.639     4.590    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.491     8.228    vga_controller_inst/CLK148_5
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[10]/C
                         clock pessimism              0.094     8.322    
                         clock uncertainty           -0.121     8.201    
    SLICE_X69Y117        FDRE (Setup_fdre_C_R)       -0.429     7.772    vga_controller_inst/H_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.704ns (23.656%)  route 2.272ns (76.344%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 8.228 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.639     4.590    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.491     8.228    vga_controller_inst/CLK148_5
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[11]/C
                         clock pessimism              0.094     8.322    
                         clock uncertainty           -0.121     8.201    
    SLICE_X69Y117        FDRE (Setup_fdre_C_R)       -0.429     7.772    vga_controller_inst/H_CNT_reg[11]
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.182ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.704ns (23.656%)  route 2.272ns (76.344%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 8.228 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.639     4.590    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.491     8.228    vga_controller_inst/CLK148_5
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[9]/C
                         clock pessimism              0.094     8.322    
                         clock uncertainty           -0.121     8.201    
    SLICE_X69Y117        FDRE (Setup_fdre_C_R)       -0.429     7.772    vga_controller_inst/H_CNT_reg[9]
  -------------------------------------------------------------------
                         required time                          7.772    
                         arrival time                          -4.590    
  -------------------------------------------------------------------
                         slack                                  3.182    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.230 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.664     4.614    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.493     8.230    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[1]/C
                         clock pessimism              0.118     8.348    
                         clock uncertainty           -0.121     8.227    
    SLICE_X69Y115        FDRE (Setup_fdre_C_R)       -0.429     7.798    vga_controller_inst/H_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.230 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.664     4.614    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.493     8.230    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[2]/C
                         clock pessimism              0.118     8.348    
                         clock uncertainty           -0.121     8.227    
    SLICE_X69Y115        FDRE (Setup_fdre_C_R)       -0.429     7.798    vga_controller_inst/H_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.230 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.664     4.614    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.493     8.230    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
                         clock pessimism              0.118     8.348    
                         clock uncertainty           -0.121     8.227    
    SLICE_X69Y115        FDRE (Setup_fdre_C_R)       -0.429     7.798    vga_controller_inst/H_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.704ns (23.466%)  route 2.296ns (76.534%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 8.230 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.664     4.614    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.493     8.230    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[4]/C
                         clock pessimism              0.118     8.348    
                         clock uncertainty           -0.121     8.227    
    SLICE_X69Y115        FDRE (Setup_fdre_C_R)       -0.429     7.798    vga_controller_inst/H_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                          7.798    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.198ns  (required time - arrival time)
  Source:                 vga_controller_inst/V_CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/V_CNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 1.064ns (31.117%)  route 2.355ns (68.883%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X67Y115        FDRE                                         r  vga_controller_inst/V_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/V_CNT_reg[2]/Q
                         net (fo=7, routed)           0.863     2.933    vga_controller_inst/V_CNT[2]
    SLICE_X67Y116        LUT6 (Prop_lut6_I0_O)        0.124     3.057 r  vga_controller_inst/V_CNT[9]_i_2/O
                         net (fo=5, routed)           0.827     3.885    vga_controller_inst/V_CNT[9]_i_2_n_0
    SLICE_X68Y116        LUT4 (Prop_lut4_I2_O)        0.152     4.037 r  vga_controller_inst/V_CNT[10]_i_3/O
                         net (fo=1, routed)           0.665     4.701    vga_controller_inst/V_CNT[10]_i_3_n_0
    SLICE_X67Y116        LUT4 (Prop_lut4_I0_O)        0.332     5.033 r  vga_controller_inst/V_CNT[10]_i_2/O
                         net (fo=1, routed)           0.000     5.033    vga_controller_inst/V_CNT[10]_i_2_n_0
    SLICE_X67Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.492     8.229    vga_controller_inst/CLK148_5
    SLICE_X67Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[10]/C
                         clock pessimism              0.094     8.323    
                         clock uncertainty           -0.121     8.202    
    SLICE_X67Y116        FDRE (Setup_fdre_C_D)        0.029     8.231    vga_controller_inst/V_CNT_reg[10]
  -------------------------------------------------------------------
                         required time                          8.231    
                         arrival time                          -5.033    
  -------------------------------------------------------------------
                         slack                                  3.198    

Slack (MET) :             3.325ns  (required time - arrival time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_2 rise@6.734ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.704ns (24.840%)  route 2.130ns (75.160%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 8.229 - 6.734 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.809     1.809    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.612     1.614    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.456     2.070 f  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.824     2.894    vga_controller_inst/H_CNT[3]
    SLICE_X68Y116        LUT6 (Prop_lut6_I2_O)        0.124     3.018 f  vga_controller_inst/VGA_HS_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.808     3.827    vga_controller_inst/VGA_HS_OBUF_inst_i_4_n_0
    SLICE_X68Y115        LUT6 (Prop_lut6_I5_O)        0.124     3.951 r  vga_controller_inst/H_CNT[11]_i_1/O
                         net (fo=12, routed)          0.498     4.448    vga_controller_inst/H_CNT[11]_i_1_n_0
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           1.683     8.417    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     4.723 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     6.646    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.737 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          1.492     8.229    vga_controller_inst/CLK148_5
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[5]/C
                         clock pessimism              0.094     8.323    
                         clock uncertainty           -0.121     8.202    
    SLICE_X69Y116        FDRE (Setup_fdre_C_R)       -0.429     7.773    vga_controller_inst/H_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                          7.773    
                         arrival time                          -4.448    
  -------------------------------------------------------------------
                         slack                                  3.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_controller_inst/V_CNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/V_CNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.466%)  route 0.105ns (33.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.559     0.561    vga_controller_inst/CLK148_5
    SLICE_X66Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  vga_controller_inst/V_CNT_reg[1]/Q
                         net (fo=8, routed)           0.105     0.830    vga_controller_inst/V_CNT[1]
    SLICE_X67Y116        LUT6 (Prop_lut6_I3_O)        0.045     0.875 r  vga_controller_inst/V_CNT[4]_i_1/O
                         net (fo=1, routed)           0.000     0.875    vga_controller_inst/V_CNT[4]_i_1_n_0
    SLICE_X67Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.829     0.831    vga_controller_inst/CLK148_5
    SLICE_X67Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[4]/C
                         clock pessimism             -0.257     0.574    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.092     0.666    vga_controller_inst/V_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga_controller_inst/V_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/V_CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.728%)  route 0.130ns (38.272%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.559     0.561    vga_controller_inst/CLK148_5
    SLICE_X66Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y116        FDRE (Prop_fdre_C_Q)         0.164     0.725 r  vga_controller_inst/V_CNT_reg[0]/Q
                         net (fo=9, routed)           0.130     0.854    vga_controller_inst/V_CNT[0]
    SLICE_X67Y116        LUT5 (Prop_lut5_I3_O)        0.045     0.899 r  vga_controller_inst/V_CNT[3]_i_1/O
                         net (fo=1, routed)           0.000     0.899    vga_controller_inst/V_CNT[3]_i_1_n_0
    SLICE_X67Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.829     0.831    vga_controller_inst/CLK148_5
    SLICE_X67Y116        FDRE                                         r  vga_controller_inst/V_CNT_reg[3]/C
                         clock pessimism             -0.257     0.574    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.092     0.666    vga_controller_inst/V_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga_controller_inst/V_CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/V_CNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.558     0.560    vga_controller_inst/CLK148_5
    SLICE_X68Y117        FDRE                                         r  vga_controller_inst/V_CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vga_controller_inst/V_CNT_reg[9]/Q
                         net (fo=3, routed)           0.173     0.874    vga_controller_inst/V_CNT[9]
    SLICE_X68Y117        LUT6 (Prop_lut6_I5_O)        0.045     0.919 r  vga_controller_inst/V_CNT[9]_i_1/O
                         net (fo=1, routed)           0.000     0.919    vga_controller_inst/V_CNT[9]_i_1_n_0
    SLICE_X68Y117        FDRE                                         r  vga_controller_inst/V_CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.827     0.829    vga_controller_inst/CLK148_5
    SLICE_X68Y117        FDRE                                         r  vga_controller_inst/V_CNT_reg[9]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X68Y117        FDRE (Hold_fdre_C_D)         0.092     0.652    vga_controller_inst/V_CNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 vga_controller_inst/H_CNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.560     0.562    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y115        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga_controller_inst/H_CNT_reg[3]/Q
                         net (fo=3, routed)           0.122     0.824    vga_controller_inst/H_CNT[3]
    SLICE_X69Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.935 r  vga_controller_inst/H_CNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.935    vga_controller_inst/data0[3]
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830     0.831    vga_controller_inst/CLK148_5
    SLICE_X69Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[3]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X69Y115        FDRE (Hold_fdre_C_D)         0.105     0.667    vga_controller_inst/H_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 vga_controller_inst/H_CNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.249ns (66.238%)  route 0.127ns (33.762%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.559     0.561    vga_controller_inst/CLK148_5
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vga_controller_inst/H_CNT_reg[8]/Q
                         net (fo=5, routed)           0.127     0.829    vga_controller_inst/H_CNT[8]
    SLICE_X69Y116        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.937 r  vga_controller_inst/H_CNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.937    vga_controller_inst/data0[8]
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.829     0.831    vga_controller_inst/CLK148_5
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[8]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X69Y116        FDRE (Hold_fdre_C_D)         0.105     0.666    vga_controller_inst/H_CNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_controller_inst/V_CNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/V_CNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.560     0.562    vga_controller_inst/CLK148_5
    SLICE_X67Y115        FDRE                                         r  vga_controller_inst/V_CNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y115        FDRE (Prop_fdre_C_Q)         0.141     0.703 r  vga_controller_inst/V_CNT_reg[2]/Q
                         net (fo=7, routed)           0.180     0.883    vga_controller_inst/V_CNT[2]
    SLICE_X67Y115        LUT4 (Prop_lut4_I3_O)        0.045     0.928 r  vga_controller_inst/V_CNT[2]_i_1/O
                         net (fo=1, routed)           0.000     0.928    vga_controller_inst/V_CNT[2]_i_1_n_0
    SLICE_X67Y115        FDRE                                         r  vga_controller_inst/V_CNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830     0.831    vga_controller_inst/CLK148_5
    SLICE_X67Y115        FDRE                                         r  vga_controller_inst/V_CNT_reg[2]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X67Y115        FDRE (Hold_fdre_C_D)         0.091     0.653    vga_controller_inst/V_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_controller_inst/H_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.256ns (67.136%)  route 0.125ns (32.864%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.559     0.561    vga_controller_inst/CLK148_5
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vga_controller_inst/H_CNT_reg[5]/Q
                         net (fo=3, routed)           0.125     0.827    vga_controller_inst/H_CNT[5]
    SLICE_X69Y116        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.942 r  vga_controller_inst/H_CNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.942    vga_controller_inst/data0[5]
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.829     0.831    vga_controller_inst/CLK148_5
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[5]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X69Y116        FDRE (Hold_fdre_C_D)         0.105     0.666    vga_controller_inst/H_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_controller_inst/H_CNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.631%)  route 0.128ns (33.369%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.558     0.560    vga_controller_inst/CLK148_5
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y117        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  vga_controller_inst/H_CNT_reg[9]/Q
                         net (fo=5, routed)           0.128     0.829    vga_controller_inst/H_CNT[9]
    SLICE_X69Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.944 r  vga_controller_inst/H_CNT_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.944    vga_controller_inst/data0[9]
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.827     0.829    vga_controller_inst/CLK148_5
    SLICE_X69Y117        FDRE                                         r  vga_controller_inst/H_CNT_reg[9]/C
                         clock pessimism             -0.270     0.560    
    SLICE_X69Y117        FDRE (Hold_fdre_C_D)         0.105     0.665    vga_controller_inst/H_CNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 vga_controller_inst/H_CNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.455%)  route 0.133ns (34.545%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.559     0.561    vga_controller_inst/CLK148_5
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y116        FDRE (Prop_fdre_C_Q)         0.141     0.702 r  vga_controller_inst/H_CNT_reg[7]/Q
                         net (fo=5, routed)           0.133     0.835    vga_controller_inst/H_CNT[7]
    SLICE_X69Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.946 r  vga_controller_inst/H_CNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.946    vga_controller_inst/data0[7]
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.829     0.831    vga_controller_inst/CLK148_5
    SLICE_X69Y116        FDRE                                         r  vga_controller_inst/H_CNT_reg[7]/C
                         clock pessimism             -0.270     0.561    
    SLICE_X69Y116        FDRE (Hold_fdre_C_D)         0.105     0.666    vga_controller_inst/H_CNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 vga_controller_inst/H_CNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_controller_inst/H_CNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_2  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_2 rise@0.000ns - clk_out1_clk_wiz_0_2 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.624     0.624    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.560     0.562    vga_controller_inst/CLK148_5
    SLICE_X68Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y115        FDRE (Prop_fdre_C_Q)         0.141     0.703 f  vga_controller_inst/H_CNT_reg[0]/Q
                         net (fo=4, routed)           0.196     0.899    vga_controller_inst/H_CNT[0]
    SLICE_X68Y115        LUT1 (Prop_lut1_I0_O)        0.045     0.944 r  vga_controller_inst/H_CNT[0]_i_1/O
                         net (fo=1, routed)           0.000     0.944    vga_controller_inst/H_CNT[0]_i_1_n_0
    SLICE_X68Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  clk_gen/inst/clkout1_buf/O
                         net (fo=1, routed)           0.898     0.898    vga_controller_inst/MMCM_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    vga_controller_inst/MMCM_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  vga_controller_inst/MMCM_inst/inst/clkout1_buf/O
                         net (fo=23, routed)          0.830     0.831    vga_controller_inst/CLK148_5
    SLICE_X68Y115        FDRE                                         r  vga_controller_inst/H_CNT_reg[0]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X68Y115        FDRE (Hold_fdre_C_D)         0.091     0.653    vga_controller_inst/H_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.291    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_2
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    vga_controller_inst/MMCM_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X68Y115    vga_controller_inst/H_CNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X69Y116    vga_controller_inst/H_CNT_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y117    vga_controller_inst/V_CNT_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y117    vga_controller_inst/V_CNT_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y117    vga_controller_inst/V_CNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y117    vga_controller_inst/V_CNT_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y115    vga_controller_inst/H_CNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X68Y115    vga_controller_inst/H_CNT_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y117    vga_controller_inst/H_CNT_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y115    vga_controller_inst/H_CNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y116    vga_controller_inst/H_CNT_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y116    vga_controller_inst/H_CNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X69Y116    vga_controller_inst/H_CNT_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_2
  To Clock:  clkfbout_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    vga_controller_inst/MMCM_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  vga_controller_inst/MMCM_inst/inst/mmcm_adv_inst/CLKFBOUT



