<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › at91sam9x5.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>at91sam9x5.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Chip-specific setup code for the AT91SAM9x5 family</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2010-2012 Atmel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under GPLv2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>

<span class="cp">#include &lt;asm/irq.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;mach/at91sam9x5.h&gt;</span>
<span class="cp">#include &lt;mach/at91_pmc.h&gt;</span>
<span class="cp">#include &lt;mach/cpu.h&gt;</span>
<span class="cp">#include &lt;mach/board.h&gt;</span>

<span class="cp">#include &quot;soc.h&quot;</span>
<span class="cp">#include &quot;generic.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>
<span class="cp">#include &quot;sam9_smc.h&quot;</span>

<span class="cm">/* --------------------------------------------------------------------</span>
<span class="cm"> *  Clocks</span>
<span class="cm"> * -------------------------------------------------------------------- */</span>

<span class="cm">/*</span>
<span class="cm"> * The peripheral clocks.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pioAB_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pioAB_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_PIOAB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pioCD_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pioCD_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_PIOCD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">smd_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;smd_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_SMD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usart0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usart0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_USART0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usart1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usart1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_USART1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usart2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usart2_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_USART2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* USART3 clock - Only for sam9g25/sam9x25 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">usart3_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;usart3_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_USART3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">twi0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;twi0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_TWI0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">twi1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;twi1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_TWI1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">twi2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;twi2_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_TWI2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mci0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_MCI0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_SPI0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">spi1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;spi1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_SPI1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_UART0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uart1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uart1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_UART1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">tcb0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;tcb0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_TCB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pwm_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pwm_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_PWM</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">adc_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;adc_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_ADC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>	<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">adc_op_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;adc_op_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">rate_hz</span>	<span class="o">=</span> <span class="mi">5000000</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dma0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_DMA0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>	<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">dma1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;dma1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_DMA1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">uhphs_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uhphs&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_UHPHS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">udphs_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;udphs_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_UDPHS</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* emac0 clock - Only for sam9g25/sam9x25/sam9g35/sam9x35 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">macb0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_EMAC0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* lcd clock - Only for sam9g15/sam9g35/sam9x35 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">lcdc_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;lcdc_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_LCDC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* isi clock - Only for sam9g25 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">isi_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;isi_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_ISI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mmc1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;mci1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_MCI1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* emac1 clock - Only for sam9x25 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">macb1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_EMAC1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">ssc_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;ssc_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_SSC</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* can0 clock - Only for sam9x35 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">can0_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;can0_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_CAN0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>
<span class="cm">/* can1 clock - Only for sam9x35 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">can1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;can1_clk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_CAN1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PERIPHERAL</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">periph_clocks</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">pioAB_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pioCD_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smd_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usart0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usart1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usart2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">twi0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">twi1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">twi2_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mmc0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spi0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spi1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tcb0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">adc_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">adc_op_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma0_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uhphs_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">udphs_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mmc1_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssc_clk</span><span class="p">,</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><p>irq0</p></td><td class="code"><div class="highlight"><pre><span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">periph_clocks_lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* lookup table for DT entries */</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;usart&quot;</span><span class="p">,</span> <span class="s">&quot;fffff200.serial&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mck</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;usart&quot;</span><span class="p">,</span> <span class="s">&quot;f801c000.serial&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usart0_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;usart&quot;</span><span class="p">,</span> <span class="s">&quot;f8020000.serial&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usart1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;usart&quot;</span><span class="p">,</span> <span class="s">&quot;f8024000.serial&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usart2_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;usart&quot;</span><span class="p">,</span> <span class="s">&quot;f8028000.serial&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usart3_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;t0_clk&quot;</span><span class="p">,</span> <span class="s">&quot;f8008000.timer&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tcb0_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;t0_clk&quot;</span><span class="p">,</span> <span class="s">&quot;f800c000.timer&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tcb0_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;dma_clk&quot;</span><span class="p">,</span> <span class="s">&quot;ffffec00.dma-controller&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma0_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;dma_clk&quot;</span><span class="p">,</span> <span class="s">&quot;ffffee00.dma-controller&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pioA&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pioAB_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pioB&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pioAB_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pioC&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pioCD_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;pioD&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pioCD_clk</span><span class="p">),</span>
	<span class="cm">/* additional fake clock for macb_hclk */</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="s">&quot;f802c000.ethernet&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">macb0_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="s">&quot;f8030000.ethernet&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">macb1_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;hclk&quot;</span><span class="p">,</span> <span class="s">&quot;600000.ohci&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uhphs_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;ohci_clk&quot;</span><span class="p">,</span> <span class="s">&quot;600000.ohci&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uhphs_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_DEV_ID</span><span class="p">(</span><span class="s">&quot;ehci_clk&quot;</span><span class="p">,</span> <span class="s">&quot;700000.ehci&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">uhphs_clk</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * The two programmable clocks.</span>
<span class="cm"> * You must configure pin multiplexing to bring these signals out.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pck0</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pck0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="n">AT91_PMC_PCK0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PROGRAMMABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">pck1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pck1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pmc_mask</span>	<span class="o">=</span> <span class="n">AT91_PMC_PCK1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">CLK_TYPE_PROGRAMMABLE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">at91sam9x5_register_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_clocks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="n">periph_clocks</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">periph_clocks_lookups</span><span class="p">,</span>
			 <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">periph_clocks_lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_at91sam9g25</span><span class="p">()</span>
	<span class="o">||</span> <span class="n">cpu_is_at91sam9x25</span><span class="p">())</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">usart3_clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_at91sam9g25</span><span class="p">()</span>
	<span class="o">||</span> <span class="n">cpu_is_at91sam9x25</span><span class="p">()</span>
	<span class="o">||</span> <span class="n">cpu_is_at91sam9g35</span><span class="p">()</span>
	<span class="o">||</span> <span class="n">cpu_is_at91sam9x35</span><span class="p">())</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">macb0_clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_at91sam9g15</span><span class="p">()</span>
	<span class="o">||</span> <span class="n">cpu_is_at91sam9g35</span><span class="p">()</span>
	<span class="o">||</span> <span class="n">cpu_is_at91sam9x35</span><span class="p">())</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lcdc_clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_at91sam9g25</span><span class="p">())</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">isi_clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_at91sam9x25</span><span class="p">())</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">macb1_clk</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_at91sam9x25</span><span class="p">()</span>
	<span class="o">||</span> <span class="n">cpu_is_at91sam9x35</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">can0_clk</span><span class="p">);</span>
		<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">can1_clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pck0</span><span class="p">);</span>
	<span class="n">clk_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pck1</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* --------------------------------------------------------------------</span>
<span class="cm"> *  AT91SAM9x5 processor initialization</span>
<span class="cm"> * -------------------------------------------------------------------- */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">at91sam9x5_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">at91_init_sram</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">AT91SAM9X5_SRAM_BASE</span><span class="p">,</span> <span class="n">AT91SAM9X5_SRAM_SIZE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">at91sam9x5_initialize</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">at91_extern_irq</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">AT91SAM9X5_ID_IRQ0</span><span class="p">);</span>

	<span class="cm">/* Register GPIO subsystem (using DT) */</span>
	<span class="n">at91_gpio_init</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* --------------------------------------------------------------------</span>
<span class="cm"> *  Interrupt initialization</span>
<span class="cm"> * -------------------------------------------------------------------- */</span>
<span class="cm">/*</span>
<span class="cm"> * The default interrupt priority levels (0 = lowest, 7 = highest).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">at91sam9x5_default_irq_priority</span><span class="p">[</span><span class="n">NR_AIC_IRQS</span><span class="p">]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="mi">7</span><span class="p">,</span>	<span class="cm">/* Advanced Interrupt Controller (FIQ) */</span>
	<span class="mi">7</span><span class="p">,</span>	<span class="cm">/* System Peripherals */</span>
	<span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Parallel IO Controller A and B */</span>
	<span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Parallel IO Controller C and D */</span>
	<span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Soft Modem */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* USART 0 */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* USART 1 */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* USART 2 */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* USART 3 */</span>
	<span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Two-Wire Interface 0 */</span>
	<span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Two-Wire Interface 1 */</span>
	<span class="mi">6</span><span class="p">,</span>	<span class="cm">/* Two-Wire Interface 2 */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Multimedia Card Interface 0 */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Serial Peripheral Interface 0 */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* Serial Peripheral Interface 1 */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* UART 0 */</span>
	<span class="mi">5</span><span class="p">,</span>	<span class="cm">/* UART 1 */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Timer Counter 0, 1, 2, 3, 4 and 5 */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Pulse Width Modulation Controller */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* ADC Controller */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DMA Controller 0 */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DMA Controller 1 */</span>
	<span class="mi">2</span><span class="p">,</span>	<span class="cm">/* USB Host High Speed port */</span>
	<span class="mi">2</span><span class="p">,</span>	<span class="cm">/* USB Device High speed port */</span>
	<span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Ethernet MAC 0 */</span>
	<span class="mi">3</span><span class="p">,</span>	<span class="cm">/* LDC Controller or Image Sensor Interface */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Multimedia Card Interface 1 */</span>
	<span class="mi">3</span><span class="p">,</span>	<span class="cm">/* Ethernet MAC 1 */</span>
	<span class="mi">4</span><span class="p">,</span>	<span class="cm">/* Synchronous Serial Interface */</span>
	<span class="mi">4</span><span class="p">,</span>	<span class="cm">/* CAN Controller 0 */</span>
	<span class="mi">4</span><span class="p">,</span>	<span class="cm">/* CAN Controller 1 */</span>
	<span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Advanced Interrupt Controller (IRQ0) */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">at91_init_soc</span> <span class="n">__initdata</span> <span class="n">at91sam9x5_soc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map_io</span> <span class="o">=</span> <span class="n">at91sam9x5_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">default_irq_priority</span> <span class="o">=</span> <span class="n">at91sam9x5_default_irq_priority</span><span class="p">,</span>
	<span class="p">.</span><span class="n">register_clocks</span> <span class="o">=</span> <span class="n">at91sam9x5_register_clocks</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">at91sam9x5_initialize</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
