Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,19
design__inferred_latch__count,0
design__instance__count,1633
design__instance__area,13157.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0006880941218696535
power__switching__total,0.0002704554935917258
power__leakage__total,1.31896271682308E-8
power__total,0.0009585628286004066
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2607570067009733
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2684245957039475
timing__hold__ws__corner:nom_tt_025C_1v80,0.3146190619303515
timing__setup__ws__corner:nom_tt_025C_1v80,10.689020637825367
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.314619
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,14.532324
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2631442638271898
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2737280202202705
timing__hold__ws__corner:nom_ss_100C_1v60,0.8522051083805299
timing__setup__ws__corner:nom_ss_100C_1v60,5.6088086873621865
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.852205
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,8.953258
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25854469297280985
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2648178973285702
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11224355096406774
timing__setup__ws__corner:nom_ff_n40C_1v95,12.519988955501038
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112244
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,11
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2580173092656219
clock__skew__worst_setup,0.2628814740298288
timing__hold__ws,0.1098857147488359
timing__setup__ws,5.49380290143473
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109886
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.855588
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1633
design__instance__area__stdcell,13157.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.797755
design__instance__utilization__stdcell,0.797755
design__instance__count__class:buffer,4
design__instance__count__class:inverter,85
design__instance__count__class:sequential_cell,243
design__instance__count__class:multi_input_combinational_cell,956
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,831
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,23097.3
design__violations,0
design__instance__count__class:timing_repair_buffer,92
design__instance__count__class:clock_buffer,18
design__instance__count__class:clock_inverter,10
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,39
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1415
route__net__special,2
route__drc_errors__iter:1,746
route__wirelength__iter:1,26379
route__drc_errors__iter:2,340
route__wirelength__iter:2,26076
route__drc_errors__iter:3,323
route__wirelength__iter:3,26066
route__drc_errors__iter:4,11
route__wirelength__iter:4,26046
route__drc_errors__iter:5,0
route__wirelength__iter:5,26047
route__drc_errors,0
route__wirelength,26047
route__vias,9596
route__vias__singlecut,9596
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,277.75
timing__unannotated_net__count__corner:nom_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.26004457656592245
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2660612083734355
timing__hold__ws__corner:min_tt_025C_1v80,0.31002723488178735
timing__setup__ws__corner:min_tt_025C_1v80,10.765470597463207
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310027
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,14.603090
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26187772136487714
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.271294411281465
timing__hold__ws__corner:min_ss_100C_1v60,0.8436274140273796
timing__setup__ws__corner:min_ss_100C_1v60,5.752545269622665
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.843627
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,9.072294
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2580173092656219
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2628814740298288
timing__hold__ws__corner:min_ff_n40C_1v95,0.1098857147488359
timing__setup__ws__corner:min_ff_n40C_1v95,12.575881136855086
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109886
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2611658463413543
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2730242498250566
timing__hold__ws__corner:max_tt_025C_1v80,0.31927883462994433
timing__setup__ws__corner:max_tt_025C_1v80,10.627980574205145
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.319279
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,14.478285
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,53
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2639732673831232
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.2795872223984393
timing__hold__ws__corner:max_ss_100C_1v60,0.8598560995488165
timing__setup__ws__corner:max_ss_100C_1v60,5.49380290143473
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.859856
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,8.855588
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,53
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25863475981822986
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26868247276428553
timing__hold__ws__corner:max_ff_n40C_1v95,0.11496376398478594
timing__setup__ws__corner:max_ff_n40C_1v95,12.47099081523568
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114964
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,53
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,53
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000673096
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000586884
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000163747
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000586884
design_powergrid__voltage__worst,0.0000586884
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.0000673096
design_powergrid__drop__worst__net:VPWR,0.0000673096
design_powergrid__voltage__worst__net:VGND,0.0000586884
design_powergrid__drop__worst__net:VGND,0.0000586884
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000016200000000000000749227069274382984076510183513164520263671875
ir__drop__worst,0.000067299999999999996001635860221057328089955262839794158935546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
