

================================================================
== Vitis HLS Report for 'if_loop_3'
================================================================
* Date:           Thu Apr 27 10:04:35 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        if_loop_3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.635 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |        ?|        ?|        39|         35|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     107|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|    2283|    1738|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     240|    -|
|Register         |        -|    -|     200|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    2483|    2085|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|       1|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+------+------+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |sdiv_32ns_32ns_32_36_1_U1  |sdiv_32ns_32ns_32_36_1  |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+
    |Total                      |                        |        0|   0|  2283|  1738|    0|
    +---------------------------+------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_111_p2   |         +|   0|  0|  38|          31|           1|
    |dist_fu_128_p2       |         -|   0|  0|  39|          32|          32|
    |ap_condition_188     |       and|   0|  0|   6|           1|           1|
    |icmp_ln12_fu_105_p2  |      icmp|   0|  0|  18|          32|          32|
    |ap_enable_pp0        |       xor|   0|  0|   6|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 107|          97|          68|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  159|         36|    1|         36|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |    9|          2|   31|         62|
    |ap_sig_allocacmp_sum_load    |    9|          2|   32|         64|
    |ap_sig_allocacmp_sum_load_1  |    9|          2|   32|         64|
    |i_fu_48                      |    9|          2|   31|         62|
    |sum_fu_52                    |    9|          2|   32|         64|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  240|         54|  163|        360|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |a_load_reg_185               |  32|   0|   32|          0|
    |ap_CS_fsm                    |  35|   0|   35|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |b_load_reg_190               |  32|   0|   32|          0|
    |dist_reg_195                 |  32|   0|   32|          0|
    |i_fu_48                      |  31|   0|   31|          0|
    |icmp_ln12_reg_171            |   1|   0|    1|          0|
    |sum_fu_52                    |  32|   0|   32|          0|
    |tmp_reg_200                  |   1|   0|    1|          0|
    |tmp_reg_200_pp0_iter1_reg    |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 200|   0|  200|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|     if_loop_3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|     if_loop_3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|     if_loop_3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|     if_loop_3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|     if_loop_3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|     if_loop_3|  return value|
|ap_return   |  out|   32|  ap_ctrl_hs|     if_loop_3|  return value|
|a_address0  |  out|    7|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   32|   ap_memory|             a|         array|
|b_address0  |  out|    7|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   32|   ap_memory|             b|         array|
|n           |   in|   32|     ap_none|             n|        scalar|
+------------+-----+-----+------------+--------------+--------------+

