# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Dan-1-ZedBoard-Logic-Gates-And-Switches.srcs/sources_1/new/AndGate.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
