Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 71790214b6754e2388e6b9b177482dcf --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_UPDOWN10_behav xil_defaultlib.TEST_UPDOWN10 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/udagawa/projects/FPGA/Vivado/UPDOWN10_2/UPDOWN10_2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UPDOWN(SEC1_MAX=4)
Compiling module xil_defaultlib.TEST_UPDOWN10
Compiling module xil_defaultlib.glbl
Built simulation snapshot TEST_UPDOWN10_behav
