// Seed: 2151089238
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout supply1 id_2;
  inout supply1 id_1;
  assign id_1 = -1 + 1'h0 == id_1;
  wire id_4;
  assign module_1.id_0 = 0;
  assign id_2 = 1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_4 = 32'd75
) (
    input tri id_0,
    input wand id_1,
    input tri1 id_2
    , id_29,
    output supply1 id_3,
    input wire _id_4,
    output tri0 id_5,
    input supply0 id_6,
    output wor id_7,
    output tri1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input wand id_11,
    input tri0 id_12,
    input uwire id_13,
    input wire id_14,
    output tri0 id_15,
    output wand id_16,
    input wire id_17,
    input wand id_18,
    output tri0 id_19,
    input wor id_20
    , id_30,
    output supply0 id_21,
    output supply1 id_22,
    output wor id_23,
    input tri id_24,
    input tri0 id_25,
    output wand id_26,
    input tri id_27
);
  logic [-1 : -1  !=  id_4] id_31;
  module_0 modCall_1 (
      id_30,
      id_31,
      id_29
  );
endmodule
