Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 13:33:25 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #1                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.516 |              0.320 |
| Logic Delay               | 0.097(14%)          | 6.371(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(31%)         |
| Net Delay                 | 0.639(86%)          | 17.145(72%)                                                                                                                                                                                                                                                                                                                     | 0.224(70%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.141 |             -0.042 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.334 |             24.629 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[250]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[250]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[250]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #2                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.472 |              0.717 |
| Logic Delay               | 0.097(14%)          | 6.362(28%)                                                                                                                                                                                                                                                                                                                      | 0.095(14%)         |
| Net Delay                 | 0.639(86%)          | 17.110(72%)                                                                                                                                                                                                                                                                                                                     | 0.622(86%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.159 |             -0.098 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.360 |             24.177 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[242]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[242]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[242]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #3                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.402 |              0.379 |
| Logic Delay               | 0.097(14%)          | 6.438(28%)                                                                                                                                                                                                                                                                                                                      | 0.095(26%)         |
| Net Delay                 | 0.639(86%)          | 16.964(72%)                                                                                                                                                                                                                                                                                                                     | 0.284(74%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.158 |             -0.099 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.431 |             24.514 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[241]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[241]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[241]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #4                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.410 |              0.458 |
| Logic Delay               | 0.097(14%)          | 6.434(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(21%)         |
| Net Delay                 | 0.639(86%)          | 16.976(72%)                                                                                                                                                                                                                                                                                                                     | 0.362(79%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.145 |             -0.043 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.436 |             24.491 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[252]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[252]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[252]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #5                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.398 |              0.342 |
| Logic Delay               | 0.097(14%)          | 6.379(28%)                                                                                                                                                                                                                                                                                                                      | 0.095(28%)         |
| Net Delay                 | 0.639(86%)          | 17.019(72%)                                                                                                                                                                                                                                                                                                                     | 0.247(72%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.149 |             -0.034 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.444 |             24.616 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[254]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[254]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[254]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #6                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.359 |              0.546 |
| Logic Delay               | 0.097(14%)          | 6.423(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(18%)         |
| Net Delay                 | 0.639(86%)          | 16.936(72%)                                                                                                                                                                                                                                                                                                                     | 0.450(82%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.159 |             -0.026 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.473 |             24.420 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[253]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[253]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[253]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #7                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.359 |              0.462 |
| Logic Delay               | 0.097(14%)          | 6.432(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(21%)         |
| Net Delay                 | 0.639(86%)          | 16.927(72%)                                                                                                                                                                                                                                                                                                                     | 0.366(79%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.158 |             -0.100 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.474 |             24.430 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 2%                                                                                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[243]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[243]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[243]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #8                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.358 |              0.510 |
| Logic Delay               | 0.097(14%)          | 6.345(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(19%)         |
| Net Delay                 | 0.639(86%)          | 17.013(72%)                                                                                                                                                                                                                                                                                                                     | 0.414(81%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.149 |             -0.034 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.484 |             24.448 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 2%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[248]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[248]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[248]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #9                                                                                                                                                             | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.331 |              0.594 |
| Logic Delay               | 0.097(14%)          | 6.304(28%)                                                                                                                                                                                                                                                                                                                      | 0.097(17%)         |
| Net Delay                 | 0.639(86%)          | 17.027(72%)                                                                                                                                                                                                                                                                                                                     | 0.497(83%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.163 |             -0.043 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.497 |             24.354 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                                        | 0% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[240]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[240]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[240]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
|      Characteristics      |   WorstPath to Src  |                                                                                                                                                             Path #10                                                                                                                                                            | WorstPath from Dst |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
| Requirement               |              25.000 |                                                                                                                                                                                                                                                                                                                          25.000 |             25.000 |
| Path Delay                |               0.736 |                                                                                                                                                                                                                                                                                                                          23.326 |              0.918 |
| Logic Delay               | 0.097(14%)          | 6.335(28%)                                                                                                                                                                                                                                                                                                                      | 0.096(11%)         |
| Net Delay                 | 0.639(86%)          | 16.991(72%)                                                                                                                                                                                                                                                                                                                     | 0.822(89%)         |
| Clock Skew                |              -0.100 |                                                                                                                                                                                                                                                                                                                          -0.158 |             -0.099 |
| Slack                     |              24.156 |                                                                                                                                                                                                                                                                                                                           1.507 |             23.975 |
| Timing Exception          |                     |                                                                                                                                                                                                                                                                                                                                 |                    |
| Bounding Box Size         | 1% x 0%             | 13% x 3%                                                                                                                                                                                                                                                                                                                        | 1% x 0%            |
| Clock Region Distance     | (0, 0)              | (0, 0)                                                                                                                                                                                                                                                                                                                          | (0, 0)             |
| Cumulative Fanout         |                   1 |                                                                                                                                                                                                                                                                                                                             797 |                  1 |
| Fixed Loc                 |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Fixed Route               |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Hold Fix Detour           |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                                                                                                                                                                                                                    | Safely Timed       |
| Logic Levels              |                   0 |                                                                                                                                                                                                                                                                                                                              62 |                  0 |
| Routes                    |                   1 |                                                                                                                                                                                                                                                                                                                              62 |                  1 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT2 LUT6 LUT6 FDRE | FDRE FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| End Point Clock           | clk                 | clk                                                                                                                                                                                                                                                                                                                             | clk                |
| DSP Block                 | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| BRAM                      | None                | None                                                                                                                                                                                                                                                                                                                            | None               |
| IO Crossings              |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| SLR Crossings             |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| PBlocks                   |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| High Fanout               |                   1 |                                                                                                                                                                                                                                                                                                                              48 |                  1 |
| Dont Touch                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Mark Debug                |                   0 |                                                                                                                                                                                                                                                                                                                               0 |                  0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                                                                                                                                                                                                          | FDRE/C             |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                                                                                                                                                                                                          | FDRE/D             |
| Start Point Pin           | sr_p.sr_3[69]/C     | muon_cand_4.pt[1]/C                                                                                                                                                                                                                                                                                                             | sr_p.sr_1[251]/C   |
| End Point Pin             | muon_cand_4.pt[1]/D | sr_p.sr_1[251]/D                                                                                                                                                                                                                                                                                                                | sr_p.sr_2[251]/D   |
+---------------------------+---------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 6 | 7 | 8 | 9 | 10 | 12 | 14 | 15 | 16 | 17 | 18 | 21 | 22 | 25 | 26 | 27 | 28 | 29 | 30 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 42 | 43 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 62 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
| clk             | 25.000ns    | 744 | 7 | 9 | 1 | 6 |  5 |  4 |  2 | 13 |  5 |  3 |  9 |  8 |  8 |  8 |  4 |  4 |  6 |  7 |  3 |  1 | 10 |  7 |  1 | 13 |  2 |  2 |  6 |  6 | 12 |  4 |  4 |  6 |  4 |  2 |  3 | 12 |  1 |  1 | 11 |  4 |  3 |  4 |  9 | 16 |
+-----------------+-------------+-----+---+---+---+---+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                           Module                           | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3   |    LUT4   |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                    wrapper | 0.75 |           3.78 |            7084 | 0(0.0%) | 241(5.1%) | 181(3.9%) | 209(4.5%) | 1878(40.0%) | 2187(46.6%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D000_SHORTSR-freq40retfan10000_rev_1 | 0.59 |           4.17 |            4605 | 0(0.0%) | 240(5.2%) | 181(3.9%) | 124(2.7%) | 1878(40.7%) | 2187(47.4%) |          0 |   0 |    0 |    0 |    0 |
+----------------+------------------------------------------------------------+------+----------------+-----------------+---------+-----------+-----------+-----------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                1 |       108% | (CLEM_X58Y425,CLEL_R_X58Y426)   | wrapper(100%) |            0% |          5.25 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                0 |        96% | (CLEL_R_X62Y433,CLEL_R_X62Y433) | wrapper(100%) |            0% |          5.25 | 87%          | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
| South     |                0 |       103% | (CLEL_R_X66Y422,CLEL_R_X66Y422) | wrapper(100%) |            0% |           4.5 | 87%          | NA         |  37% |   0% | NA   | NA   | NA  |    0% |  NA |
| West      |                0 |        87% | (CLEL_R_X55Y421,CLEL_R_X55Y421) | wrapper(100%) |            0% |          5.75 | 100%         | NA         |   0% |   0% | NA   | NA   | NA  |    0% |  NA |
+-----------+------------------+------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.009% | (CLEM_X66Y418,CLEM_X67Y423)     | wrapper(100%) |            0% |       4.75694 | 95%          | 0%         |  10% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                1 |           0.007% | (CLEM_X58Y418,CLEM_X58Y420)     | wrapper(100%) |            0% |       5.08333 | 95%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                2 |           0.012% | (CLEM_X56Y428,CLEM_X59Y431)     | wrapper(100%) |            0% |       4.80729 | 85%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Global |                1 |           0.010% | (CLEM_X57Y416,CLEM_X58Y420)     | wrapper(100%) |            0% |       5.06667 | 96%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                0 |           0.003% | (CLEM_X59Y432,CLEM_X59Y432)     | wrapper(100%) |            0% |          4.25 | 75%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                3 |           0.048% | (CLEM_X64Y416,CLEM_X67Y423)     | wrapper(100%) |            0% |       4.83594 | 94%          | 0%         |   9% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.092% | (CLEM_X54Y414,CLEM_X65Y429)     | wrapper(100%) |            0% |       4.73713 | 87%          | 0%         |   7% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                2 |           0.091% | (CLEM_X56Y428,CLEM_X59Y431)     | wrapper(100%) |            0% |       4.80729 | 85%          | 0%         |   7% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      | Short  |                4 |           0.145% | (CLEL_R_X53Y409,CLEL_R_X68Y424) | wrapper(100%) |            0% |       3.66829 | 69%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion | Congestion Window | Cell Names | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------+------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* No router congested regions found.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X63Y437 | 379             | 479          | 34%                  | wrapper(100%) | Y                   |
| CLEM_X64Y437   | 380             | 479          | 33%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y436 | 374             | 480          | 33%                  | wrapper(100%) | Y                   |
| CLEM_X64Y438   | 380             | 478          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y437 | 374             | 479          | 32%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y436 | 379             | 480          | 32%                  | wrapper(100%) | Y                   |
| CLEM_X64Y435   | 380             | 481          | 31%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y438 | 379             | 478          | 31%                  | wrapper(100%) | Y                   |
| CLEM_X64Y436   | 380             | 480          | 30%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y434 | 374             | 482          | 30%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X60Y437 | 365             | 479          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X64Y435   | 380             | 481          | 29%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y436 | 379             | 480          | 29%                  | wrapper(100%) | Y                   |
| CLEM_X60Y435   | 363             | 481          | 29%                  | wrapper(100%) | N                   |
| CLEM_X59Y433   | 359             | 483          | 29%                  | wrapper(100%) | N                   |
| CLEM_X63Y428   | 377             | 488          | 28%                  | wrapper(100%) | N                   |
| CLEM_X63Y436   | 377             | 480          | 28%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y437 | 379             | 479          | 28%                  | wrapper(100%) | Y                   |
| CLEL_R_X62Y436 | 374             | 480          | 28%                  | wrapper(100%) | Y                   |
| CLEL_R_X58Y435 | 356             | 481          | 28%                  | wrapper(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


