// Seed: 482840177
module module_0 (
    input supply0 id_0
);
  always begin
    id_2 = 1;
  end
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wire id_5,
    output tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    input uwire id_10
    , id_17,
    input wor id_11,
    input tri id_12,
    input tri id_13,
    output logic id_14,
    input supply0 id_15
);
  always_latch id_14 <= 1;
  wire  id_18;
  uwire id_19 = 1;
  assign id_17 = id_17;
  module_0(
      id_0
  );
  assign id_5 = 1 || 1;
  assign id_1 = 1;
endmodule
