{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521328039456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521328039460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 17 20:07:19 2018 " "Processing started: Sat Mar 17 20:07:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521328039460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521328039460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX -c MUX " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX -c MUX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521328039460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1521328039738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1521328039738 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16_to_1.vhd 2 1 " "Using design file mux16_to_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_to_1-rtl " "Found design unit 1: mux16_to_1-rtl" {  } { { "mux16_to_1.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/mux16_to_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048292 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_to_1 " "Found entity 1: mux16_to_1" {  } { { "mux16_to_1.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/mux16_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521328048292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux16_to_1 " "Elaborating entity \"mux16_to_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521328048295 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_to_1.vhd 2 1 " "Using design file mux4_to_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_to_1-rtl " "Found design unit 1: mux4_to_1-rtl" {  } { { "mux4_to_1.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/mux4_to_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048307 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_to_1 " "Found entity 1: mux4_to_1" {  } { { "mux4_to_1.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/mux4_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048307 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521328048307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_to_1 mux4_to_1:\\G1:0:muxes " "Elaborating entity \"mux4_to_1\" for hierarchy \"mux4_to_1:\\G1:0:muxes\"" {  } { { "mux16_to_1.vhd" "\\G1:0:muxes" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/mux16_to_1.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521328048308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec2_to_4.vhd 2 1 " "Using design file dec2_to_4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2_to_4-rtl " "Found design unit 1: dec2_to_4-rtl" {  } { { "dec2_to_4.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/dec2_to_4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048311 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2_to_4 " "Found entity 1: dec2_to_4" {  } { { "dec2_to_4.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/dec2_to_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521328048311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2_to_4 mux4_to_1:\\G1:0:muxes\|dec2_to_4:pt1 " "Elaborating entity \"dec2_to_4\" for hierarchy \"mux4_to_1:\\G1:0:muxes\|dec2_to_4:pt1\"" {  } { { "mux4_to_1.vhd" "pt1" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/mux4_to_1.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521328048311 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extra_logic.vhd 2 1 " "Using design file extra_logic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extra_logic-rtl " "Found design unit 1: extra_logic-rtl" {  } { { "extra_logic.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/extra_logic.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048315 ""} { "Info" "ISGN_ENTITY_NAME" "1 extra_logic " "Found entity 1: extra_logic" {  } { { "extra_logic.vhd" "" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/extra_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521328048315 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1521328048315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extra_logic mux4_to_1:\\G1:0:muxes\|extra_logic:pt2 " "Elaborating entity \"extra_logic\" for hierarchy \"mux4_to_1:\\G1:0:muxes\|extra_logic:pt2\"" {  } { { "mux4_to_1.vhd" "pt2" { Text "/home/ec2015/ra165457/Desktop/MC613/Lab03/Parte 2/MUX/mux4_to_1.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521328048315 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1521328049980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1521328050277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521328050277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1521328050327 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1521328050327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1521328050327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1521328050327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1173 " "Peak virtual memory: 1173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521328050342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 17 20:07:30 2018 " "Processing ended: Sat Mar 17 20:07:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521328050342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521328050342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521328050342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521328050342 ""}
