#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 23 13:34:50 2022
# Process ID: 1620
# Current directory: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5376 D:\VHDL\xkudel13\digital-electronics-1\labs\06-counter\counter\counter.xpr
# Log file: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/vivado.log
# Journal file: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.xpr
INFO: [Project 1-313] Project file moved from 'D:/Documents/xkudel13/digital-electronics-1/labs/06-counter/counter' since last save.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'counter.xpr' upgraded for this version of Vivado.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.027 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.027 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1000.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 600 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1000.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.027 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 520 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 300 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.027 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cnt_up_down'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
"xelab -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xillinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 074b2c866508473d863c02b22dfb339f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_cnt_up_down_behav xil_defaultlib.tb_cnt_up_down -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=8)\]
Compiling architecture testbench of entity xil_defaultlib.tb_cnt_up_down
Built simulation snapshot tb_cnt_up_down_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cnt_up_down_behav -key {Behavioral:sim_1:Functional:tb_cnt_up_down} -tclbatch {tb_cnt_up_down.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_cnt_up_down.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 800ns
Note: Stimulus process started
Time: 0 ps  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
Note: Stimulus process finished
Time: 220 ns  Iteration: 0  Process: /tb_cnt_up_down/p_stimulus  File: D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sim_1/new/tb_cnt_up_down.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cnt_up_down_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 800ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.027 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.242 ; gain = 252.434
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1528.664 ; gain = 304.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1544.906 ; gain = 321.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1544.906 ; gain = 321.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1544.906 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1638.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 1741.480 ; gain = 517.672
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 1741.480 ; gain = 741.453
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1741.480 ; gain = 0.000
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1741.480 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-549] port width mismatch for port 'cnt_o': port width = 16, actual width = 4 [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:101]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.480 ; gain = 0.000
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1741.480 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
ERROR: [Synth 8-549] port width mismatch for port 'cnt_o': port width = 16, actual width = 4 [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:110]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 15 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 15 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 15 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
ERROR: [Synth 8-549] port width mismatch for port 'cnt_o': port width = 4, actual width = 16 [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:110]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 15 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
7 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 15 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.480 ; gain = 0.000
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.480 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cnt_up_down' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvhdl --incr --relax -prj tb_cnt_up_down_vhdl.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.480 ; gain = 0.000
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1741.480 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 8 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
ERROR: [Synth 8-690] width mismatch in assignment; target has 4 bits, source has 2 bits [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.480 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1741.480 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1742.828 ; gain = 1.348
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1742.828 ; gain = 1.348
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 15 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
ERROR: [Synth 8-7055] Out of bounds slice access for array led [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-97] array index 15 out of range [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:132]
ERROR: [Synth 8-285] failed synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1747.910 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1747.910 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1747.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1747.910 ; gain = 0.000
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1747.910 ; gain = 0.000
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1751.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1751.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1751.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1751.332 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1751.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1755.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1755.934 ; gain = 4.602
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1755.934 ; gain = 4.602
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1756.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1756.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1756.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1756.867 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1756.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:12]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1761.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1761.941 ; gain = 5.074
14 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1761.941 ; gain = 5.074
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1762.723 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.723 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1762.723 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1762.723 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[]'. [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1767.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1767.281 ; gain = 4.559
14 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1767.281 ; gain = 4.559
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1767.281 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:55]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1767.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1767.281 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1767.281 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1767.281 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1769.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1769.586 ; gain = 2.305
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1769.586 ; gain = 2.305
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1769.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1769.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1769.586 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1769.586 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1769.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1771.535 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.535 ; gain = 1.949
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1771.535 ; gain = 1.949
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1771.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1771.828 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1771.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1776.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1776.160 ; gain = 4.332
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1776.160 ; gain = 4.332
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1816.789 ; gain = 40.629
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:56]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (1#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'clock_enable__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
	Parameter g_MAX bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_enable__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/clock_enable.vhd:36]
INFO: [Synth 8-638] synthesizing module 'cnt_up_down__parameterized0' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
	Parameter g_CNT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cnt_up_down__parameterized0' (2#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/cnt_up_down.vhd:35]
INFO: [Synth 8-638] synthesizing module 'hex_7seg' [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'hex_7seg' (3#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/hex_7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/sources_1/new/top.vhd:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1855.781 ; gain = 79.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.695 ; gain = 98.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1874.695 ; gain = 98.535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1877.082 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Finished Parsing XDC File [D:/VHDL/xkudel13/digital-electronics-1/labs/06-counter/counter/counter.srcs/constrs_1/new/nexys-a7-50t.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1877.082 ; gain = 100.922
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 19:20:05 2022...
