// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="kernel_kernel,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu28dr-ffvg1517-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=16,HLS_SYN_DSP=0,HLS_SYN_FF=7380,HLS_SYN_LUT=7304,HLS_VERSION=2023_1}" *)

module kernel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 53'd1;
parameter    ap_ST_fsm_state2 = 53'd2;
parameter    ap_ST_fsm_state3 = 53'd4;
parameter    ap_ST_fsm_state4 = 53'd8;
parameter    ap_ST_fsm_state5 = 53'd16;
parameter    ap_ST_fsm_state6 = 53'd32;
parameter    ap_ST_fsm_state7 = 53'd64;
parameter    ap_ST_fsm_state8 = 53'd128;
parameter    ap_ST_fsm_state9 = 53'd256;
parameter    ap_ST_fsm_state10 = 53'd512;
parameter    ap_ST_fsm_state11 = 53'd1024;
parameter    ap_ST_fsm_state12 = 53'd2048;
parameter    ap_ST_fsm_state13 = 53'd4096;
parameter    ap_ST_fsm_state14 = 53'd8192;
parameter    ap_ST_fsm_state15 = 53'd16384;
parameter    ap_ST_fsm_state16 = 53'd32768;
parameter    ap_ST_fsm_state17 = 53'd65536;
parameter    ap_ST_fsm_state18 = 53'd131072;
parameter    ap_ST_fsm_state19 = 53'd262144;
parameter    ap_ST_fsm_state20 = 53'd524288;
parameter    ap_ST_fsm_state21 = 53'd1048576;
parameter    ap_ST_fsm_state22 = 53'd2097152;
parameter    ap_ST_fsm_state23 = 53'd4194304;
parameter    ap_ST_fsm_state24 = 53'd8388608;
parameter    ap_ST_fsm_state25 = 53'd16777216;
parameter    ap_ST_fsm_state26 = 53'd33554432;
parameter    ap_ST_fsm_state27 = 53'd67108864;
parameter    ap_ST_fsm_state28 = 53'd134217728;
parameter    ap_ST_fsm_state29 = 53'd268435456;
parameter    ap_ST_fsm_state30 = 53'd536870912;
parameter    ap_ST_fsm_state31 = 53'd1073741824;
parameter    ap_ST_fsm_state32 = 53'd2147483648;
parameter    ap_ST_fsm_state33 = 53'd4294967296;
parameter    ap_ST_fsm_state34 = 53'd8589934592;
parameter    ap_ST_fsm_state35 = 53'd17179869184;
parameter    ap_ST_fsm_state36 = 53'd34359738368;
parameter    ap_ST_fsm_state37 = 53'd68719476736;
parameter    ap_ST_fsm_state38 = 53'd137438953472;
parameter    ap_ST_fsm_state39 = 53'd274877906944;
parameter    ap_ST_fsm_state40 = 53'd549755813888;
parameter    ap_ST_fsm_state41 = 53'd1099511627776;
parameter    ap_ST_fsm_state42 = 53'd2199023255552;
parameter    ap_ST_fsm_state43 = 53'd4398046511104;
parameter    ap_ST_fsm_state44 = 53'd8796093022208;
parameter    ap_ST_fsm_state45 = 53'd17592186044416;
parameter    ap_ST_fsm_state46 = 53'd35184372088832;
parameter    ap_ST_fsm_state47 = 53'd70368744177664;
parameter    ap_ST_fsm_state48 = 53'd140737488355328;
parameter    ap_ST_fsm_state49 = 53'd281474976710656;
parameter    ap_ST_fsm_state50 = 53'd562949953421312;
parameter    ap_ST_fsm_state51 = 53'd1125899906842624;
parameter    ap_ST_fsm_state52 = 53'd2251799813685248;
parameter    ap_ST_fsm_state53 = 53'd4503599627370496;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 64;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (64 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [52:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] v;
wire   [63:0] convFPGA;
wire   [63:0] numIter;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state9;
reg    gmem1_blk_n_AW;
wire    ap_CS_fsm_state46;
reg    gmem1_blk_n_W;
wire    ap_CS_fsm_state47;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state52;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state53;
reg   [63:0] numIter_read_reg_545;
reg   [63:0] convFPGA_read_reg_550;
reg   [63:0] v_read_reg_556;
reg   [60:0] trunc_ln_reg_591;
reg   [60:0] trunc_ln1_reg_602;
reg   [60:0] trunc_ln97_1_reg_607;
reg   [60:0] trunc_ln97_2_reg_612;
wire    ap_CS_fsm_state10;
reg   [17:0] n_1_reg_622;
wire    ap_CS_fsm_state11;
wire   [0:0] or_ln65_fu_392_p2;
reg   [0:0] or_ln65_reg_627;
reg   [63:0] gmem1_addr_reg_635;
wire   [0:0] and_ln65_fu_410_p2;
wire   [1:0] trunc_ln121_fu_446_p1;
reg   [1:0] trunc_ln121_reg_641;
reg   [63:0] gmem1_addr_1_reg_647;
wire   [63:0] grp_fu_267_p2;
reg   [63:0] w_reg_662;
wire    ap_CS_fsm_state23;
wire   [0:0] grp_fu_276_p2;
reg   [0:0] tmp_4_reg_670;
wire   [3:0] shl_ln121_fu_504_p2;
reg   [3:0] shl_ln121_reg_675;
wire   [24:0] shl_ln121_2_fu_521_p2;
reg   [24:0] shl_ln121_2_reg_680;
reg   [7:0] vp_address0;
reg    vp_ce0;
reg    vp_we0;
wire   [63:0] vp_q0;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_done;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_idle;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_ready;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WDATA;
wire   [7:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WSTRB;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_RREADY;
wire    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_BREADY;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_done;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_idle;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_ready;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WDATA;
wire   [7:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WSTRB;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_RREADY;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_BREADY;
wire   [7:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_address0;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_ce0;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_we0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_d0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_e_2_out;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_e_2_out_ap_vld;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_din0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_din1;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_opcode;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_ce;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_din0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_din1;
wire    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_ce;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_done;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_idle;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_ready;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WDATA;
wire   [7:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WSTRB;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_RREADY;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_BREADY;
wire   [7:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_vp_address0;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_vp_ce0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_w_3_out;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_w_3_out_ap_vld;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_din0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_din1;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_opcode;
wire    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_ce;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_done;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_idle;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_ready;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WDATA;
wire   [7:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WSTRB;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_RREADY;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_BREADY;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_w_1_out;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_w_1_out_ap_vld;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_din0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_din1;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_opcode;
wire    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_ce;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_done;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_idle;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_ready;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WDATA;
wire   [7:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WSTRB;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WLAST;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WID;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARVALID;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARADDR;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARID;
wire   [31:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARLEN;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARBURST;
wire   [1:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARPROT;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARQOS;
wire   [3:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARREGION;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARUSER;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_RREADY;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_BREADY;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_w_5_out;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_w_5_out_ap_vld;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_din0;
wire   [63:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_din1;
wire   [0:0] grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_opcode;
wire    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_ce;
reg    gmem0_AWVALID;
wire    gmem0_AWREADY;
reg   [63:0] gmem0_AWADDR;
reg   [31:0] gmem0_AWLEN;
reg    gmem0_WVALID;
wire    gmem0_WREADY;
reg   [63:0] gmem0_WDATA;
reg   [7:0] gmem0_WSTRB;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [63:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem0_BREADY;
reg    gmem1_AWVALID;
wire    gmem1_AWREADY;
reg   [63:0] gmem1_AWADDR;
reg    gmem1_WVALID;
wire    gmem1_WREADY;
reg   [31:0] gmem1_WDATA;
reg   [3:0] gmem1_WSTRB;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [31:0] gmem1_RDATA;
wire   [8:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg    gmem1_BREADY;
reg    grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start_reg;
wire    ap_CS_fsm_state12;
reg    grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire  signed [63:0] sext_ln27_fu_301_p1;
wire  signed [63:0] sext_ln120_fu_436_p1;
wire  signed [63:0] sext_ln121_fu_458_p1;
reg    ap_block_state47_io;
wire   [31:0] zext_ln62_fu_489_p1;
wire   [31:0] zext_ln121_3_fu_527_p1;
reg   [17:0] n_fu_134;
wire   [17:0] n_2_fu_416_p2;
reg   [63:0] e_fu_138;
wire   [63:0] grp_fu_272_p2;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state24;
reg   [63:0] grp_fu_267_p0;
reg   [63:0] grp_fu_267_p1;
wire   [63:0] add_ln65_fu_311_p2;
wire   [63:0] add_ln65_1_fu_316_p2;
wire   [63:0] add_ln65_2_fu_321_p2;
wire   [63:0] bitcast_ln65_fu_363_p1;
wire   [10:0] tmp_1_fu_366_p4;
wire   [51:0] trunc_ln65_fu_376_p1;
wire   [0:0] icmp_ln65_2_fu_386_p2;
wire   [0:0] icmp_ln65_1_fu_380_p2;
wire   [0:0] and_ln65_1_fu_398_p2;
wire   [0:0] icmp_ln65_fu_404_p2;
wire   [61:0] trunc_ln3_fu_427_p4;
wire   [61:0] trunc_ln121_1_fu_449_p4;
wire   [0:0] and_ln121_fu_493_p2;
wire   [3:0] zext_ln121_1_fu_501_p1;
wire   [4:0] shl_ln121_1_fu_510_p3;
wire   [24:0] zext_ln121_fu_497_p1;
wire   [24:0] zext_ln121_2_fu_517_p1;
reg    grp_fu_267_ce;
reg    grp_fu_276_ce;
reg   [4:0] grp_fu_276_opcode;
wire   [63:0] grp_fu_685_p2;
reg   [63:0] grp_fu_685_p0;
reg   [63:0] grp_fu_685_p1;
reg   [1:0] grp_fu_685_opcode;
reg    grp_fu_685_ce;
reg   [52:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
reg    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
reg    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
reg    ap_ST_fsm_state52_blk;
reg    ap_ST_fsm_state53_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 53'd1;
#0 grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start_reg = 1'b0;
#0 grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start_reg = 1'b0;
#0 grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start_reg = 1'b0;
#0 grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start_reg = 1'b0;
#0 grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start_reg = 1'b0;
end

kernel_vp_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
vp_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(vp_address0),
    .ce0(vp_ce0),
    .we0(vp_we0),
    .d0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_d0),
    .q0(vp_q0)
);

kernel_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2 grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start),
    .ap_done(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_done),
    .ap_idle(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_idle),
    .ap_ready(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(64'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .sext_ln27(trunc_ln_reg_591)
);

kernel_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3 grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start),
    .ap_done(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_done),
    .ap_idle(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_idle),
    .ap_ready(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .v(v_read_reg_556),
    .vp_address0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_address0),
    .vp_ce0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_ce0),
    .vp_we0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_we0),
    .vp_d0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_d0),
    .e_2_out(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_e_2_out),
    .e_2_out_ap_vld(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_e_2_out_ap_vld),
    .grp_fu_685_p_din0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_din0),
    .grp_fu_685_p_din1(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_din1),
    .grp_fu_685_p_opcode(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_opcode),
    .grp_fu_685_p_dout0(grp_fu_685_p2),
    .grp_fu_685_p_ce(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_ce),
    .grp_fu_267_p_din0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_din0),
    .grp_fu_267_p_din1(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_din1),
    .grp_fu_267_p_dout0(grp_fu_267_p2),
    .grp_fu_267_p_ce(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_ce)
);

kernel_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start),
    .ap_done(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_done),
    .ap_idle(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_idle),
    .ap_ready(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(1'b0),
    .m_axi_gmem0_ARADDR(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(1'b0),
    .m_axi_gmem0_RREADY(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(64'd0),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(9'd0),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .vp_address0(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_vp_address0),
    .vp_ce0(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_vp_ce0),
    .vp_q0(vp_q0),
    .v(v_read_reg_556),
    .w_3_out(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_w_3_out),
    .w_3_out_ap_vld(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_w_3_out_ap_vld),
    .grp_fu_685_p_din0(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_din0),
    .grp_fu_685_p_din1(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_din1),
    .grp_fu_685_p_opcode(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_opcode),
    .grp_fu_685_p_dout0(grp_fu_685_p2),
    .grp_fu_685_p_ce(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_ce)
);

kernel_kernel_Pipeline_VITIS_LOOP_97_6 grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start),
    .ap_done(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_done),
    .ap_idle(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_idle),
    .ap_ready(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .w_3_reload(grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_w_3_out),
    .sext_ln97(trunc_ln1_reg_602),
    .v(v_read_reg_556),
    .sext_ln97_1(trunc_ln97_1_reg_607),
    .sext_ln65(trunc_ln97_2_reg_612),
    .w_1_out(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_w_1_out),
    .w_1_out_ap_vld(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_w_1_out_ap_vld),
    .grp_fu_685_p_din0(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_din0),
    .grp_fu_685_p_din1(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_din1),
    .grp_fu_685_p_opcode(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_opcode),
    .grp_fu_685_p_dout0(grp_fu_685_p2),
    .grp_fu_685_p_ce(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_ce)
);

kernel_kernel_Pipeline_VITIS_LOOP_104_7 grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start),
    .ap_done(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_done),
    .ap_idle(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_idle),
    .ap_ready(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_ready),
    .m_axi_gmem0_AWVALID(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(gmem0_AWREADY),
    .m_axi_gmem0_AWADDR(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(gmem0_WREADY),
    .m_axi_gmem0_WDATA(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(gmem0_BVALID),
    .m_axi_gmem0_BREADY(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .w_1_reload(grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_w_1_out),
    .v(v_read_reg_556),
    .w_5_out(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_w_5_out),
    .w_5_out_ap_vld(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_w_5_out_ap_vld),
    .grp_fu_685_p_din0(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_din0),
    .grp_fu_685_p_din1(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_din1),
    .grp_fu_685_p_opcode(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_opcode),
    .grp_fu_685_p_dout0(grp_fu_685_p2),
    .grp_fu_685_p_ce(grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_ce)
);

kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .v(v),
    .convFPGA(convFPGA),
    .numIter(numIter),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

kernel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 64 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(gmem0_AWVALID),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(gmem0_AWADDR),
    .I_AWLEN(gmem0_AWLEN),
    .I_WVALID(gmem0_WVALID),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(gmem0_WDATA),
    .I_WSTRB(gmem0_WSTRB),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(gmem0_BREADY)
);

kernel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(gmem1_AWADDR),
    .I_AWLEN(32'd1),
    .I_WVALID(gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(gmem1_WDATA),
    .I_WSTRB(gmem1_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(gmem1_BREADY)
);

kernel_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U30(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_267_p0),
    .din1(grp_fu_267_p1),
    .ce(grp_fu_267_ce),
    .dout(grp_fu_267_p2)
);

kernel_ddiv_64ns_64ns_64_22_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 22 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_22_no_dsp_1_U31(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_e_2_out),
    .din1(w_reg_662),
    .ce(1'b1),
    .dout(grp_fu_272_p2)
);

kernel_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U32(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(e_fu_138),
    .din1(64'd4532020583610935537),
    .ce(grp_fu_276_ce),
    .opcode(grp_fu_276_opcode),
    .dout(grp_fu_276_p2)
);

kernel_dadddsub_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadddsub_64ns_64ns_64_5_full_dsp_1_U33(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_685_p0),
    .din1(grp_fu_685_p1),
    .opcode(grp_fu_685_opcode),
    .ce(grp_fu_685_ce),
    .dout(grp_fu_685_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_ready == 1'b1)) begin
            grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_ready == 1'b1)) begin
            grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11))) begin
            grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_ready == 1'b1)) begin
            grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_ready == 1'b1)) begin
            grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_ready == 1'b1)) begin
            grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        e_fu_138 <= 64'd4536524183238306033;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        e_fu_138 <= grp_fu_272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        n_fu_134 <= 18'd0;
    end else if (((1'd1 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        n_fu_134 <= n_2_fu_416_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        convFPGA_read_reg_550 <= convFPGA;
        numIter_read_reg_545 <= numIter;
        trunc_ln_reg_591 <= {{v[63:3]}};
        v_read_reg_556 <= v;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        gmem1_addr_1_reg_647 <= sext_ln121_fu_458_p1;
        gmem1_addr_reg_635 <= sext_ln120_fu_436_p1;
        trunc_ln121_reg_641 <= trunc_ln121_fu_446_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        n_1_reg_622 <= n_fu_134;
        or_ln65_reg_627 <= or_ln65_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        shl_ln121_2_reg_680 <= shl_ln121_2_fu_521_p2;
        shl_ln121_reg_675 <= shl_ln121_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        tmp_4_reg_670 <= grp_fu_276_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln1_reg_602 <= {{add_ln65_fu_311_p2[63:3]}};
        trunc_ln97_1_reg_607 <= {{add_ln65_1_fu_316_p2[63:3]}};
        trunc_ln97_2_reg_612 <= {{add_ln65_2_fu_321_p2[63:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        w_reg_662 <= grp_fu_267_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

always @ (*) begin
    if ((gmem1_AWREADY == 1'b0)) begin
        ap_ST_fsm_state46_blk = 1'b1;
    end else begin
        ap_ST_fsm_state46_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state47_io)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_WREADY == 1'b0)) begin
        ap_ST_fsm_state48_blk = 1'b1;
    end else begin
        ap_ST_fsm_state48_blk = 1'b0;
    end
end

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

always @ (*) begin
    if ((gmem1_BVALID == 1'b0)) begin
        ap_ST_fsm_state52_blk = 1'b1;
    end else begin
        ap_ST_fsm_state52_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_BVALID == 1'b0)) begin
        ap_ST_fsm_state53_blk = 1'b1;
    end else begin
        ap_ST_fsm_state53_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((gmem0_BVALID == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_ARADDR = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_ARADDR = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'd1 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_ARADDR = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_ARLEN = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_ARLEN = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'd1 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_ARLEN = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_ARVALID = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_ARVALID = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'd1 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_ARVALID = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_AWADDR = sext_ln27_fu_301_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_AWADDR = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_AWADDR = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_AWADDR = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_AWADDR = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWADDR;
    end else begin
        gmem0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_AWLEN = 32'd256;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_AWLEN = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_AWLEN = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_AWLEN = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_AWLEN = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWLEN;
    end else begin
        gmem0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_AWVALID = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_AWVALID = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_AWVALID = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_AWVALID = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_AWVALID;
    end else begin
        gmem0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_BREADY = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_BREADY = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_BREADY = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_BREADY = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_BREADY;
    end else begin
        gmem0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_RREADY = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_RREADY = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((1'd1 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11)))) begin
        gmem0_RREADY = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_WDATA = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_WDATA = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_WDATA = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_WDATA = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WDATA;
    end else begin
        gmem0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_WSTRB = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_WSTRB = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_WSTRB = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_WSTRB = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WSTRB;
    end else begin
        gmem0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem0_WVALID = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15))) begin
        gmem0_WVALID = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_WVALID = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_m_axi_gmem0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_WVALID = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_m_axi_gmem0_WVALID;
    end else begin
        gmem0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state47_io) & (1'b1 == ap_CS_fsm_state47))) begin
        gmem1_AWADDR = gmem1_addr_1_reg_647;
    end else if (((gmem1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        gmem1_AWADDR = gmem1_addr_reg_635;
    end else begin
        gmem1_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state47_io) & (1'b1 == ap_CS_fsm_state47)) | ((gmem1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state46)))) begin
        gmem1_AWVALID = 1'b1;
    end else begin
        gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53)) | ((gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state52)))) begin
        gmem1_BREADY = 1'b1;
    end else begin
        gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        gmem1_WDATA = zext_ln121_3_fu_527_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        gmem1_WDATA = zext_ln62_fu_489_p1;
    end else begin
        gmem1_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        gmem1_WSTRB = shl_ln121_reg_675;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        gmem1_WSTRB = 4'd15;
    end else begin
        gmem1_WSTRB = 'bx;
    end
end

always @ (*) begin
    if ((((gmem1_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state48)) | ((1'b0 == ap_block_state47_io) & (1'b1 == ap_CS_fsm_state47)))) begin
        gmem1_WVALID = 1'b1;
    end else begin
        gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state46))) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state52))) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state47))) begin
        gmem1_blk_n_W = m_axi_gmem1_WREADY;
    end else begin
        gmem1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_267_ce = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_ce;
    end else begin
        grp_fu_267_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_267_p0 = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_267_p0 = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_w_5_out;
    end else begin
        grp_fu_267_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_267_p1 = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_267_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        grp_fu_267_p1 = 64'd4571153621781053440;
    end else begin
        grp_fu_267_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((gmem1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state46)))) begin
        grp_fu_276_ce = 1'b1;
    end else begin
        grp_fu_276_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        grp_fu_276_opcode = 5'd4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_276_opcode = 5'd2;
    end else begin
        grp_fu_276_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_685_ce = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_685_ce = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_685_ce = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_685_ce = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_ce;
    end else begin
        grp_fu_685_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_685_opcode = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_685_opcode = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_685_opcode = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_685_opcode = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_opcode;
    end else begin
        grp_fu_685_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_685_p0 = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_685_p0 = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_685_p0 = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_685_p0 = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_din0;
    end else begin
        grp_fu_685_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_fu_685_p1 = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_grp_fu_685_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_685_p1 = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_grp_fu_685_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_685_p1 = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_grp_fu_685_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_685_p1 = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_grp_fu_685_p_din1;
    end else begin
        grp_fu_685_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        vp_address0 = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_vp_address0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vp_address0 = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_address0;
    end else begin
        vp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        vp_ce0 = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_vp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        vp_ce0 = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_ce0;
    end else begin
        vp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        vp_we0 = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_vp_we0;
    end else begin
        vp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((gmem0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'd0 == and_ln65_fu_410_p2) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state46 : begin
            if (((gmem1_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b0 == ap_block_state47_io) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((gmem1_WREADY == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            if (((gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln65_1_fu_316_p2 = (v_read_reg_556 + 64'd136);

assign add_ln65_2_fu_321_p2 = (v_read_reg_556 + 64'd1928);

assign add_ln65_fu_311_p2 = (v_read_reg_556 + 64'd1800);

assign and_ln121_fu_493_p2 = (tmp_4_reg_670 & or_ln65_reg_627);

assign and_ln65_1_fu_398_p2 = (or_ln65_fu_392_p2 & grp_fu_276_p2);

assign and_ln65_fu_410_p2 = (icmp_ln65_fu_404_p2 & and_ln65_1_fu_398_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state47_io = ((gmem1_WREADY == 1'b0) | (gmem1_AWREADY == 1'b0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln65_fu_363_p1 = e_fu_138;

assign grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start = grp_kernel_Pipeline_VITIS_LOOP_104_7_fu_258_ap_start_reg;

assign grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start = grp_kernel_Pipeline_VITIS_LOOP_27_1_VITIS_LOOP_28_2_fu_219_ap_start_reg;

assign grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start = grp_kernel_Pipeline_VITIS_LOOP_69_2_VITIS_LOOP_71_3_fu_226_ap_start_reg;

assign grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start = grp_kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5_fu_237_ap_start_reg;

assign grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start = grp_kernel_Pipeline_VITIS_LOOP_97_6_fu_246_ap_start_reg;

assign icmp_ln65_1_fu_380_p2 = ((tmp_1_fu_366_p4 != 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln65_2_fu_386_p2 = ((trunc_ln65_fu_376_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_404_p2 = ((n_fu_134 < 18'd200000) ? 1'b1 : 1'b0);

assign n_2_fu_416_p2 = (n_fu_134 + 18'd1);

assign or_ln65_fu_392_p2 = (icmp_ln65_2_fu_386_p2 | icmp_ln65_1_fu_380_p2);

assign sext_ln120_fu_436_p1 = $signed(trunc_ln3_fu_427_p4);

assign sext_ln121_fu_458_p1 = $signed(trunc_ln121_1_fu_449_p4);

assign sext_ln27_fu_301_p1 = $signed(trunc_ln_reg_591);

assign shl_ln121_1_fu_510_p3 = {{trunc_ln121_reg_641}, {3'd0}};

assign shl_ln121_2_fu_521_p2 = zext_ln121_fu_497_p1 << zext_ln121_2_fu_517_p1;

assign shl_ln121_fu_504_p2 = 4'd1 << zext_ln121_1_fu_501_p1;

assign tmp_1_fu_366_p4 = {{bitcast_ln65_fu_363_p1[62:52]}};

assign trunc_ln121_1_fu_449_p4 = {{convFPGA_read_reg_550[63:2]}};

assign trunc_ln121_fu_446_p1 = convFPGA_read_reg_550[1:0];

assign trunc_ln3_fu_427_p4 = {{numIter_read_reg_545[63:2]}};

assign trunc_ln65_fu_376_p1 = bitcast_ln65_fu_363_p1[51:0];

assign zext_ln121_1_fu_501_p1 = trunc_ln121_reg_641;

assign zext_ln121_2_fu_517_p1 = shl_ln121_1_fu_510_p3;

assign zext_ln121_3_fu_527_p1 = shl_ln121_2_reg_680;

assign zext_ln121_fu_497_p1 = and_ln121_fu_493_p2;

assign zext_ln62_fu_489_p1 = n_1_reg_622;

endmodule //kernel
