// Seed: 2313510171
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output uwire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1 | (1 - id_2 & id_6 ? id_2 : 1'h0);
  always_ff $clog2(26);
  ;
  assign id_4 = -1;
  parameter id_7 = 1;
  assign id_6 = id_6;
  wire id_8;
  assign id_5 = id_5;
  wire [-1 : -1] id_9;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply1 id_1,
    input  supply1 id_2
);
  always if (-1'b0);
  logic id_4;
  assign id_1 = ~-1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
