// Seed: 12325310
`timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_2 = id_2;
  logic id_2 = 1;
  type_4(
      1'b0, id_1, id_1, 1
  );
endmodule
