idle 2200

reg_reset

idle 100
###############################
rd hqm_pf_cfg_i.vendor_id
rd hqm_pf_cfg_i.device_command
#####################################
### Setup FUNC_PF BAR to a base address of 0x00000001_xxxxxxxx
wr hqm_pf_cfg_i.func_bar_l 0x00000000
wr hqm_pf_cfg_i.func_bar_u 0x00000001
#####################################
### Setup CSR_PF BAR to a base address of 0x00000002_xxxxxxxx
wr hqm_pf_cfg_i.csr_bar_l 0x00000000
wr hqm_pf_cfg_i.csr_bar_u 0x00000002
##
#####################################
### Enable memory and parity operations
wr hqm_pf_cfg_i.device_command 0x6
rd hqm_pf_cfg_i.device_command 0x6
##
wr config_master.cfg_pm_pmcsr_disable.disable 0x0
##
###poll to Wait for reset to be done 
poll config_master.cfg_diagnostic_reset_status 0x80000bff 0x80000bff 500
###poll to Wait for unit_idle to be done 
poll config_master.cfg_diagnostic_idle_status 0x0007ffff 0x0007ffff 500
##

#mem_update      # initialize memories to hqm_cfg defaults using backdoor access

cfg_begin

  dir qid 0

  ldb qid 0 qid_ldb_inflight_limit=256

  vas 0 credit_cnt=8192 dir_qidv0=1 ldb_qidv0=1

  dir pp 0 vas=0
  ldb pp 0 vas=0

  dir cq 0 cq_depth=512 gpa=sm
  ldb cq 0 cq_depth=1024 gpa=sm hist_list_base=0x000 hist_list_limit=0x3ff qidv0=1 qidix0=0 pri0=0

cfg_end

rd hqm_pf_cfg_i.vendor_id

IDLE 500
HCW DIR:0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x303 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x302
HCW LDB:0 qe_valid=1 qe_orsp=0 qe_uhl=0 cq_pop=0 meas=0 lockid=0x303 msgtype=0 qpri=0 qtype=uno qid=0 dsi=0x302
IDLE 500
HCW DIR:0 qe_valid=0 qe_orsp=0 qe_uhl=0 cq_pop=1 meas=0 lockid=0 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x302
HCW LDB:0 qe_valid=0 qe_orsp=0 qe_uhl=1 cq_pop=1 meas=0 lockid=0 msgtype=0 qpri=0 qtype=dir qid=0 dsi=0x302
