// Seed: 4095511427
module module_0;
  logic id_1;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output supply1 id_2,
    input wand id_3,
    input wire id_4,
    input supply1 id_5,
    output wand id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    output wand id_11,
    output tri1 id_12,
    output wor id_13
);
  assign id_13 = id_10;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_10 = 32'd51,
    parameter id_14 = 32'd7,
    parameter id_2  = 32'd98
) (
    output wire id_0,
    output supply0 id_1,
    input supply1 _id_2,
    output supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output wire id_6,
    input tri0 id_7,
    input wire id_8,
    output wire id_9,
    input wand _id_10
);
  wire id_12;
  module_0 modCall_1 ();
  parameter id_13 = -1'b0;
  wire [-1 : id_2  -  id_10] _id_14;
  logic id_15, id_16, id_17;
  wire [id_14 : 1] id_18;
  xor primCall (id_0, id_12, id_7, id_8);
endmodule
