/*



*/


module loop_back  (
                  input                 clk,
                  input                 rst,
                  input                 image_clk,
                  input                 image_rst,
                  input                 ddr_rden                  
                  input   [1:0]         data4sr,     
                  input                 data4sr_valid,                     
                  output                pkt_ready,
                  output  [511:0]       data2ddr            
                  
                  );

localparm     PKT_LEN = 1280;


endmodule