;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 112, #263
	SUB @121, 103
	JMN 12, #263
	ADD <101, <-3
	SPL 0, <402
	SPL <4, -2
	SPL 0, <402
	SPL <0, @5
	SUB 0, -0
	CMP 20, 501
	SUB 0, 402
	SUB @127, 106
	SPL <121, 103
	ADD 30, 2
	SPL <121, 103
	ADD -0, 6
	ADD -0, 4
	ADD <101, <-3
	ADD -1, <-20
	DJN 121, -632
	DJN -1, @-20
	SUB #112, <263
	DJN -1, @-20
	SUB @0, <5
	JMP <127, 906
	SUB @0, <5
	SLT -0, <0
	SUB @0, <5
	SUB 104, 50
	JMZ 104, 50
	SUB @0, <5
	ADD -7, <-20
	SUB 700, 600
	CMP @127, 103
	ADD -7, <-20
	CMP @127, 103
	SPL 0, <402
	ADD 210, 30
	SPL 0, <402
	SUB <12, @263
	ADD 210, 30
	SPL 0, <402
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	MOV -7, <-20
	MOV -1, <-20
