<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="e9983e4215ee56dd9ec99390e4dbc71a"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/gpio/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="11"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[10]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[9]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[8]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[7]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[6]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[5]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[4]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[3]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[2]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[1]"/>
        <net name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="45a85919fb5552389f2a5ea9fc16dff0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/i2c/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2c/inst/SLOT_0_IIC_sda_i_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="45a85919fb5552389f2a5ea9fc16dff0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/i2c/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2c/inst/SLOT_0_IIC_sda_o_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="45a85919fb5552389f2a5ea9fc16dff0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/i2c/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2c/inst/SLOT_0_IIC_sda_t_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="45a85919fb5552389f2a5ea9fc16dff0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/i2c/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2c/inst/SLOT_0_IIC_scl_i_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="45a85919fb5552389f2a5ea9fc16dff0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/i2c/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2c/inst/SLOT_0_IIC_scl_o_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="45a85919fb5552389f2a5ea9fc16dff0"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="100000000"/>
        <Option Id="HW_ILA" value="design_1_i/i2c/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i2c/inst/SLOT_0_IIC_scl_t_1"/>
      </nets>
    </probe>
    <bus_interfaces>
      <bus_interface name="SLOT_0_GPIO" vlnv="xilinx.com:interface:gpio:1.0" connected_bus="axi_gpio_0_GPIO" protocol="">
        <port_maps>
          <port_map>
            <logical_port>TRI_I</logical_port>
            <physical_port probe_port_index="0" probe_port_name="design_1_i/gpio/inst/SLOT_0_GPIO_tri_i_1[10:0]" probe_port_core="design_1_i/gpio/inst/ila_lib" probe_port_bits="0" probe_port_count="11"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="SLOT_0_IIC" vlnv="xilinx.com:interface:iic:1.0" connected_bus="processing_system7_0_IIC_0" protocol="">
        <port_maps>
          <port_map>
            <logical_port>SCL_I</logical_port>
            <physical_port probe_port_index="3" probe_port_name="design_1_i/i2c/inst/SLOT_0_IIC_scl_i_1" probe_port_core="design_1_i/i2c/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>SCL_O</logical_port>
            <physical_port probe_port_index="4" probe_port_name="design_1_i/i2c/inst/SLOT_0_IIC_scl_o_1" probe_port_core="design_1_i/i2c/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>SCL_T</logical_port>
            <physical_port probe_port_index="5" probe_port_name="design_1_i/i2c/inst/SLOT_0_IIC_scl_t_1" probe_port_core="design_1_i/i2c/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>SDA_I</logical_port>
            <physical_port probe_port_index="0" probe_port_name="design_1_i/i2c/inst/SLOT_0_IIC_sda_i_1" probe_port_core="design_1_i/i2c/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>SDA_O</logical_port>
            <physical_port probe_port_index="1" probe_port_name="design_1_i/i2c/inst/SLOT_0_IIC_sda_o_1" probe_port_core="design_1_i/i2c/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>SDA_T</logical_port>
            <physical_port probe_port_index="2" probe_port_name="design_1_i/i2c/inst/SLOT_0_IIC_sda_t_1" probe_port_core="design_1_i/i2c/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
    </bus_interfaces>
  </probeset>
</probeData>
