// Seed: 2008878130
module module_0 (
    input tri0 id_0,
    input supply1 id_1
    , id_17 = 1 && 1 ^ 1,
    input uwire id_2,
    input supply1 id_3,
    output supply1 id_4,
    input wor id_5,
    input wand id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri id_9,
    input supply0 id_10,
    input tri id_11,
    input supply0 id_12,
    input tri0 id_13,
    output tri0 id_14,
    input tri0 id_15
);
  parameter id_18 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output tri1 id_2
);
  assign id_1 = id_0;
  wire id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
