# compile vhdl design source files
vhdl xil_defaultlib  "../../../pB_rdy.srcs/sources_1/new/pb_rdy.vhd"

# Do not sort compile order
nosort
