
7.2-Combine_test_with interupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000083f0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000414  08008590  08008590  00009590  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089a4  080089a4  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080089a4  080089a4  000099a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089ac  080089ac  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089ac  080089ac  000099ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080089b0  080089b0  000099b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080089b4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000368  200001d4  08008b88  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000053c  08008b88  0000a53c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ee67  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000254b  00000000  00000000  0001906b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f98  00000000  00000000  0001b5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c1f  00000000  00000000  0001c550  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e38  00000000  00000000  0001d16f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012e2c  00000000  00000000  00035fa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c3d0  00000000  00000000  00048dd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e51a3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000052f8  00000000  00000000  000e51e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000ea4e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008578 	.word	0x08008578

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08008578 	.word	0x08008578

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <Set_Pin_Mode>:
  * @brief  The internal function is used as gpio pin mode
  * @param  DHT		DHTxx_Drv_t
  * @param  Mode	Input or Output
  */
static void Set_Pin_Mode(DHTxx_Drv_t *DHT, PinMode Mode)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetPinMode(DHT->DataPort, DHT->DataPin, LL_GPIO_MODE_INPUT);
	}else{
		LL_GPIO_SetPinMode(DHT->DataPort, DHT->DataPin, LL_GPIO_MODE_OUTPUT);
	}
#else
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f90:	f107 030c 	add.w	r3, r7, #12
 8000f94:	2200      	movs	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
 8000f98:	605a      	str	r2, [r3, #4]
 8000f9a:	609a      	str	r2, [r3, #8]
 8000f9c:	60da      	str	r2, [r3, #12]
 8000f9e:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = DHT->DataPin;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	889b      	ldrh	r3, [r3, #4]
 8000fa4:	60fb      	str	r3, [r7, #12]
	if(Mode == Input)
 8000fa6:	78fb      	ldrb	r3, [r7, #3]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d102      	bne.n	8000fb2 <Set_Pin_Mode+0x2e>
	{
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]
 8000fb0:	e001      	b.n	8000fb6 <Set_Pin_Mode+0x32>
	}else{
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	613b      	str	r3, [r7, #16]
	}
	HAL_GPIO_Init(DHT->DataPort, &GPIO_InitStruct);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f107 020c 	add.w	r2, r7, #12
 8000fbe:	4611      	mov	r1, r2
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f002 fa0f 	bl	80033e4 <HAL_GPIO_Init>
#endif
}
 8000fc6:	bf00      	nop
 8000fc8:	3720      	adds	r7, #32
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <Set_Pin_Level>:
  * @brief  The internal function is used as gpio pin level
  * @param  DHT		DHTxx_Drv_t
  * @param  Mode	Level: Set/High = 1, Reset/Low = 0
  */
static void Set_Pin_Level(DHTxx_Drv_t *DHT, uint8_t Level)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	70fb      	strb	r3, [r7, #3]
		LL_GPIO_SetOutputPin(DHT->DataPort, DHT->DataPin);
	}else{
		LL_GPIO_ResetOutputPin(DHT->DataPort, DHT->DataPin);
	}
#else
	HAL_GPIO_WritePin(DHT->DataPort, DHT->DataPin, Level);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6818      	ldr	r0, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	889b      	ldrh	r3, [r3, #4]
 8000fe2:	78fa      	ldrb	r2, [r7, #3]
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	f002 fb99 	bl	800371c <HAL_GPIO_WritePin>
#endif
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <Bus_Read>:
  * @brief  The internal function is used to read data pin
  * @retval Pin level status
  * @param  DHT		DHTxx_Drv_t
  */
static uint8_t Bus_Read(DHTxx_Drv_t *DHT)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
#ifdef LL_Driver
	return ((DHT->DataPort->IDR & DHT->DataPin) != 0x00U) ? 1 : 0;
#else
	return HAL_GPIO_ReadPin(DHT->DataPort, DHT->DataPin);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681a      	ldr	r2, [r3, #0]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	889b      	ldrh	r3, [r3, #4]
 8001002:	4619      	mov	r1, r3
 8001004:	4610      	mov	r0, r2
 8001006:	f002 fb71 	bl	80036ec <HAL_GPIO_ReadPin>
 800100a:	4603      	mov	r3, r0
#endif
}
 800100c:	4618      	mov	r0, r3
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <DHT_Check_Response>:
  * @brief  The internal function is used to check sensor response
  * @param  DHT		DHTxx_Drv_t
  * @retval OK = 1, Failed = -1
  */
static uint8_t DHT_Check_Response(DHTxx_Drv_t *DHT)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	uint8_t Response = 0;
 800101c:	2300      	movs	r3, #0
 800101e:	73fb      	strb	r3, [r7, #15]

	/* Set Data pin as Output */
	Set_Pin_Mode(DHT, Output);
 8001020:	2101      	movs	r1, #1
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f7ff ffae 	bl	8000f84 <Set_Pin_Mode>
	/* Reset Data Pin */
	Set_Pin_Level(DHT, 0);
 8001028:	2100      	movs	r1, #0
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ffcf 	bl	8000fce <Set_Pin_Level>

	/* Delay waiting
	 * DHT22 = 1.2ms(give extra delay)
	 * DHT11 = 18ms
	 */
	DwtDelay_us((DHT->Type == DHT22) ? 1500 : 18000);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	799b      	ldrb	r3, [r3, #6]
 8001034:	2b01      	cmp	r3, #1
 8001036:	d102      	bne.n	800103e <DHT_Check_Response+0x2a>
 8001038:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 800103c:	e001      	b.n	8001042 <DHT_Check_Response+0x2e>
 800103e:	f244 6350 	movw	r3, #18000	@ 0x4650
 8001042:	4618      	mov	r0, r3
 8001044:	f000 f918 	bl	8001278 <DwtDelay_us>

	/* Set Data Pin */
	Set_Pin_Level(DHT, 1);
 8001048:	2101      	movs	r1, #1
 800104a:	6878      	ldr	r0, [r7, #4]
 800104c:	f7ff ffbf 	bl	8000fce <Set_Pin_Level>
	/* Delay 20us */
	DwtDelay_us(20);
 8001050:	2014      	movs	r0, #20
 8001052:	f000 f911 	bl	8001278 <DwtDelay_us>
	/* Set Data pin as Input */
	Set_Pin_Mode(DHT, Input);
 8001056:	2100      	movs	r1, #0
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff ff93 	bl	8000f84 <Set_Pin_Mode>
	/* Delay 40us */
	DwtDelay_us(40);
 800105e:	2028      	movs	r0, #40	@ 0x28
 8001060:	f000 f90a 	bl	8001278 <DwtDelay_us>

	if(!Bus_Read(DHT))
 8001064:	6878      	ldr	r0, [r7, #4]
 8001066:	f7ff ffc4 	bl	8000ff2 <Bus_Read>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d10c      	bne.n	800108a <DHT_Check_Response+0x76>
	{
		DwtDelay_us(80);
 8001070:	2050      	movs	r0, #80	@ 0x50
 8001072:	f000 f901 	bl	8001278 <DwtDelay_us>
		/* if the pin is high, response is ok */
		Response = (Bus_Read(DHT)) ? 1 : -1;
 8001076:	6878      	ldr	r0, [r7, #4]
 8001078:	f7ff ffbb 	bl	8000ff2 <Bus_Read>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <DHT_Check_Response+0x72>
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <DHT_Check_Response+0x74>
 8001086:	23ff      	movs	r3, #255	@ 0xff
 8001088:	73fb      	strb	r3, [r7, #15]
	}

	/* Wait for the pin to go reset */
	while(Bus_Read(DHT)) {};
 800108a:	bf00      	nop
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	f7ff ffb0 	bl	8000ff2 <Bus_Read>
 8001092:	4603      	mov	r3, r0
 8001094:	2b00      	cmp	r3, #0
 8001096:	d1f9      	bne.n	800108c <DHT_Check_Response+0x78>

	return Response;
 8001098:	7bfb      	ldrb	r3, [r7, #15]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <DHT_Read>:
/**
  * @brief  The internal function is used to read sensor data and return as byte
  * @param  DHT		DHTxx_Drv_t
  */
static uint8_t DHT_Read(DHTxx_Drv_t *DHT)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b084      	sub	sp, #16
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
	uint8_t i, j;
	for(j = 0; j < 8; j++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	73bb      	strb	r3, [r7, #14]
 80010ae:	e034      	b.n	800111a <DHT_Read+0x78>
	{
		/* Wait for pin to go high */
		while(!Bus_Read(DHT));
 80010b0:	bf00      	nop
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f7ff ff9d 	bl	8000ff2 <Bus_Read>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d0f9      	beq.n	80010b2 <DHT_Read+0x10>
		/* Delay 40us */
		DwtDelay_us(40);
 80010be:	2028      	movs	r0, #40	@ 0x28
 80010c0:	f000 f8da 	bl	8001278 <DwtDelay_us>

		/* If the pin go reset */
		if(!Bus_Read(DHT))
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f7ff ff94 	bl	8000ff2 <Bus_Read>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d10e      	bne.n	80010ee <DHT_Read+0x4c>
		{
			i &= ~(1 << (7 - j));   // write 0
 80010d0:	7bbb      	ldrb	r3, [r7, #14]
 80010d2:	f1c3 0307 	rsb	r3, r3, #7
 80010d6:	2201      	movs	r2, #1
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	b25b      	sxtb	r3, r3
 80010de:	43db      	mvns	r3, r3
 80010e0:	b25a      	sxtb	r2, r3
 80010e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010e6:	4013      	ands	r3, r2
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	73fb      	strb	r3, [r7, #15]
 80010ec:	e00b      	b.n	8001106 <DHT_Read+0x64>
		}else{
			i |= (1 << (7 - j));  // if the pin is high, write 1
 80010ee:	7bbb      	ldrb	r3, [r7, #14]
 80010f0:	f1c3 0307 	rsb	r3, r3, #7
 80010f4:	2201      	movs	r2, #1
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	b25a      	sxtb	r2, r3
 80010fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001100:	4313      	orrs	r3, r2
 8001102:	b25b      	sxtb	r3, r3
 8001104:	73fb      	strb	r3, [r7, #15]
		}

		/* Wait the pin go reset */
		while(Bus_Read(DHT));
 8001106:	bf00      	nop
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ff72 	bl	8000ff2 <Bus_Read>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d1f9      	bne.n	8001108 <DHT_Read+0x66>
	for(j = 0; j < 8; j++)
 8001114:	7bbb      	ldrb	r3, [r7, #14]
 8001116:	3301      	adds	r3, #1
 8001118:	73bb      	strb	r3, [r7, #14]
 800111a:	7bbb      	ldrb	r3, [r7, #14]
 800111c:	2b07      	cmp	r3, #7
 800111e:	d9c7      	bls.n	80010b0 <DHT_Read+0xe>
	}
	return i;
 8001120:	7bfb      	ldrb	r3, [r7, #15]
}
 8001122:	4618      	mov	r0, r3
 8001124:	3710      	adds	r7, #16
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
	...

0800112c <DHT_GetData>:
  * @brief  The function is used as get temperature and humidity and return in
  * 		data structure
  * @param  DHT		DHTxx_Drv_t
  */
void DHT_GetData(DHTxx_Drv_t *DHT)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	if(DHT_Check_Response(DHT))
 8001134:	6878      	ldr	r0, [r7, #4]
 8001136:	f7ff ff6d 	bl	8001014 <DHT_Check_Response>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d061      	beq.n	8001204 <DHT_GetData+0xd8>
	{
		DHT->Data.Rh1 = DHT_Read(DHT);
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f7ff ffae 	bl	80010a2 <DHT_Read>
 8001146:	4603      	mov	r3, r0
 8001148:	461a      	mov	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	721a      	strb	r2, [r3, #8]
		DHT->Data.Rh2 = DHT_Read(DHT);
 800114e:	6878      	ldr	r0, [r7, #4]
 8001150:	f7ff ffa7 	bl	80010a2 <DHT_Read>
 8001154:	4603      	mov	r3, r0
 8001156:	461a      	mov	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	725a      	strb	r2, [r3, #9]
		DHT->Data.Tp1 = DHT_Read(DHT);
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f7ff ffa0 	bl	80010a2 <DHT_Read>
 8001162:	4603      	mov	r3, r0
 8001164:	461a      	mov	r2, r3
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	729a      	strb	r2, [r3, #10]
		DHT->Data.Tp2 = DHT_Read(DHT);
 800116a:	6878      	ldr	r0, [r7, #4]
 800116c:	f7ff ff99 	bl	80010a2 <DHT_Read>
 8001170:	4603      	mov	r3, r0
 8001172:	461a      	mov	r2, r3
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	72da      	strb	r2, [r3, #11]
		DHT->Data.Sum = DHT_Read(DHT);
 8001178:	6878      	ldr	r0, [r7, #4]
 800117a:	f7ff ff92 	bl	80010a2 <DHT_Read>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	819a      	strh	r2, [r3, #12]

		/* Check if data valid */
		if(DHT->Data.Sum == (DHT->Data.Rh1 + DHT->Data.Rh2 + DHT->Data.Tp1
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	899b      	ldrh	r3, [r3, #12]
 800118a:	4619      	mov	r1, r3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	7a1b      	ldrb	r3, [r3, #8]
 8001190:	461a      	mov	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	7a5b      	ldrb	r3, [r3, #9]
 8001196:	4413      	add	r3, r2
 8001198:	687a      	ldr	r2, [r7, #4]
 800119a:	7a92      	ldrb	r2, [r2, #10]
 800119c:	4413      	add	r3, r2
				+ DHT->Data.Tp2))
 800119e:	687a      	ldr	r2, [r7, #4]
 80011a0:	7ad2      	ldrb	r2, [r2, #11]
 80011a2:	4413      	add	r3, r2
		if(DHT->Data.Sum == (DHT->Data.Rh1 + DHT->Data.Rh2 + DHT->Data.Tp1
 80011a4:	4299      	cmp	r1, r3
 80011a6:	d12d      	bne.n	8001204 <DHT_GetData+0xd8>
		{
			DHT->Temperature = ((DHT->Data.Tp1 << 8) | DHT->Data.Tp2) / 10.0;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	7a9b      	ldrb	r3, [r3, #10]
 80011ac:	021b      	lsls	r3, r3, #8
 80011ae:	687a      	ldr	r2, [r7, #4]
 80011b0:	7ad2      	ldrb	r2, [r2, #11]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff f9bd 	bl	8000534 <__aeabi_i2d>
 80011ba:	f04f 0200 	mov.w	r2, #0
 80011be:	4b13      	ldr	r3, [pc, #76]	@ (800120c <DHT_GetData+0xe0>)
 80011c0:	f7ff fb4c 	bl	800085c <__aeabi_ddiv>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4610      	mov	r0, r2
 80011ca:	4619      	mov	r1, r3
 80011cc:	f7ff fcf4 	bl	8000bb8 <__aeabi_d2f>
 80011d0:	4602      	mov	r2, r0
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	611a      	str	r2, [r3, #16]
			DHT->Humidity = ((DHT->Data.Rh1 << 8) | DHT->Data.Rh2) / 10.0;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	7a1b      	ldrb	r3, [r3, #8]
 80011da:	021b      	lsls	r3, r3, #8
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	7a52      	ldrb	r2, [r2, #9]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	4618      	mov	r0, r3
 80011e4:	f7ff f9a6 	bl	8000534 <__aeabi_i2d>
 80011e8:	f04f 0200 	mov.w	r2, #0
 80011ec:	4b07      	ldr	r3, [pc, #28]	@ (800120c <DHT_GetData+0xe0>)
 80011ee:	f7ff fb35 	bl	800085c <__aeabi_ddiv>
 80011f2:	4602      	mov	r2, r0
 80011f4:	460b      	mov	r3, r1
 80011f6:	4610      	mov	r0, r2
 80011f8:	4619      	mov	r1, r3
 80011fa:	f7ff fcdd 	bl	8000bb8 <__aeabi_d2f>
 80011fe:	4602      	mov	r2, r0
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	615a      	str	r2, [r3, #20]
		}
	}
}
 8001204:	bf00      	nop
 8001206:	3708      	adds	r7, #8
 8001208:	46bd      	mov	sp, r7
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40240000 	.word	0x40240000

08001210 <DwtInit>:

/**
  * @brief  Initialize DWT
  */
void DwtInit(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
	SysCClk 		= (SystemCoreClock / 1000000);	// Calculate in us
 8001214:	4b10      	ldr	r3, [pc, #64]	@ (8001258 <DwtInit+0x48>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a10      	ldr	r2, [pc, #64]	@ (800125c <DwtInit+0x4c>)
 800121a:	fba2 2303 	umull	r2, r3, r2, r3
 800121e:	0c9b      	lsrs	r3, r3, #18
 8001220:	4a0f      	ldr	r2, [pc, #60]	@ (8001260 <DwtInit+0x50>)
 8001222:	6013      	str	r3, [r2, #0]
	DWT_LAR			|= DWT_LAR_UNLOCK;
 8001224:	4b0f      	ldr	r3, [pc, #60]	@ (8001264 <DwtInit+0x54>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	490e      	ldr	r1, [pc, #56]	@ (8001264 <DwtInit+0x54>)
 800122a:	4b0f      	ldr	r3, [pc, #60]	@ (8001268 <DwtInit+0x58>)
 800122c:	4313      	orrs	r3, r2
 800122e:	600b      	str	r3, [r1, #0]
	DEM_CR			|= (uint32_t)DEM_CR_TRCENA;
 8001230:	4b0e      	ldr	r3, [pc, #56]	@ (800126c <DwtInit+0x5c>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a0d      	ldr	r2, [pc, #52]	@ (800126c <DwtInit+0x5c>)
 8001236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800123a:	6013      	str	r3, [r2, #0]
	DWT_CYCCNT		= (uint32_t)0u;					// Reset the clock counter
 800123c:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <DwtInit+0x60>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
	DWT_CR			|= (uint32_t)DWT_CR_CYCCNTENA;
 8001242:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <DwtInit+0x64>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4a0b      	ldr	r2, [pc, #44]	@ (8001274 <DwtInit+0x64>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	6013      	str	r3, [r2, #0]
}
 800124e:	bf00      	nop
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	20000000 	.word	0x20000000
 800125c:	431bde83 	.word	0x431bde83
 8001260:	200001f0 	.word	0x200001f0
 8001264:	e0001fb0 	.word	0xe0001fb0
 8001268:	c5acce55 	.word	0xc5acce55
 800126c:	e000edfc 	.word	0xe000edfc
 8001270:	e0001004 	.word	0xe0001004
 8001274:	e0001000 	.word	0xe0001000

08001278 <DwtDelay_us>:
/**
  * @brief  Function to delay in microsecond
  * @param	usec	Period in microsecond
  */
inline void DwtDelay_us(uint32_t usec)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	start = DWT_CYCCNT;
 8001280:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <DwtDelay_us+0x38>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	4a0b      	ldr	r2, [pc, #44]	@ (80012b4 <DwtDelay_us+0x3c>)
 8001286:	6013      	str	r3, [r2, #0]
	while(((DWT_CYCCNT - start) / SysCClk) < usec) {};
 8001288:	bf00      	nop
 800128a:	4b09      	ldr	r3, [pc, #36]	@ (80012b0 <DwtDelay_us+0x38>)
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	4b09      	ldr	r3, [pc, #36]	@ (80012b4 <DwtDelay_us+0x3c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	1ad2      	subs	r2, r2, r3
 8001294:	4b08      	ldr	r3, [pc, #32]	@ (80012b8 <DwtDelay_us+0x40>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	fbb2 f3f3 	udiv	r3, r2, r3
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d8f3      	bhi.n	800128a <DwtDelay_us+0x12>
}
 80012a2:	bf00      	nop
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	e0001004 	.word	0xe0001004
 80012b4:	200001f4 	.word	0x200001f4
 80012b8:	200001f0 	.word	0x200001f0

080012bc <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	460b      	mov	r3, r1
 80012c6:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 80012c8:	78fb      	ldrb	r3, [r7, #3]
 80012ca:	f023 030f 	bic.w	r3, r3, #15
 80012ce:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 80012d0:	78fb      	ldrb	r3, [r7, #3]
 80012d2:	011b      	lsls	r3, r3, #4
 80012d4:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 80012d6:	7bfb      	ldrb	r3, [r7, #15]
 80012d8:	f043 030c 	orr.w	r3, r3, #12
 80012dc:	b2db      	uxtb	r3, r3
 80012de:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
 80012e2:	f043 0308 	orr.w	r3, r3, #8
 80012e6:	b2db      	uxtb	r3, r3
 80012e8:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 80012ea:	7bbb      	ldrb	r3, [r7, #14]
 80012ec:	f043 030c 	orr.w	r3, r3, #12
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 80012f4:	7bbb      	ldrb	r3, [r7, #14]
 80012f6:	f043 0308 	orr.w	r3, r3, #8
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	6818      	ldr	r0, [r3, #0]
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	791b      	ldrb	r3, [r3, #4]
 8001306:	4619      	mov	r1, r3
 8001308:	f107 0208 	add.w	r2, r7, #8
 800130c:	2364      	movs	r3, #100	@ 0x64
 800130e:	9300      	str	r3, [sp, #0]
 8001310:	2304      	movs	r3, #4
 8001312:	f002 fb61 	bl	80039d8 <HAL_I2C_Master_Transmit>
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af02      	add	r7, sp, #8
 8001324:	6078      	str	r0, [r7, #4]
 8001326:	460b      	mov	r3, r1
 8001328:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	f023 030f 	bic.w	r3, r3, #15
 8001330:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 8001332:	78fb      	ldrb	r3, [r7, #3]
 8001334:	011b      	lsls	r3, r3, #4
 8001336:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	f043 030d 	orr.w	r3, r3, #13
 800133e:	b2db      	uxtb	r3, r3
 8001340:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	f043 0309 	orr.w	r3, r3, #9
 8001348:	b2db      	uxtb	r3, r3
 800134a:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 800134c:	7bbb      	ldrb	r3, [r7, #14]
 800134e:	f043 030d 	orr.w	r3, r3, #13
 8001352:	b2db      	uxtb	r3, r3
 8001354:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	f043 0309 	orr.w	r3, r3, #9
 800135c:	b2db      	uxtb	r3, r3
 800135e:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6818      	ldr	r0, [r3, #0]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	791b      	ldrb	r3, [r3, #4]
 8001368:	4619      	mov	r1, r3
 800136a:	f107 0208 	add.w	r2, r7, #8
 800136e:	2364      	movs	r3, #100	@ 0x64
 8001370:	9300      	str	r3, [sp, #0]
 8001372:	2304      	movs	r3, #4
 8001374:	f002 fb30 	bl	80039d8 <HAL_I2C_Master_Transmit>
}
 8001378:	bf00      	nop
 800137a:	3710      	adds	r7, #16
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 8001388:	2180      	movs	r1, #128	@ 0x80
 800138a:	6878      	ldr	r0, [r7, #4]
 800138c:	f7ff ff96 	bl	80012bc <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8001390:	2300      	movs	r3, #0
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	e006      	b.n	80013a4 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 8001396:	2120      	movs	r1, #32
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7ff ffc0 	bl	800131e <lcd_send_data>
    for (int i = 0; i < 80; i++)
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	3301      	adds	r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	2b4f      	cmp	r3, #79	@ 0x4f
 80013a8:	ddf5      	ble.n	8001396 <lcd_clear+0x16>
    }
}
 80013aa:	bf00      	nop
 80013ac:	bf00      	nop
 80013ae:	3710      	adds	r7, #16
 80013b0:	46bd      	mov	sp, r7
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d824      	bhi.n	8001410 <lcd_gotoxy+0x5c>
 80013c6:	a201      	add	r2, pc, #4	@ (adr r2, 80013cc <lcd_gotoxy+0x18>)
 80013c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013cc:	080013dd 	.word	0x080013dd
 80013d0:	080013e7 	.word	0x080013e7
 80013d4:	080013f1 	.word	0x080013f1
 80013d8:	080013fb 	.word	0x080013fb
    {
        case 0: address = 0x80 + col; break;  // First row
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	3b80      	subs	r3, #128	@ 0x80
 80013e2:	75fb      	strb	r3, [r7, #23]
 80013e4:	e00e      	b.n	8001404 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	3b40      	subs	r3, #64	@ 0x40
 80013ec:	75fb      	strb	r3, [r7, #23]
 80013ee:	e009      	b.n	8001404 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	3b6c      	subs	r3, #108	@ 0x6c
 80013f6:	75fb      	strb	r3, [r7, #23]
 80013f8:	e004      	b.n	8001404 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	b2db      	uxtb	r3, r3
 80013fe:	3b2c      	subs	r3, #44	@ 0x2c
 8001400:	75fb      	strb	r3, [r7, #23]
 8001402:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8001404:	7dfb      	ldrb	r3, [r7, #23]
 8001406:	4619      	mov	r1, r3
 8001408:	68f8      	ldr	r0, [r7, #12]
 800140a:	f7ff ff57 	bl	80012bc <lcd_send_cmd>
 800140e:	e000      	b.n	8001412 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 8001410:	bf00      	nop
}
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}

08001418 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 8001420:	2032      	movs	r0, #50	@ 0x32
 8001422:	f000 ff33 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8001426:	2130      	movs	r1, #48	@ 0x30
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ff47 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(5);
 800142e:	2005      	movs	r0, #5
 8001430:	f000 ff2c 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8001434:	2130      	movs	r1, #48	@ 0x30
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f7ff ff40 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(1);
 800143c:	2001      	movs	r0, #1
 800143e:	f000 ff25 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 8001442:	2130      	movs	r1, #48	@ 0x30
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff ff39 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(10);
 800144a:	200a      	movs	r0, #10
 800144c:	f000 ff1e 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 8001450:	2120      	movs	r1, #32
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f7ff ff32 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(10);
 8001458:	200a      	movs	r0, #10
 800145a:	f000 ff17 	bl	800228c <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 800145e:	2128      	movs	r1, #40	@ 0x28
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f7ff ff2b 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(1);
 8001466:	2001      	movs	r0, #1
 8001468:	f000 ff10 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 800146c:	2108      	movs	r1, #8
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff ff24 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(1);
 8001474:	2001      	movs	r0, #1
 8001476:	f000 ff09 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 800147a:	2101      	movs	r1, #1
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff1d 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(2);
 8001482:	2002      	movs	r0, #2
 8001484:	f000 ff02 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 8001488:	2106      	movs	r1, #6
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff ff16 	bl	80012bc <lcd_send_cmd>
    HAL_Delay(1);
 8001490:	2001      	movs	r0, #1
 8001492:	f000 fefb 	bl	800228c <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 8001496:	210c      	movs	r1, #12
 8001498:	6878      	ldr	r0, [r7, #4]
 800149a:	f7ff ff0f 	bl	80012bc <lcd_send_cmd>
}
 800149e:	bf00      	nop
 80014a0:	3708      	adds	r7, #8
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}

080014a6 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
 80014ae:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 80014b0:	e007      	b.n	80014c2 <lcd_puts+0x1c>
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	1c5a      	adds	r2, r3, #1
 80014b6:	603a      	str	r2, [r7, #0]
 80014b8:	781b      	ldrb	r3, [r3, #0]
 80014ba:	4619      	mov	r1, r3
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff2e 	bl	800131e <lcd_send_data>
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d1f3      	bne.n	80014b2 <lcd_puts+0xc>
}
 80014ca:	bf00      	nop
 80014cc:	bf00      	nop
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014da:	f000 fe65 	bl	80021a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014de:	f000 f8ef 	bl	80016c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014e2:	f000 faa9 	bl	8001a38 <MX_GPIO_Init>
  MX_DMA_Init();
 80014e6:	f000 fa87 	bl	80019f8 <MX_DMA_Init>
  MX_ADC1_Init();
 80014ea:	f000 f951 	bl	8001790 <MX_ADC1_Init>
  MX_TIM2_Init();
 80014ee:	f000 f9dd 	bl	80018ac <MX_TIM2_Init>
  MX_I2C1_Init();
 80014f2:	f000 f9ad 	bl	8001850 <MX_I2C1_Init>
  MX_TIM4_Init();
 80014f6:	f000 fa31 	bl	800195c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  // Khi to th vin
    DwtInit();
 80014fa:	f7ff fe89 	bl	8001210 <DwtInit>
    // Cu hnh v lin kt DMA bng tay  m bo hot ng
    Manual_DMA_Link_Init();
 80014fe:	f000 fb3b 	bl	8001b78 <Manual_DMA_Link_Init>
    lcd.hi2c = &hi2c1;
 8001502:	4b58      	ldr	r3, [pc, #352]	@ (8001664 <main+0x190>)
 8001504:	4a58      	ldr	r2, [pc, #352]	@ (8001668 <main+0x194>)
 8001506:	601a      	str	r2, [r3, #0]
    lcd.address = 0x4E;
 8001508:	4b56      	ldr	r3, [pc, #344]	@ (8001664 <main+0x190>)
 800150a:	224e      	movs	r2, #78	@ 0x4e
 800150c:	711a      	strb	r2, [r3, #4]
    lcd_init(&lcd);
 800150e:	4855      	ldr	r0, [pc, #340]	@ (8001664 <main+0x190>)
 8001510:	f7ff ff82 	bl	8001418 <lcd_init>
    dht22.DataPort = DHT22_GPIO_Port;
 8001514:	4b55      	ldr	r3, [pc, #340]	@ (800166c <main+0x198>)
 8001516:	4a56      	ldr	r2, [pc, #344]	@ (8001670 <main+0x19c>)
 8001518:	601a      	str	r2, [r3, #0]
    dht22.DataPin = DHT22_Pin;
 800151a:	4b54      	ldr	r3, [pc, #336]	@ (800166c <main+0x198>)
 800151c:	2220      	movs	r2, #32
 800151e:	809a      	strh	r2, [r3, #4]
    dht22.Type = DHT22;
 8001520:	4b52      	ldr	r3, [pc, #328]	@ (800166c <main+0x198>)
 8001522:	2201      	movs	r2, #1
 8001524:	719a      	strb	r2, [r3, #6]

    // Bt u cc tin trnh nn
    HAL_TIM_Base_Start_IT(&htim4); // Bt u nhp tim (TIM4)
 8001526:	4853      	ldr	r0, [pc, #332]	@ (8001674 <main+0x1a0>)
 8001528:	f003 fa84 	bl	8004a34 <HAL_TIM_Base_Start_IT>
    HAL_ADC_Start_DMA(&hadc1, adc_dma_buffer, 2);
 800152c:	2202      	movs	r2, #2
 800152e:	4952      	ldr	r1, [pc, #328]	@ (8001678 <main+0x1a4>)
 8001530:	4852      	ldr	r0, [pc, #328]	@ (800167c <main+0x1a8>)
 8001532:	f000 ff13 	bl	800235c <HAL_ADC_Start_DMA>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8001536:	2108      	movs	r1, #8
 8001538:	4851      	ldr	r0, [pc, #324]	@ (8001680 <main+0x1ac>)
 800153a:	f003 fb2d 	bl	8004b98 <HAL_TIM_PWM_Start>

    // Thit lp trng thi ban u
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 500); // ng ca
 800153e:	4b50      	ldr	r3, [pc, #320]	@ (8001680 <main+0x1ac>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001546:	63da      	str	r2, [r3, #60]	@ 0x3c
    lcd_puts(&lcd, "System ready!");
 8001548:	494e      	ldr	r1, [pc, #312]	@ (8001684 <main+0x1b0>)
 800154a:	4846      	ldr	r0, [pc, #280]	@ (8001664 <main+0x190>)
 800154c:	f7ff ffab 	bl	80014a6 <lcd_puts>
    HAL_Delay(2000);
 8001550:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001554:	f000 fe9a 	bl	800228c <HAL_Delay>
    lcd_clear(&lcd);
 8001558:	4842      	ldr	r0, [pc, #264]	@ (8001664 <main+0x190>)
 800155a:	f7ff ff11 	bl	8001380 <lcd_clear>

    /* USER CODE BEGIN 3 */
	  // Logic trong ny chy cc nhanh, vng lp khng b chn

	      // Khi logic chnh ch thc thi mi 1 giy (1000ms)
	      if (ms_ticks - last_lcd_update_time >= 1000)
 800155e:	4b4a      	ldr	r3, [pc, #296]	@ (8001688 <main+0x1b4>)
 8001560:	681a      	ldr	r2, [r3, #0]
 8001562:	4b4a      	ldr	r3, [pc, #296]	@ (800168c <main+0x1b8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800156c:	d3f7      	bcc.n	800155e <main+0x8a>
	      {
	        last_lcd_update_time = ms_ticks; // t li mc thi gian
 800156e:	4b46      	ldr	r3, [pc, #280]	@ (8001688 <main+0x1b4>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a46      	ldr	r2, [pc, #280]	@ (800168c <main+0x1b8>)
 8001574:	6013      	str	r3, [r2, #0]

	        // 1. C D LIU CM BIN
	        DHT_GetData(&dht22);
 8001576:	483d      	ldr	r0, [pc, #244]	@ (800166c <main+0x198>)
 8001578:	f7ff fdd8 	bl	800112c <DHT_GetData>
	        temperature = dht22.Temperature;
 800157c:	4b3b      	ldr	r3, [pc, #236]	@ (800166c <main+0x198>)
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	4a43      	ldr	r2, [pc, #268]	@ (8001690 <main+0x1bc>)
 8001582:	6013      	str	r3, [r2, #0]
	        humidity = dht22.Humidity;
 8001584:	4b39      	ldr	r3, [pc, #228]	@ (800166c <main+0x198>)
 8001586:	695b      	ldr	r3, [r3, #20]
 8001588:	4a42      	ldr	r2, [pc, #264]	@ (8001694 <main+0x1c0>)
 800158a:	6013      	str	r3, [r2, #0]
	        pir_state = HAL_GPIO_ReadPin(PIR_GPIO_Port, PIR_Pin);
 800158c:	2110      	movs	r1, #16
 800158e:	4838      	ldr	r0, [pc, #224]	@ (8001670 <main+0x19c>)
 8001590:	f002 f8ac 	bl	80036ec <HAL_GPIO_ReadPin>
 8001594:	4603      	mov	r3, r0
 8001596:	461a      	mov	r2, r3
 8001598:	4b3f      	ldr	r3, [pc, #252]	@ (8001698 <main+0x1c4>)
 800159a:	601a      	str	r2, [r3, #0]
	        uint32_t mq2_value = adc_dma_buffer[0];
 800159c:	4b36      	ldr	r3, [pc, #216]	@ (8001678 <main+0x1a4>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	607b      	str	r3, [r7, #4]
	        uint32_t mq135_value = adc_dma_buffer[1];
 80015a2:	4b35      	ldr	r3, [pc, #212]	@ (8001678 <main+0x1a4>)
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	603b      	str	r3, [r7, #0]

	        // 2. X L LOGIC V IU KHIN
	        if (mq2_value > 1000) // Ngng bo ng gas
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015ae:	d90f      	bls.n	80015d0 <main+0xfc>
	        {
	          HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 80015b0:	2201      	movs	r2, #1
 80015b2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015b6:	4839      	ldr	r0, [pc, #228]	@ (800169c <main+0x1c8>)
 80015b8:	f002 f8b0 	bl	800371c <HAL_GPIO_WritePin>
	          sprintf(line1_str, "CANH BAO GAS!  ");
 80015bc:	4938      	ldr	r1, [pc, #224]	@ (80016a0 <main+0x1cc>)
 80015be:	4839      	ldr	r0, [pc, #228]	@ (80016a4 <main+0x1d0>)
 80015c0:	f004 fea8 	bl	8006314 <siprintf>
	          sprintf(line2_str, "Muc do: %-5lu", mq2_value);
 80015c4:	687a      	ldr	r2, [r7, #4]
 80015c6:	4938      	ldr	r1, [pc, #224]	@ (80016a8 <main+0x1d4>)
 80015c8:	4838      	ldr	r0, [pc, #224]	@ (80016ac <main+0x1d8>)
 80015ca:	f004 fea3 	bl	8006314 <siprintf>
 80015ce:	e032      	b.n	8001636 <main+0x162>
	        }
	        else if (pir_state == GPIO_PIN_SET)
 80015d0:	4b31      	ldr	r3, [pc, #196]	@ (8001698 <main+0x1c4>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d113      	bne.n	8001600 <main+0x12c>
	        {
	          HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 80015d8:	2200      	movs	r2, #0
 80015da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015de:	482f      	ldr	r0, [pc, #188]	@ (800169c <main+0x1c8>)
 80015e0:	f002 f89c 	bl	800371c <HAL_GPIO_WritePin>
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 1500); // M ca
 80015e4:	4b26      	ldr	r3, [pc, #152]	@ (8001680 <main+0x1ac>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80015ec:	63da      	str	r2, [r3, #60]	@ 0x3c
	          sprintf(line1_str, "Phat hien       ");
 80015ee:	4930      	ldr	r1, [pc, #192]	@ (80016b0 <main+0x1dc>)
 80015f0:	482c      	ldr	r0, [pc, #176]	@ (80016a4 <main+0x1d0>)
 80015f2:	f004 fe8f 	bl	8006314 <siprintf>
	          sprintf(line2_str, "chuyen dong...  ");
 80015f6:	492f      	ldr	r1, [pc, #188]	@ (80016b4 <main+0x1e0>)
 80015f8:	482c      	ldr	r0, [pc, #176]	@ (80016ac <main+0x1d8>)
 80015fa:	f004 fe8b 	bl	8006314 <siprintf>
 80015fe:	e01a      	b.n	8001636 <main+0x162>
	        }
	        else
	        {
	          HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001600:	2200      	movs	r2, #0
 8001602:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001606:	4825      	ldr	r0, [pc, #148]	@ (800169c <main+0x1c8>)
 8001608:	f002 f888 	bl	800371c <HAL_GPIO_WritePin>
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 500); // ng ca
 800160c:	4b1c      	ldr	r3, [pc, #112]	@ (8001680 <main+0x1ac>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001614:	63da      	str	r2, [r3, #60]	@ 0x3c
	          sprintf(line1_str, "NhietDo: %.1f C ", temperature);
 8001616:	4b1e      	ldr	r3, [pc, #120]	@ (8001690 <main+0x1bc>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4618      	mov	r0, r3
 800161c:	f7fe ff9c 	bl	8000558 <__aeabi_f2d>
 8001620:	4602      	mov	r2, r0
 8001622:	460b      	mov	r3, r1
 8001624:	4924      	ldr	r1, [pc, #144]	@ (80016b8 <main+0x1e4>)
 8001626:	481f      	ldr	r0, [pc, #124]	@ (80016a4 <main+0x1d0>)
 8001628:	f004 fe74 	bl	8006314 <siprintf>
	          sprintf(line2_str, "AQI Raw: %-5lu ", mq135_value);
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	4923      	ldr	r1, [pc, #140]	@ (80016bc <main+0x1e8>)
 8001630:	481e      	ldr	r0, [pc, #120]	@ (80016ac <main+0x1d8>)
 8001632:	f004 fe6f 	bl	8006314 <siprintf>
	        }

	        // 3. CP NHT MN HNH LCD
	        lcd_clear(&lcd);
 8001636:	480b      	ldr	r0, [pc, #44]	@ (8001664 <main+0x190>)
 8001638:	f7ff fea2 	bl	8001380 <lcd_clear>
	        lcd_gotoxy(&lcd, 0, 0);
 800163c:	2200      	movs	r2, #0
 800163e:	2100      	movs	r1, #0
 8001640:	4808      	ldr	r0, [pc, #32]	@ (8001664 <main+0x190>)
 8001642:	f7ff feb7 	bl	80013b4 <lcd_gotoxy>
	        lcd_puts(&lcd, line1_str);
 8001646:	4917      	ldr	r1, [pc, #92]	@ (80016a4 <main+0x1d0>)
 8001648:	4806      	ldr	r0, [pc, #24]	@ (8001664 <main+0x190>)
 800164a:	f7ff ff2c 	bl	80014a6 <lcd_puts>
	        lcd_gotoxy(&lcd, 0, 1);
 800164e:	2201      	movs	r2, #1
 8001650:	2100      	movs	r1, #0
 8001652:	4804      	ldr	r0, [pc, #16]	@ (8001664 <main+0x190>)
 8001654:	f7ff feae 	bl	80013b4 <lcd_gotoxy>
	        lcd_puts(&lcd, line2_str);
 8001658:	4914      	ldr	r1, [pc, #80]	@ (80016ac <main+0x1d8>)
 800165a:	4802      	ldr	r0, [pc, #8]	@ (8001664 <main+0x190>)
 800165c:	f7ff ff23 	bl	80014a6 <lcd_puts>
	      if (ms_ticks - last_lcd_update_time >= 1000)
 8001660:	e77d      	b.n	800155e <main+0x8a>
 8001662:	bf00      	nop
 8001664:	20000384 	.word	0x20000384
 8001668:	200002a0 	.word	0x200002a0
 800166c:	2000038c 	.word	0x2000038c
 8001670:	40020000 	.word	0x40020000
 8001674:	2000033c 	.word	0x2000033c
 8001678:	200003b4 	.word	0x200003b4
 800167c:	200001f8 	.word	0x200001f8
 8001680:	200002f4 	.word	0x200002f4
 8001684:	08008590 	.word	0x08008590
 8001688:	200003a4 	.word	0x200003a4
 800168c:	200003bc 	.word	0x200003bc
 8001690:	200003a8 	.word	0x200003a8
 8001694:	200003ac 	.word	0x200003ac
 8001698:	200003b0 	.word	0x200003b0
 800169c:	40020800 	.word	0x40020800
 80016a0:	080085a0 	.word	0x080085a0
 80016a4:	200003c0 	.word	0x200003c0
 80016a8:	080085b0 	.word	0x080085b0
 80016ac:	200003d4 	.word	0x200003d4
 80016b0:	080085c0 	.word	0x080085c0
 80016b4:	080085d4 	.word	0x080085d4
 80016b8:	080085e8 	.word	0x080085e8
 80016bc:	080085fc 	.word	0x080085fc

080016c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b094      	sub	sp, #80	@ 0x50
 80016c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c6:	f107 0320 	add.w	r3, r7, #32
 80016ca:	2230      	movs	r2, #48	@ 0x30
 80016cc:	2100      	movs	r1, #0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f004 fe85 	bl	80063de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d4:	f107 030c 	add.w	r3, r7, #12
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e4:	2300      	movs	r3, #0
 80016e6:	60bb      	str	r3, [r7, #8]
 80016e8:	4b27      	ldr	r3, [pc, #156]	@ (8001788 <SystemClock_Config+0xc8>)
 80016ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ec:	4a26      	ldr	r2, [pc, #152]	@ (8001788 <SystemClock_Config+0xc8>)
 80016ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80016f4:	4b24      	ldr	r3, [pc, #144]	@ (8001788 <SystemClock_Config+0xc8>)
 80016f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fc:	60bb      	str	r3, [r7, #8]
 80016fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001700:	2300      	movs	r3, #0
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	4b21      	ldr	r3, [pc, #132]	@ (800178c <SystemClock_Config+0xcc>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a20      	ldr	r2, [pc, #128]	@ (800178c <SystemClock_Config+0xcc>)
 800170a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800170e:	6013      	str	r3, [r2, #0]
 8001710:	4b1e      	ldr	r3, [pc, #120]	@ (800178c <SystemClock_Config+0xcc>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001718:	607b      	str	r3, [r7, #4]
 800171a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800171c:	2301      	movs	r3, #1
 800171e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001720:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001724:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001726:	2302      	movs	r3, #2
 8001728:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800172a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800172e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001730:	2304      	movs	r3, #4
 8001732:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001734:	2364      	movs	r3, #100	@ 0x64
 8001736:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001738:	2302      	movs	r3, #2
 800173a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800173c:	2304      	movs	r3, #4
 800173e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001740:	f107 0320 	add.w	r3, r7, #32
 8001744:	4618      	mov	r0, r3
 8001746:	f002 fca1 	bl	800408c <HAL_RCC_OscConfig>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001750:	f000 fa4e 	bl	8001bf0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001754:	230f      	movs	r3, #15
 8001756:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001758:	2302      	movs	r3, #2
 800175a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001760:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001764:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800176a:	f107 030c 	add.w	r3, r7, #12
 800176e:	2103      	movs	r1, #3
 8001770:	4618      	mov	r0, r3
 8001772:	f002 ff03 	bl	800457c <HAL_RCC_ClockConfig>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800177c:	f000 fa38 	bl	8001bf0 <Error_Handler>
  }
}
 8001780:	bf00      	nop
 8001782:	3750      	adds	r7, #80	@ 0x50
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40023800 	.word	0x40023800
 800178c:	40007000 	.word	0x40007000

08001790 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b084      	sub	sp, #16
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001796:	463b      	mov	r3, r7
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80017a2:	4b28      	ldr	r3, [pc, #160]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017a4:	4a28      	ldr	r2, [pc, #160]	@ (8001848 <MX_ADC1_Init+0xb8>)
 80017a6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017a8:	4b26      	ldr	r3, [pc, #152]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017aa:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017ae:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80017b0:	4b24      	ldr	r3, [pc, #144]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80017b6:	4b23      	ldr	r3, [pc, #140]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80017bc:	4b21      	ldr	r3, [pc, #132]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017be:	2201      	movs	r2, #1
 80017c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017c2:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017d0:	4b1c      	ldr	r3, [pc, #112]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017d2:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <MX_ADC1_Init+0xbc>)
 80017d4:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017d8:	2200      	movs	r2, #0
 80017da:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 80017dc:	4b19      	ldr	r3, [pc, #100]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017de:	2202      	movs	r2, #2
 80017e0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80017e2:	4b18      	ldr	r3, [pc, #96]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017e4:	2201      	movs	r2, #1
 80017e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017ea:	4b16      	ldr	r3, [pc, #88]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017f0:	4814      	ldr	r0, [pc, #80]	@ (8001844 <MX_ADC1_Init+0xb4>)
 80017f2:	f000 fd6f 	bl	80022d4 <HAL_ADC_Init>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80017fc:	f000 f9f8 	bl	8001bf0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001800:	2300      	movs	r3, #0
 8001802:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001804:	2301      	movs	r3, #1
 8001806:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001808:	2304      	movs	r3, #4
 800180a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800180c:	463b      	mov	r3, r7
 800180e:	4619      	mov	r1, r3
 8001810:	480c      	ldr	r0, [pc, #48]	@ (8001844 <MX_ADC1_Init+0xb4>)
 8001812:	f000 feb5 	bl	8002580 <HAL_ADC_ConfigChannel>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800181c:	f000 f9e8 	bl	8001bf0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001820:	2301      	movs	r3, #1
 8001822:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001824:	2302      	movs	r3, #2
 8001826:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001828:	463b      	mov	r3, r7
 800182a:	4619      	mov	r1, r3
 800182c:	4805      	ldr	r0, [pc, #20]	@ (8001844 <MX_ADC1_Init+0xb4>)
 800182e:	f000 fea7 	bl	8002580 <HAL_ADC_ConfigChannel>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001838:	f000 f9da 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800183c:	bf00      	nop
 800183e:	3710      	adds	r7, #16
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	200001f8 	.word	0x200001f8
 8001848:	40012000 	.word	0x40012000
 800184c:	0f000001 	.word	0x0f000001

08001850 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001854:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001856:	4a13      	ldr	r2, [pc, #76]	@ (80018a4 <MX_I2C1_Init+0x54>)
 8001858:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800185a:	4b11      	ldr	r3, [pc, #68]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800185c:	4a12      	ldr	r2, [pc, #72]	@ (80018a8 <MX_I2C1_Init+0x58>)
 800185e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001860:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001862:	2200      	movs	r2, #0
 8001864:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001866:	4b0e      	ldr	r3, [pc, #56]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001868:	2200      	movs	r2, #0
 800186a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800186c:	4b0c      	ldr	r3, [pc, #48]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800186e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001872:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001874:	4b0a      	ldr	r3, [pc, #40]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001876:	2200      	movs	r2, #0
 8001878:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800187a:	4b09      	ldr	r3, [pc, #36]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800187c:	2200      	movs	r2, #0
 800187e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001880:	4b07      	ldr	r3, [pc, #28]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001882:	2200      	movs	r2, #0
 8001884:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001886:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <MX_I2C1_Init+0x50>)
 8001888:	2200      	movs	r2, #0
 800188a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800188c:	4804      	ldr	r0, [pc, #16]	@ (80018a0 <MX_I2C1_Init+0x50>)
 800188e:	f001 ff5f 	bl	8003750 <HAL_I2C_Init>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001898:	f000 f9aa 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800189c:	bf00      	nop
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	200002a0 	.word	0x200002a0
 80018a4:	40005400 	.word	0x40005400
 80018a8:	000186a0 	.word	0x000186a0

080018ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	@ 0x28
 80018b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b2:	f107 0320 	add.w	r3, r7, #32
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018bc:	1d3b      	adds	r3, r7, #4
 80018be:	2200      	movs	r2, #0
 80018c0:	601a      	str	r2, [r3, #0]
 80018c2:	605a      	str	r2, [r3, #4]
 80018c4:	609a      	str	r2, [r3, #8]
 80018c6:	60da      	str	r2, [r3, #12]
 80018c8:	611a      	str	r2, [r3, #16]
 80018ca:	615a      	str	r2, [r3, #20]
 80018cc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80018ce:	4b22      	ldr	r3, [pc, #136]	@ (8001958 <MX_TIM2_Init+0xac>)
 80018d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80018d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 80018d6:	4b20      	ldr	r3, [pc, #128]	@ (8001958 <MX_TIM2_Init+0xac>)
 80018d8:	2263      	movs	r2, #99	@ 0x63
 80018da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018dc:	4b1e      	ldr	r3, [pc, #120]	@ (8001958 <MX_TIM2_Init+0xac>)
 80018de:	2200      	movs	r2, #0
 80018e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 80018e2:	4b1d      	ldr	r3, [pc, #116]	@ (8001958 <MX_TIM2_Init+0xac>)
 80018e4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80018e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ea:	4b1b      	ldr	r3, [pc, #108]	@ (8001958 <MX_TIM2_Init+0xac>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018f0:	4b19      	ldr	r3, [pc, #100]	@ (8001958 <MX_TIM2_Init+0xac>)
 80018f2:	2280      	movs	r2, #128	@ 0x80
 80018f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80018f6:	4818      	ldr	r0, [pc, #96]	@ (8001958 <MX_TIM2_Init+0xac>)
 80018f8:	f003 f8fe 	bl	8004af8 <HAL_TIM_PWM_Init>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001902:	f000 f975 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800190e:	f107 0320 	add.w	r3, r7, #32
 8001912:	4619      	mov	r1, r3
 8001914:	4810      	ldr	r0, [pc, #64]	@ (8001958 <MX_TIM2_Init+0xac>)
 8001916:	f003 ff63 	bl	80057e0 <HAL_TIMEx_MasterConfigSynchronization>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001920:	f000 f966 	bl	8001bf0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001924:	2360      	movs	r3, #96	@ 0x60
 8001926:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001928:	2300      	movs	r3, #0
 800192a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001934:	1d3b      	adds	r3, r7, #4
 8001936:	2208      	movs	r2, #8
 8001938:	4619      	mov	r1, r3
 800193a:	4807      	ldr	r0, [pc, #28]	@ (8001958 <MX_TIM2_Init+0xac>)
 800193c:	f003 facc 	bl	8004ed8 <HAL_TIM_PWM_ConfigChannel>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001946:	f000 f953 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800194a:	4803      	ldr	r0, [pc, #12]	@ (8001958 <MX_TIM2_Init+0xac>)
 800194c:	f000 fa8c 	bl	8001e68 <HAL_TIM_MspPostInit>

}
 8001950:	bf00      	nop
 8001952:	3728      	adds	r7, #40	@ 0x28
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	200002f4 	.word	0x200002f4

0800195c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b086      	sub	sp, #24
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001962:	f107 0308 	add.w	r3, r7, #8
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001970:	463b      	mov	r3, r7
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001978:	4b1d      	ldr	r3, [pc, #116]	@ (80019f0 <MX_TIM4_Init+0x94>)
 800197a:	4a1e      	ldr	r2, [pc, #120]	@ (80019f4 <MX_TIM4_Init+0x98>)
 800197c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 800197e:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <MX_TIM4_Init+0x94>)
 8001980:	2263      	movs	r2, #99	@ 0x63
 8001982:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001984:	4b1a      	ldr	r3, [pc, #104]	@ (80019f0 <MX_TIM4_Init+0x94>)
 8001986:	2200      	movs	r2, #0
 8001988:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 800198a:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <MX_TIM4_Init+0x94>)
 800198c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001990:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001992:	4b17      	ldr	r3, [pc, #92]	@ (80019f0 <MX_TIM4_Init+0x94>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001998:	4b15      	ldr	r3, [pc, #84]	@ (80019f0 <MX_TIM4_Init+0x94>)
 800199a:	2200      	movs	r2, #0
 800199c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800199e:	4814      	ldr	r0, [pc, #80]	@ (80019f0 <MX_TIM4_Init+0x94>)
 80019a0:	f002 fff8 	bl	8004994 <HAL_TIM_Base_Init>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80019aa:	f000 f921 	bl	8001bf0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80019b4:	f107 0308 	add.w	r3, r7, #8
 80019b8:	4619      	mov	r1, r3
 80019ba:	480d      	ldr	r0, [pc, #52]	@ (80019f0 <MX_TIM4_Init+0x94>)
 80019bc:	f003 fb4e 	bl	800505c <HAL_TIM_ConfigClockSource>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d001      	beq.n	80019ca <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 80019c6:	f000 f913 	bl	8001bf0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ca:	2300      	movs	r3, #0
 80019cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ce:	2300      	movs	r3, #0
 80019d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80019d2:	463b      	mov	r3, r7
 80019d4:	4619      	mov	r1, r3
 80019d6:	4806      	ldr	r0, [pc, #24]	@ (80019f0 <MX_TIM4_Init+0x94>)
 80019d8:	f003 ff02 	bl	80057e0 <HAL_TIMEx_MasterConfigSynchronization>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 80019e2:	f000 f905 	bl	8001bf0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80019e6:	bf00      	nop
 80019e8:	3718      	adds	r7, #24
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	2000033c 	.word	0x2000033c
 80019f4:	40000800 	.word	0x40000800

080019f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b082      	sub	sp, #8
 80019fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <MX_DMA_Init+0x3c>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a06:	4a0b      	ldr	r2, [pc, #44]	@ (8001a34 <MX_DMA_Init+0x3c>)
 8001a08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001a0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a0e:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <MX_DMA_Init+0x3c>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a16:	607b      	str	r3, [r7, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	2100      	movs	r1, #0
 8001a1e:	2038      	movs	r0, #56	@ 0x38
 8001a20:	f001 f939 	bl	8002c96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001a24:	2038      	movs	r0, #56	@ 0x38
 8001a26:	f001 f952 	bl	8002cce <HAL_NVIC_EnableIRQ>

}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	40023800 	.word	0x40023800

08001a38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	@ 0x28
 8001a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	2200      	movs	r2, #0
 8001a44:	601a      	str	r2, [r3, #0]
 8001a46:	605a      	str	r2, [r3, #4]
 8001a48:	609a      	str	r2, [r3, #8]
 8001a4a:	60da      	str	r2, [r3, #12]
 8001a4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
 8001a52:	4b46      	ldr	r3, [pc, #280]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a56:	4a45      	ldr	r2, [pc, #276]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a58:	f043 0304 	orr.w	r3, r3, #4
 8001a5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a5e:	4b43      	ldr	r3, [pc, #268]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a62:	f003 0304 	and.w	r3, r3, #4
 8001a66:	613b      	str	r3, [r7, #16]
 8001a68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a72:	4a3e      	ldr	r2, [pc, #248]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7a:	4b3c      	ldr	r3, [pc, #240]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a82:	60fb      	str	r3, [r7, #12]
 8001a84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a86:	2300      	movs	r3, #0
 8001a88:	60bb      	str	r3, [r7, #8]
 8001a8a:	4b38      	ldr	r3, [pc, #224]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8e:	4a37      	ldr	r2, [pc, #220]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a90:	f043 0301 	orr.w	r3, r3, #1
 8001a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a96:	4b35      	ldr	r3, [pc, #212]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9a:	f003 0301 	and.w	r3, r3, #1
 8001a9e:	60bb      	str	r3, [r7, #8]
 8001aa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	4b31      	ldr	r3, [pc, #196]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aaa:	4a30      	ldr	r2, [pc, #192]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001aac:	f043 0302 	orr.w	r3, r3, #2
 8001ab0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab2:	4b2e      	ldr	r3, [pc, #184]	@ (8001b6c <MX_GPIO_Init+0x134>)
 8001ab4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	607b      	str	r3, [r7, #4]
 8001abc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ac4:	482a      	ldr	r0, [pc, #168]	@ (8001b70 <MX_GPIO_Init+0x138>)
 8001ac6:	f001 fe29 	bl	800371c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_ON_BOARD_GPIO_Port, LED_ON_BOARD_Pin, GPIO_PIN_RESET);
 8001aca:	2200      	movs	r2, #0
 8001acc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001ad0:	4828      	ldr	r0, [pc, #160]	@ (8001b74 <MX_GPIO_Init+0x13c>)
 8001ad2:	f001 fe23 	bl	800371c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8001ad6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ada:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	4619      	mov	r1, r3
 8001aee:	4820      	ldr	r0, [pc, #128]	@ (8001b70 <MX_GPIO_Init+0x138>)
 8001af0:	f001 fc78 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIR_Pin DHT22_Pin */
  GPIO_InitStruct.Pin = PIR_Pin|DHT22_Pin;
 8001af4:	2330      	movs	r3, #48	@ 0x30
 8001af6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001af8:	2300      	movs	r3, #0
 8001afa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afc:	2300      	movs	r3, #0
 8001afe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b00:	f107 0314 	add.w	r3, r7, #20
 8001b04:	4619      	mov	r1, r3
 8001b06:	481b      	ldr	r0, [pc, #108]	@ (8001b74 <MX_GPIO_Init+0x13c>)
 8001b08:	f001 fc6c 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_ON_BOARD_Pin */
  GPIO_InitStruct.Pin = LED_ON_BOARD_Pin;
 8001b0c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b10:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b12:	2301      	movs	r3, #1
 8001b14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b16:	2300      	movs	r3, #0
 8001b18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ON_BOARD_GPIO_Port, &GPIO_InitStruct);
 8001b1e:	f107 0314 	add.w	r3, r7, #20
 8001b22:	4619      	mov	r1, r3
 8001b24:	4813      	ldr	r0, [pc, #76]	@ (8001b74 <MX_GPIO_Init+0x13c>)
 8001b26:	f001 fc5d 	bl	80033e4 <HAL_GPIO_Init>

  /* === B SUNG CU HNH CHO SERVO V ADC === */
  /*Configure GPIO pin : SERVO_Pin */
  GPIO_InitStruct.Pin = SERVO_Pin;
 8001b2a:	2304      	movs	r3, #4
 8001b2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b2e:	2302      	movs	r3, #2
 8001b30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b32:	2300      	movs	r3, #0
 8001b34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b36:	2300      	movs	r3, #0
 8001b38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8001b3e:	f107 0314 	add.w	r3, r7, #20
 8001b42:	4619      	mov	r1, r3
 8001b44:	480b      	ldr	r0, [pc, #44]	@ (8001b74 <MX_GPIO_Init+0x13c>)
 8001b46:	f001 fc4d 	bl	80033e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MQ_2_Pin MQ_135_Pin */
  GPIO_InitStruct.Pin = MQ2_Pin|MQ135_Pin;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b4e:	2303      	movs	r3, #3
 8001b50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b52:	2300      	movs	r3, #0
 8001b54:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <MX_GPIO_Init+0x13c>)
 8001b5e:	f001 fc41 	bl	80033e4 <HAL_GPIO_Init>
  /* ======================================= */
}
 8001b62:	bf00      	nop
 8001b64:	3728      	adds	r7, #40	@ 0x28
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	40020800 	.word	0x40020800
 8001b74:	40020000 	.word	0x40020000

08001b78 <Manual_DMA_Link_Init>:
/* USER CODE BEGIN 4 */
/**
  * @brief  Cu hnh v lin kt DMA vi ADC mt cch th cng.
  */
static void Manual_DMA_Link_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  // 1. Cu hnh chi tit cho lung DMA
  hdma_adc1.Instance = DMA2_Stream0;
 8001b7c:	4b19      	ldr	r3, [pc, #100]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001b7e:	4a1a      	ldr	r2, [pc, #104]	@ (8001be8 <Manual_DMA_Link_Init+0x70>)
 8001b80:	601a      	str	r2, [r3, #0]
  hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001b82:	4b18      	ldr	r3, [pc, #96]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	605a      	str	r2, [r3, #4]
  hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b88:	4b16      	ldr	r3, [pc, #88]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	609a      	str	r2, [r3, #8]
  hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b8e:	4b15      	ldr	r3, [pc, #84]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	60da      	str	r2, [r3, #12]
  hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001b94:	4b13      	ldr	r3, [pc, #76]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001b96:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b9a:	611a      	str	r2, [r3, #16]
  hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001b9c:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001b9e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ba2:	615a      	str	r2, [r3, #20]
  hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001ba6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001baa:	619a      	str	r2, [r3, #24]
  hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001bac:	4b0d      	ldr	r3, [pc, #52]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001bae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bb2:	61da      	str	r2, [r3, #28]
  hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8001bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001bb6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001bba:	621a      	str	r2, [r3, #32]
  hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bbc:	4b09      	ldr	r3, [pc, #36]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001bc2:	4808      	ldr	r0, [pc, #32]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001bc4:	f001 f89e 	bl	8002d04 <HAL_DMA_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <Manual_DMA_Link_Init+0x5a>
  {
    Error_Handler();
 8001bce:	f000 f80f 	bl	8001bf0 <Error_Handler>
  }

  // 2. Lin kt ADC vi DMA
  __HAL_LINKDMA(&hadc1, DMA_Handle, hdma_adc1);
 8001bd2:	4b06      	ldr	r3, [pc, #24]	@ (8001bec <Manual_DMA_Link_Init+0x74>)
 8001bd4:	4a03      	ldr	r2, [pc, #12]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001bd6:	639a      	str	r2, [r3, #56]	@ 0x38
 8001bd8:	4b02      	ldr	r3, [pc, #8]	@ (8001be4 <Manual_DMA_Link_Init+0x6c>)
 8001bda:	4a04      	ldr	r2, [pc, #16]	@ (8001bec <Manual_DMA_Link_Init+0x74>)
 8001bdc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001bde:	bf00      	nop
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20000240 	.word	0x20000240
 8001be8:	40026410 	.word	0x40026410
 8001bec:	200001f8 	.word	0x200001f8

08001bf0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001bf4:	b672      	cpsid	i
}
 8001bf6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001bf8:	bf00      	nop
 8001bfa:	e7fd      	b.n	8001bf8 <Error_Handler+0x8>

08001bfc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfc:	b480      	push	{r7}
 8001bfe:	b083      	sub	sp, #12
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	607b      	str	r3, [r7, #4]
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c0a:	4a0f      	ldr	r2, [pc, #60]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c0c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c12:	4b0d      	ldr	r3, [pc, #52]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c16:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c1a:	607b      	str	r3, [r7, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	603b      	str	r3, [r7, #0]
 8001c22:	4b09      	ldr	r3, [pc, #36]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c26:	4a08      	ldr	r2, [pc, #32]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c2e:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <HAL_MspInit+0x4c>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c36:	603b      	str	r3, [r7, #0]
 8001c38:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800

08001c4c <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	@ 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]
 8001c5c:	605a      	str	r2, [r3, #4]
 8001c5e:	609a      	str	r2, [r3, #8]
 8001c60:	60da      	str	r2, [r3, #12]
 8001c62:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a2f      	ldr	r2, [pc, #188]	@ (8001d28 <HAL_ADC_MspInit+0xdc>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d157      	bne.n	8001d1e <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	613b      	str	r3, [r7, #16]
 8001c72:	4b2e      	ldr	r3, [pc, #184]	@ (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c76:	4a2d      	ldr	r2, [pc, #180]	@ (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001c78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c7e:	4b2b      	ldr	r3, [pc, #172]	@ (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c86:	613b      	str	r3, [r7, #16]
 8001c88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	60fb      	str	r3, [r7, #12]
 8001c8e:	4b27      	ldr	r3, [pc, #156]	@ (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c92:	4a26      	ldr	r2, [pc, #152]	@ (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001c94:	f043 0301 	orr.w	r3, r3, #1
 8001c98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c9a:	4b24      	ldr	r3, [pc, #144]	@ (8001d2c <HAL_ADC_MspInit+0xe0>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9e:	f003 0301 	and.w	r3, r3, #1
 8001ca2:	60fb      	str	r3, [r7, #12]
 8001ca4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = MQ2_Pin|MQ135_Pin;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001caa:	2303      	movs	r3, #3
 8001cac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb2:	f107 0314 	add.w	r3, r7, #20
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	481d      	ldr	r0, [pc, #116]	@ (8001d30 <HAL_ADC_MspInit+0xe4>)
 8001cba:	f001 fb93 	bl	80033e4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001cbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001cc0:	4a1d      	ldr	r2, [pc, #116]	@ (8001d38 <HAL_ADC_MspInit+0xec>)
 8001cc2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cca:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001cd0:	4b18      	ldr	r3, [pc, #96]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001cd6:	4b17      	ldr	r3, [pc, #92]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001cd8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001cdc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cde:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001ce0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ce4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ce6:	4b13      	ldr	r3, [pc, #76]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001ce8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cec:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001cee:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001cf0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001cf4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d02:	480c      	ldr	r0, [pc, #48]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001d04:	f000 fffe 	bl	8002d04 <HAL_DMA_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001d0e:	f7ff ff6f 	bl	8001bf0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a07      	ldr	r2, [pc, #28]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001d16:	639a      	str	r2, [r3, #56]	@ 0x38
 8001d18:	4a06      	ldr	r2, [pc, #24]	@ (8001d34 <HAL_ADC_MspInit+0xe8>)
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	@ 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40012000 	.word	0x40012000
 8001d2c:	40023800 	.word	0x40023800
 8001d30:	40020000 	.word	0x40020000
 8001d34:	20000240 	.word	0x20000240
 8001d38:	40026410 	.word	0x40026410

08001d3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b08a      	sub	sp, #40	@ 0x28
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a19      	ldr	r2, [pc, #100]	@ (8001dc0 <HAL_I2C_MspInit+0x84>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d12b      	bne.n	8001db6 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	613b      	str	r3, [r7, #16]
 8001d62:	4b18      	ldr	r3, [pc, #96]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d66:	4a17      	ldr	r2, [pc, #92]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001d68:	f043 0302 	orr.w	r3, r3, #2
 8001d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d6e:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 8001d7a:	23c0      	movs	r3, #192	@ 0xc0
 8001d7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d7e:	2312      	movs	r3, #18
 8001d80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d82:	2300      	movs	r3, #0
 8001d84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d86:	2303      	movs	r3, #3
 8001d88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d8a:	2304      	movs	r3, #4
 8001d8c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d8e:	f107 0314 	add.w	r3, r7, #20
 8001d92:	4619      	mov	r1, r3
 8001d94:	480c      	ldr	r0, [pc, #48]	@ (8001dc8 <HAL_I2C_MspInit+0x8c>)
 8001d96:	f001 fb25 	bl	80033e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001da0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da2:	4a08      	ldr	r2, [pc, #32]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001da4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001da8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001daa:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <HAL_I2C_MspInit+0x88>)
 8001dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001db2:	60fb      	str	r3, [r7, #12]
 8001db4:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001db6:	bf00      	nop
 8001db8:	3728      	adds	r7, #40	@ 0x28
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40005400 	.word	0x40005400
 8001dc4:	40023800 	.word	0x40023800
 8001dc8:	40020400 	.word	0x40020400

08001dcc <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ddc:	d115      	bne.n	8001e0a <HAL_TIM_PWM_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001dde:	2300      	movs	r3, #0
 8001de0:	60fb      	str	r3, [r7, #12]
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <HAL_TIM_PWM_MspInit+0x48>)
 8001de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de6:	4a0b      	ldr	r2, [pc, #44]	@ (8001e14 <HAL_TIM_PWM_MspInit+0x48>)
 8001de8:	f043 0301 	orr.w	r3, r3, #1
 8001dec:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dee:	4b09      	ldr	r3, [pc, #36]	@ (8001e14 <HAL_TIM_PWM_MspInit+0x48>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2100      	movs	r1, #0
 8001dfe:	201c      	movs	r0, #28
 8001e00:	f000 ff49 	bl	8002c96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001e04:	201c      	movs	r0, #28
 8001e06:	f000 ff62 	bl	8002cce <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001e0a:	bf00      	nop
 8001e0c:	3710      	adds	r7, #16
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	40023800 	.word	0x40023800

08001e18 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b084      	sub	sp, #16
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	4a0e      	ldr	r2, [pc, #56]	@ (8001e60 <HAL_TIM_Base_MspInit+0x48>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d115      	bne.n	8001e56 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	60fb      	str	r3, [r7, #12]
 8001e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e64 <HAL_TIM_Base_MspInit+0x4c>)
 8001e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e32:	4a0c      	ldr	r2, [pc, #48]	@ (8001e64 <HAL_TIM_Base_MspInit+0x4c>)
 8001e34:	f043 0304 	orr.w	r3, r3, #4
 8001e38:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001e64 <HAL_TIM_Base_MspInit+0x4c>)
 8001e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3e:	f003 0304 	and.w	r3, r3, #4
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001e46:	2200      	movs	r2, #0
 8001e48:	2100      	movs	r1, #0
 8001e4a:	201e      	movs	r0, #30
 8001e4c:	f000 ff23 	bl	8002c96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001e50:	201e      	movs	r0, #30
 8001e52:	f000 ff3c 	bl	8002cce <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001e56:	bf00      	nop
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	40000800 	.word	0x40000800
 8001e64:	40023800 	.word	0x40023800

08001e68 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b088      	sub	sp, #32
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 030c 	add.w	r3, r7, #12
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e88:	d11d      	bne.n	8001ec6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60bb      	str	r3, [r7, #8]
 8001e8e:	4b10      	ldr	r3, [pc, #64]	@ (8001ed0 <HAL_TIM_MspPostInit+0x68>)
 8001e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e92:	4a0f      	ldr	r2, [pc, #60]	@ (8001ed0 <HAL_TIM_MspPostInit+0x68>)
 8001e94:	f043 0301 	orr.w	r3, r3, #1
 8001e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e9a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ed0 <HAL_TIM_MspPostInit+0x68>)
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9e:	f003 0301 	and.w	r3, r3, #1
 8001ea2:	60bb      	str	r3, [r7, #8]
 8001ea4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = SERVO_Pin;
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SERVO_GPIO_Port, &GPIO_InitStruct);
 8001eba:	f107 030c 	add.w	r3, r7, #12
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4804      	ldr	r0, [pc, #16]	@ (8001ed4 <HAL_TIM_MspPostInit+0x6c>)
 8001ec2:	f001 fa8f 	bl	80033e4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001ec6:	bf00      	nop
 8001ec8:	3720      	adds	r7, #32
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	40023800 	.word	0x40023800
 8001ed4:	40020000 	.word	0x40020000

08001ed8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001edc:	bf00      	nop
 8001ede:	e7fd      	b.n	8001edc <NMI_Handler+0x4>

08001ee0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee4:	bf00      	nop
 8001ee6:	e7fd      	b.n	8001ee4 <HardFault_Handler+0x4>

08001ee8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001eec:	bf00      	nop
 8001eee:	e7fd      	b.n	8001eec <MemManage_Handler+0x4>

08001ef0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef4:	bf00      	nop
 8001ef6:	e7fd      	b.n	8001ef4 <BusFault_Handler+0x4>

08001ef8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001efc:	bf00      	nop
 8001efe:	e7fd      	b.n	8001efc <UsageFault_Handler+0x4>

08001f00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f04:	bf00      	nop
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f12:	bf00      	nop
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f20:	bf00      	nop
 8001f22:	46bd      	mov	sp, r7
 8001f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f28:	4770      	bx	lr

08001f2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f2a:	b580      	push	{r7, lr}
 8001f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f2e:	f000 f98d 	bl	800224c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f32:	bf00      	nop
 8001f34:	bd80      	pop	{r7, pc}
	...

08001f38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001f3c:	4802      	ldr	r0, [pc, #8]	@ (8001f48 <TIM2_IRQHandler+0x10>)
 8001f3e:	f002 fedb 	bl	8004cf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001f42:	bf00      	nop
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	200002f4 	.word	0x200002f4

08001f4c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001f50:	4802      	ldr	r0, [pc, #8]	@ (8001f5c <TIM4_IRQHandler+0x10>)
 8001f52:	f002 fed1 	bl	8004cf8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	2000033c 	.word	0x2000033c

08001f60 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f64:	4802      	ldr	r0, [pc, #8]	@ (8001f70 <DMA2_Stream0_IRQHandler+0x10>)
 8001f66:	f000 ffd3 	bl	8002f10 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	20000240 	.word	0x20000240

08001f74 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 1 */
// Khai bo  s dng bin ms_ticks t file main.c
extern volatile uint32_t ms_ticks;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback */
  // Kim tra xem ngt c phi n t TIM4 khng
  if (htim->Instance == TIM4)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a06      	ldr	r2, [pc, #24]	@ (8001f9c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d104      	bne.n	8001f90 <HAL_TIM_PeriodElapsedCallback+0x1c>
  {
    ms_ticks++; // Tng bin m "nhp tim" mi mili-giy
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001f8e:	6013      	str	r3, [r2, #0]
  }
  /* USER CODE END Callback */
}
 8001f90:	bf00      	nop
 8001f92:	370c      	adds	r7, #12
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr
 8001f9c:	40000800 	.word	0x40000800
 8001fa0:	200003a4 	.word	0x200003a4

08001fa4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return 1;
 8001fa8:	2301      	movs	r3, #1
}
 8001faa:	4618      	mov	r0, r3
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <_kill>:

int _kill(int pid, int sig)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	b082      	sub	sp, #8
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
 8001fbc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001fbe:	f004 fa61 	bl	8006484 <__errno>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2216      	movs	r2, #22
 8001fc6:	601a      	str	r2, [r3, #0]
  return -1;
 8001fc8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <_exit>:

void _exit (int status)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001fdc:	f04f 31ff 	mov.w	r1, #4294967295
 8001fe0:	6878      	ldr	r0, [r7, #4]
 8001fe2:	f7ff ffe7 	bl	8001fb4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001fe6:	bf00      	nop
 8001fe8:	e7fd      	b.n	8001fe6 <_exit+0x12>

08001fea <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fea:	b580      	push	{r7, lr}
 8001fec:	b086      	sub	sp, #24
 8001fee:	af00      	add	r7, sp, #0
 8001ff0:	60f8      	str	r0, [r7, #12]
 8001ff2:	60b9      	str	r1, [r7, #8]
 8001ff4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	e00a      	b.n	8002012 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ffc:	f3af 8000 	nop.w
 8002000:	4601      	mov	r1, r0
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	1c5a      	adds	r2, r3, #1
 8002006:	60ba      	str	r2, [r7, #8]
 8002008:	b2ca      	uxtb	r2, r1
 800200a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	3301      	adds	r3, #1
 8002010:	617b      	str	r3, [r7, #20]
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	429a      	cmp	r2, r3
 8002018:	dbf0      	blt.n	8001ffc <_read+0x12>
  }

  return len;
 800201a:	687b      	ldr	r3, [r7, #4]
}
 800201c:	4618      	mov	r0, r3
 800201e:	3718      	adds	r7, #24
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	60f8      	str	r0, [r7, #12]
 800202c:	60b9      	str	r1, [r7, #8]
 800202e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002030:	2300      	movs	r3, #0
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	e009      	b.n	800204a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002036:	68bb      	ldr	r3, [r7, #8]
 8002038:	1c5a      	adds	r2, r3, #1
 800203a:	60ba      	str	r2, [r7, #8]
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	3301      	adds	r3, #1
 8002048:	617b      	str	r3, [r7, #20]
 800204a:	697a      	ldr	r2, [r7, #20]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	429a      	cmp	r2, r3
 8002050:	dbf1      	blt.n	8002036 <_write+0x12>
  }
  return len;
 8002052:	687b      	ldr	r3, [r7, #4]
}
 8002054:	4618      	mov	r0, r3
 8002056:	3718      	adds	r7, #24
 8002058:	46bd      	mov	sp, r7
 800205a:	bd80      	pop	{r7, pc}

0800205c <_close>:

int _close(int file)
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002064:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002068:	4618      	mov	r0, r3
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002084:	605a      	str	r2, [r3, #4]
  return 0;
 8002086:	2300      	movs	r3, #0
}
 8002088:	4618      	mov	r0, r3
 800208a:	370c      	adds	r7, #12
 800208c:	46bd      	mov	sp, r7
 800208e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002092:	4770      	bx	lr

08002094 <_isatty>:

int _isatty(int file)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800209c:	2301      	movs	r3, #1
}
 800209e:	4618      	mov	r0, r3
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr

080020aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020aa:	b480      	push	{r7}
 80020ac:	b085      	sub	sp, #20
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	60f8      	str	r0, [r7, #12]
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3714      	adds	r7, #20
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr

080020c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b086      	sub	sp, #24
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020cc:	4a14      	ldr	r2, [pc, #80]	@ (8002120 <_sbrk+0x5c>)
 80020ce:	4b15      	ldr	r3, [pc, #84]	@ (8002124 <_sbrk+0x60>)
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <_sbrk+0x64>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d102      	bne.n	80020e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80020e0:	4b11      	ldr	r3, [pc, #68]	@ (8002128 <_sbrk+0x64>)
 80020e2:	4a12      	ldr	r2, [pc, #72]	@ (800212c <_sbrk+0x68>)
 80020e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80020e6:	4b10      	ldr	r3, [pc, #64]	@ (8002128 <_sbrk+0x64>)
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4413      	add	r3, r2
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d207      	bcs.n	8002104 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020f4:	f004 f9c6 	bl	8006484 <__errno>
 80020f8:	4603      	mov	r3, r0
 80020fa:	220c      	movs	r2, #12
 80020fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002102:	e009      	b.n	8002118 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002104:	4b08      	ldr	r3, [pc, #32]	@ (8002128 <_sbrk+0x64>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800210a:	4b07      	ldr	r3, [pc, #28]	@ (8002128 <_sbrk+0x64>)
 800210c:	681a      	ldr	r2, [r3, #0]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	4413      	add	r3, r2
 8002112:	4a05      	ldr	r2, [pc, #20]	@ (8002128 <_sbrk+0x64>)
 8002114:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002116:	68fb      	ldr	r3, [r7, #12]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	20020000 	.word	0x20020000
 8002124:	00000400 	.word	0x00000400
 8002128:	200003e8 	.word	0x200003e8
 800212c:	20000540 	.word	0x20000540

08002130 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002134:	4b06      	ldr	r3, [pc, #24]	@ (8002150 <SystemInit+0x20>)
 8002136:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800213a:	4a05      	ldr	r2, [pc, #20]	@ (8002150 <SystemInit+0x20>)
 800213c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002140:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002144:	bf00      	nop
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	e000ed00 	.word	0xe000ed00

08002154 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002154:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800218c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002158:	f7ff ffea 	bl	8002130 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800215c:	480c      	ldr	r0, [pc, #48]	@ (8002190 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800215e:	490d      	ldr	r1, [pc, #52]	@ (8002194 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002160:	4a0d      	ldr	r2, [pc, #52]	@ (8002198 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002162:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002164:	e002      	b.n	800216c <LoopCopyDataInit>

08002166 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002166:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002168:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800216a:	3304      	adds	r3, #4

0800216c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800216c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800216e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002170:	d3f9      	bcc.n	8002166 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002172:	4a0a      	ldr	r2, [pc, #40]	@ (800219c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002174:	4c0a      	ldr	r4, [pc, #40]	@ (80021a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002176:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002178:	e001      	b.n	800217e <LoopFillZerobss>

0800217a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800217a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800217c:	3204      	adds	r2, #4

0800217e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800217e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002180:	d3fb      	bcc.n	800217a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002182:	f004 f985 	bl	8006490 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002186:	f7ff f9a5 	bl	80014d4 <main>
  bx  lr    
 800218a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800218c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002190:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002194:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002198:	080089b4 	.word	0x080089b4
  ldr r2, =_sbss
 800219c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80021a0:	2000053c 	.word	0x2000053c

080021a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021a4:	e7fe      	b.n	80021a4 <ADC_IRQHandler>
	...

080021a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80021ac:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <HAL_Init+0x40>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a0d      	ldr	r2, [pc, #52]	@ (80021e8 <HAL_Init+0x40>)
 80021b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80021b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80021b8:	4b0b      	ldr	r3, [pc, #44]	@ (80021e8 <HAL_Init+0x40>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4a0a      	ldr	r2, [pc, #40]	@ (80021e8 <HAL_Init+0x40>)
 80021be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021c4:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <HAL_Init+0x40>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a07      	ldr	r2, [pc, #28]	@ (80021e8 <HAL_Init+0x40>)
 80021ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80021ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021d0:	2003      	movs	r0, #3
 80021d2:	f000 fd55 	bl	8002c80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021d6:	200f      	movs	r0, #15
 80021d8:	f000 f808 	bl	80021ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021dc:	f7ff fd0e 	bl	8001bfc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021e0:	2300      	movs	r3, #0
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	40023c00 	.word	0x40023c00

080021ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80021f4:	4b12      	ldr	r3, [pc, #72]	@ (8002240 <HAL_InitTick+0x54>)
 80021f6:	681a      	ldr	r2, [r3, #0]
 80021f8:	4b12      	ldr	r3, [pc, #72]	@ (8002244 <HAL_InitTick+0x58>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4619      	mov	r1, r3
 80021fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002202:	fbb3 f3f1 	udiv	r3, r3, r1
 8002206:	fbb2 f3f3 	udiv	r3, r2, r3
 800220a:	4618      	mov	r0, r3
 800220c:	f000 fd6d 	bl	8002cea <HAL_SYSTICK_Config>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	e00e      	b.n	8002238 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2b0f      	cmp	r3, #15
 800221e:	d80a      	bhi.n	8002236 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002220:	2200      	movs	r2, #0
 8002222:	6879      	ldr	r1, [r7, #4]
 8002224:	f04f 30ff 	mov.w	r0, #4294967295
 8002228:	f000 fd35 	bl	8002c96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800222c:	4a06      	ldr	r2, [pc, #24]	@ (8002248 <HAL_InitTick+0x5c>)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	e000      	b.n	8002238 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
}
 8002238:	4618      	mov	r0, r3
 800223a:	3708      	adds	r7, #8
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	20000000 	.word	0x20000000
 8002244:	20000008 	.word	0x20000008
 8002248:	20000004 	.word	0x20000004

0800224c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002250:	4b06      	ldr	r3, [pc, #24]	@ (800226c <HAL_IncTick+0x20>)
 8002252:	781b      	ldrb	r3, [r3, #0]
 8002254:	461a      	mov	r2, r3
 8002256:	4b06      	ldr	r3, [pc, #24]	@ (8002270 <HAL_IncTick+0x24>)
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	4413      	add	r3, r2
 800225c:	4a04      	ldr	r2, [pc, #16]	@ (8002270 <HAL_IncTick+0x24>)
 800225e:	6013      	str	r3, [r2, #0]
}
 8002260:	bf00      	nop
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	20000008 	.word	0x20000008
 8002270:	200003ec 	.word	0x200003ec

08002274 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  return uwTick;
 8002278:	4b03      	ldr	r3, [pc, #12]	@ (8002288 <HAL_GetTick+0x14>)
 800227a:	681b      	ldr	r3, [r3, #0]
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	200003ec 	.word	0x200003ec

0800228c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b084      	sub	sp, #16
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002294:	f7ff ffee 	bl	8002274 <HAL_GetTick>
 8002298:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a4:	d005      	beq.n	80022b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022a6:	4b0a      	ldr	r3, [pc, #40]	@ (80022d0 <HAL_Delay+0x44>)
 80022a8:	781b      	ldrb	r3, [r3, #0]
 80022aa:	461a      	mov	r2, r3
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	4413      	add	r3, r2
 80022b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80022b2:	bf00      	nop
 80022b4:	f7ff ffde 	bl	8002274 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	68fa      	ldr	r2, [r7, #12]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d8f7      	bhi.n	80022b4 <HAL_Delay+0x28>
  {
  }
}
 80022c4:	bf00      	nop
 80022c6:	bf00      	nop
 80022c8:	3710      	adds	r7, #16
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000008 	.word	0x20000008

080022d4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022dc:	2300      	movs	r3, #0
 80022de:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e033      	b.n	8002352 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d109      	bne.n	8002306 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f7ff fcaa 	bl	8001c4c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2200      	movs	r2, #0
 8002302:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230a:	f003 0310 	and.w	r3, r3, #16
 800230e:	2b00      	cmp	r3, #0
 8002310:	d118      	bne.n	8002344 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002316:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800231a:	f023 0302 	bic.w	r3, r3, #2
 800231e:	f043 0202 	orr.w	r2, r3, #2
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f000 fa5c 	bl	80027e4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2200      	movs	r2, #0
 8002330:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002336:	f023 0303 	bic.w	r3, r3, #3
 800233a:	f043 0201 	orr.w	r2, r3, #1
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	641a      	str	r2, [r3, #64]	@ 0x40
 8002342:	e001      	b.n	8002348 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2200      	movs	r2, #0
 800234c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002350:	7bfb      	ldrb	r3, [r7, #15]
}
 8002352:	4618      	mov	r0, r3
 8002354:	3710      	adds	r7, #16
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002376:	2b01      	cmp	r3, #1
 8002378:	d101      	bne.n	800237e <HAL_ADC_Start_DMA+0x22>
 800237a:	2302      	movs	r3, #2
 800237c:	e0d0      	b.n	8002520 <HAL_ADC_Start_DMA+0x1c4>
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	2201      	movs	r2, #1
 8002382:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	f003 0301 	and.w	r3, r3, #1
 8002390:	2b01      	cmp	r3, #1
 8002392:	d018      	beq.n	80023c6 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689a      	ldr	r2, [r3, #8]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f042 0201 	orr.w	r2, r2, #1
 80023a2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023a4:	4b60      	ldr	r3, [pc, #384]	@ (8002528 <HAL_ADC_Start_DMA+0x1cc>)
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a60      	ldr	r2, [pc, #384]	@ (800252c <HAL_ADC_Start_DMA+0x1d0>)
 80023aa:	fba2 2303 	umull	r2, r3, r2, r3
 80023ae:	0c9a      	lsrs	r2, r3, #18
 80023b0:	4613      	mov	r3, r2
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	4413      	add	r3, r2
 80023b6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80023b8:	e002      	b.n	80023c0 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	3b01      	subs	r3, #1
 80023be:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1f9      	bne.n	80023ba <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023d0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80023d4:	d107      	bne.n	80023e6 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	689a      	ldr	r2, [r3, #8]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023e4:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	f040 8088 	bne.w	8002506 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80023fe:	f023 0301 	bic.w	r3, r3, #1
 8002402:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002414:	2b00      	cmp	r3, #0
 8002416:	d007      	beq.n	8002428 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002420:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002430:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002434:	d106      	bne.n	8002444 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243a:	f023 0206 	bic.w	r2, r3, #6
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	645a      	str	r2, [r3, #68]	@ 0x44
 8002442:	e002      	b.n	800244a <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2200      	movs	r2, #0
 800244e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002452:	4b37      	ldr	r3, [pc, #220]	@ (8002530 <HAL_ADC_Start_DMA+0x1d4>)
 8002454:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800245a:	4a36      	ldr	r2, [pc, #216]	@ (8002534 <HAL_ADC_Start_DMA+0x1d8>)
 800245c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002462:	4a35      	ldr	r2, [pc, #212]	@ (8002538 <HAL_ADC_Start_DMA+0x1dc>)
 8002464:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800246a:	4a34      	ldr	r2, [pc, #208]	@ (800253c <HAL_ADC_Start_DMA+0x1e0>)
 800246c:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002476:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	685a      	ldr	r2, [r3, #4]
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002486:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	689a      	ldr	r2, [r3, #8]
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002496:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	334c      	adds	r3, #76	@ 0x4c
 80024a2:	4619      	mov	r1, r3
 80024a4:	68ba      	ldr	r2, [r7, #8]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	f000 fcda 	bl	8002e60 <HAL_DMA_Start_IT>
 80024ac:	4603      	mov	r3, r0
 80024ae:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80024b0:	69bb      	ldr	r3, [r7, #24]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 031f 	and.w	r3, r3, #31
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d10f      	bne.n	80024dc <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d129      	bne.n	800251e <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	e020      	b.n	800251e <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a17      	ldr	r2, [pc, #92]	@ (8002540 <HAL_ADC_Start_DMA+0x1e4>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d11b      	bne.n	800251e <HAL_ADC_Start_DMA+0x1c2>
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d114      	bne.n	800251e <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	689a      	ldr	r2, [r3, #8]
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002502:	609a      	str	r2, [r3, #8]
 8002504:	e00b      	b.n	800251e <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800250a:	f043 0210 	orr.w	r2, r3, #16
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002516:	f043 0201 	orr.w	r2, r3, #1
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 800251e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002520:	4618      	mov	r0, r3
 8002522:	3720      	adds	r7, #32
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20000000 	.word	0x20000000
 800252c:	431bde83 	.word	0x431bde83
 8002530:	40012300 	.word	0x40012300
 8002534:	080029dd 	.word	0x080029dd
 8002538:	08002a97 	.word	0x08002a97
 800253c:	08002ab3 	.word	0x08002ab3
 8002540:	40012000 	.word	0x40012000

08002544 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002544:	b480      	push	{r7}
 8002546:	b083      	sub	sp, #12
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800254c:	bf00      	nop
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002560:	bf00      	nop
 8002562:	370c      	adds	r7, #12
 8002564:	46bd      	mov	sp, r7
 8002566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256a:	4770      	bx	lr

0800256c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800256c:	b480      	push	{r7}
 800256e:	b083      	sub	sp, #12
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002580:	b480      	push	{r7}
 8002582:	b085      	sub	sp, #20
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800258a:	2300      	movs	r3, #0
 800258c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002594:	2b01      	cmp	r3, #1
 8002596:	d101      	bne.n	800259c <HAL_ADC_ConfigChannel+0x1c>
 8002598:	2302      	movs	r3, #2
 800259a:	e113      	b.n	80027c4 <HAL_ADC_ConfigChannel+0x244>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2b09      	cmp	r3, #9
 80025aa:	d925      	bls.n	80025f8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	68d9      	ldr	r1, [r3, #12]
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	461a      	mov	r2, r3
 80025ba:	4613      	mov	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	4413      	add	r3, r2
 80025c0:	3b1e      	subs	r3, #30
 80025c2:	2207      	movs	r2, #7
 80025c4:	fa02 f303 	lsl.w	r3, r2, r3
 80025c8:	43da      	mvns	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	400a      	ands	r2, r1
 80025d0:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	68d9      	ldr	r1, [r3, #12]
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	b29b      	uxth	r3, r3
 80025e2:	4618      	mov	r0, r3
 80025e4:	4603      	mov	r3, r0
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	4403      	add	r3, r0
 80025ea:	3b1e      	subs	r3, #30
 80025ec:	409a      	lsls	r2, r3
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	430a      	orrs	r2, r1
 80025f4:	60da      	str	r2, [r3, #12]
 80025f6:	e022      	b.n	800263e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6919      	ldr	r1, [r3, #16]
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	b29b      	uxth	r3, r3
 8002604:	461a      	mov	r2, r3
 8002606:	4613      	mov	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	2207      	movs	r2, #7
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	43da      	mvns	r2, r3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	400a      	ands	r2, r1
 800261a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6919      	ldr	r1, [r3, #16]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	b29b      	uxth	r3, r3
 800262c:	4618      	mov	r0, r3
 800262e:	4603      	mov	r3, r0
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4403      	add	r3, r0
 8002634:	409a      	lsls	r2, r3
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	430a      	orrs	r2, r1
 800263c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800263e:	683b      	ldr	r3, [r7, #0]
 8002640:	685b      	ldr	r3, [r3, #4]
 8002642:	2b06      	cmp	r3, #6
 8002644:	d824      	bhi.n	8002690 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800264c:	683b      	ldr	r3, [r7, #0]
 800264e:	685a      	ldr	r2, [r3, #4]
 8002650:	4613      	mov	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	3b05      	subs	r3, #5
 8002658:	221f      	movs	r2, #31
 800265a:	fa02 f303 	lsl.w	r3, r2, r3
 800265e:	43da      	mvns	r2, r3
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	400a      	ands	r2, r1
 8002666:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	4618      	mov	r0, r3
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	685a      	ldr	r2, [r3, #4]
 800267a:	4613      	mov	r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	4413      	add	r3, r2
 8002680:	3b05      	subs	r3, #5
 8002682:	fa00 f203 	lsl.w	r2, r0, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	635a      	str	r2, [r3, #52]	@ 0x34
 800268e:	e04c      	b.n	800272a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	2b0c      	cmp	r3, #12
 8002696:	d824      	bhi.n	80026e2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	685a      	ldr	r2, [r3, #4]
 80026a2:	4613      	mov	r3, r2
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	4413      	add	r3, r2
 80026a8:	3b23      	subs	r3, #35	@ 0x23
 80026aa:	221f      	movs	r2, #31
 80026ac:	fa02 f303 	lsl.w	r3, r2, r3
 80026b0:	43da      	mvns	r2, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	400a      	ands	r2, r1
 80026b8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	4618      	mov	r0, r3
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	4613      	mov	r3, r2
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	4413      	add	r3, r2
 80026d2:	3b23      	subs	r3, #35	@ 0x23
 80026d4:	fa00 f203 	lsl.w	r2, r0, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	430a      	orrs	r2, r1
 80026de:	631a      	str	r2, [r3, #48]	@ 0x30
 80026e0:	e023      	b.n	800272a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	685a      	ldr	r2, [r3, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	3b41      	subs	r3, #65	@ 0x41
 80026f4:	221f      	movs	r2, #31
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43da      	mvns	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	400a      	ands	r2, r1
 8002702:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	b29b      	uxth	r3, r3
 8002710:	4618      	mov	r0, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	685a      	ldr	r2, [r3, #4]
 8002716:	4613      	mov	r3, r2
 8002718:	009b      	lsls	r3, r3, #2
 800271a:	4413      	add	r3, r2
 800271c:	3b41      	subs	r3, #65	@ 0x41
 800271e:	fa00 f203 	lsl.w	r2, r0, r3
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	430a      	orrs	r2, r1
 8002728:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800272a:	4b29      	ldr	r3, [pc, #164]	@ (80027d0 <HAL_ADC_ConfigChannel+0x250>)
 800272c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4a28      	ldr	r2, [pc, #160]	@ (80027d4 <HAL_ADC_ConfigChannel+0x254>)
 8002734:	4293      	cmp	r3, r2
 8002736:	d10f      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x1d8>
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b12      	cmp	r3, #18
 800273e:	d10b      	bne.n	8002758 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a1d      	ldr	r2, [pc, #116]	@ (80027d4 <HAL_ADC_ConfigChannel+0x254>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d12b      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x23a>
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a1c      	ldr	r2, [pc, #112]	@ (80027d8 <HAL_ADC_ConfigChannel+0x258>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d003      	beq.n	8002774 <HAL_ADC_ConfigChannel+0x1f4>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b11      	cmp	r3, #17
 8002772:	d122      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a11      	ldr	r2, [pc, #68]	@ (80027d8 <HAL_ADC_ConfigChannel+0x258>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d111      	bne.n	80027ba <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002796:	4b11      	ldr	r3, [pc, #68]	@ (80027dc <HAL_ADC_ConfigChannel+0x25c>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4a11      	ldr	r2, [pc, #68]	@ (80027e0 <HAL_ADC_ConfigChannel+0x260>)
 800279c:	fba2 2303 	umull	r2, r3, r2, r3
 80027a0:	0c9a      	lsrs	r2, r3, #18
 80027a2:	4613      	mov	r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027ac:	e002      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	3b01      	subs	r3, #1
 80027b2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d1f9      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr
 80027d0:	40012300 	.word	0x40012300
 80027d4:	40012000 	.word	0x40012000
 80027d8:	10000012 	.word	0x10000012
 80027dc:	20000000 	.word	0x20000000
 80027e0:	431bde83 	.word	0x431bde83

080027e4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b085      	sub	sp, #20
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027ec:	4b79      	ldr	r3, [pc, #484]	@ (80029d4 <ADC_Init+0x1f0>)
 80027ee:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	431a      	orrs	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002818:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	6859      	ldr	r1, [r3, #4]
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	691b      	ldr	r3, [r3, #16]
 8002824:	021a      	lsls	r2, r3, #8
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	430a      	orrs	r2, r1
 800282c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800283c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	6859      	ldr	r1, [r3, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689a      	ldr	r2, [r3, #8]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	430a      	orrs	r2, r1
 800284e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	689a      	ldr	r2, [r3, #8]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800285e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	6899      	ldr	r1, [r3, #8]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	68da      	ldr	r2, [r3, #12]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002876:	4a58      	ldr	r2, [pc, #352]	@ (80029d8 <ADC_Init+0x1f4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d022      	beq.n	80028c2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800288a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6899      	ldr	r1, [r3, #8]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028ac:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	6899      	ldr	r1, [r3, #8]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	430a      	orrs	r2, r1
 80028be:	609a      	str	r2, [r3, #8]
 80028c0:	e00f      	b.n	80028e2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028e0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	689a      	ldr	r2, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f022 0202 	bic.w	r2, r2, #2
 80028f0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	6899      	ldr	r1, [r3, #8]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	7e1b      	ldrb	r3, [r3, #24]
 80028fc:	005a      	lsls	r2, r3, #1
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	430a      	orrs	r2, r1
 8002904:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	f893 3020 	ldrb.w	r3, [r3, #32]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d01b      	beq.n	8002948 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800291e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	685a      	ldr	r2, [r3, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800292e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6859      	ldr	r1, [r3, #4]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800293a:	3b01      	subs	r3, #1
 800293c:	035a      	lsls	r2, r3, #13
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	430a      	orrs	r2, r1
 8002944:	605a      	str	r2, [r3, #4]
 8002946:	e007      	b.n	8002958 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	685a      	ldr	r2, [r3, #4]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002956:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002966:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	69db      	ldr	r3, [r3, #28]
 8002972:	3b01      	subs	r3, #1
 8002974:	051a      	lsls	r2, r3, #20
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	430a      	orrs	r2, r1
 800297c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	689a      	ldr	r2, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800298c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6899      	ldr	r1, [r3, #8]
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800299a:	025a      	lsls	r2, r3, #9
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689a      	ldr	r2, [r3, #8]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029b2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	6899      	ldr	r1, [r3, #8]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	029a      	lsls	r2, r3, #10
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	430a      	orrs	r2, r1
 80029c6:	609a      	str	r2, [r3, #8]
}
 80029c8:	bf00      	nop
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d2:	4770      	bx	lr
 80029d4:	40012300 	.word	0x40012300
 80029d8:	0f000001 	.word	0x0f000001

080029dc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b084      	sub	sp, #16
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029e8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ee:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d13c      	bne.n	8002a70 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029fa:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d12b      	bne.n	8002a68 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d127      	bne.n	8002a68 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a1e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d006      	beq.n	8002a34 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d119      	bne.n	8002a68 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	685a      	ldr	r2, [r3, #4]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f022 0220 	bic.w	r2, r2, #32
 8002a42:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d105      	bne.n	8002a68 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	f043 0201 	orr.w	r2, r3, #1
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a68:	68f8      	ldr	r0, [r7, #12]
 8002a6a:	f7ff fd6b 	bl	8002544 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002a6e:	e00e      	b.n	8002a8e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a74:	f003 0310 	and.w	r3, r3, #16
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d003      	beq.n	8002a84 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002a7c:	68f8      	ldr	r0, [r7, #12]
 8002a7e:	f7ff fd75 	bl	800256c <HAL_ADC_ErrorCallback>
}
 8002a82:	e004      	b.n	8002a8e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	4798      	blx	r3
}
 8002a8e:	bf00      	nop
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b084      	sub	sp, #16
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002aa2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f7ff fd57 	bl	8002558 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002aaa:	bf00      	nop
 8002aac:	3710      	adds	r7, #16
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	b084      	sub	sp, #16
 8002ab6:	af00      	add	r7, sp, #0
 8002ab8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002abe:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	2240      	movs	r2, #64	@ 0x40
 8002ac4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aca:	f043 0204 	orr.w	r2, r3, #4
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f7ff fd4a 	bl	800256c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002ad8:	bf00      	nop
 8002ada:	3710      	adds	r7, #16
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b085      	sub	sp, #20
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	f003 0307 	and.w	r3, r3, #7
 8002aee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002af0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b24 <__NVIC_SetPriorityGrouping+0x44>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002afc:	4013      	ands	r3, r2
 8002afe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b04:	68bb      	ldr	r3, [r7, #8]
 8002b06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002b0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b12:	4a04      	ldr	r2, [pc, #16]	@ (8002b24 <__NVIC_SetPriorityGrouping+0x44>)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	60d3      	str	r3, [r2, #12]
}
 8002b18:	bf00      	nop
 8002b1a:	3714      	adds	r7, #20
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	e000ed00 	.word	0xe000ed00

08002b28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b2c:	4b04      	ldr	r3, [pc, #16]	@ (8002b40 <__NVIC_GetPriorityGrouping+0x18>)
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	0a1b      	lsrs	r3, r3, #8
 8002b32:	f003 0307 	and.w	r3, r3, #7
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	e000ed00 	.word	0xe000ed00

08002b44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	db0b      	blt.n	8002b6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b56:	79fb      	ldrb	r3, [r7, #7]
 8002b58:	f003 021f 	and.w	r2, r3, #31
 8002b5c:	4907      	ldr	r1, [pc, #28]	@ (8002b7c <__NVIC_EnableIRQ+0x38>)
 8002b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b62:	095b      	lsrs	r3, r3, #5
 8002b64:	2001      	movs	r0, #1
 8002b66:	fa00 f202 	lsl.w	r2, r0, r2
 8002b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	e000e100 	.word	0xe000e100

08002b80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b083      	sub	sp, #12
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	4603      	mov	r3, r0
 8002b88:	6039      	str	r1, [r7, #0]
 8002b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	db0a      	blt.n	8002baa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	490c      	ldr	r1, [pc, #48]	@ (8002bcc <__NVIC_SetPriority+0x4c>)
 8002b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9e:	0112      	lsls	r2, r2, #4
 8002ba0:	b2d2      	uxtb	r2, r2
 8002ba2:	440b      	add	r3, r1
 8002ba4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ba8:	e00a      	b.n	8002bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4908      	ldr	r1, [pc, #32]	@ (8002bd0 <__NVIC_SetPriority+0x50>)
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	3b04      	subs	r3, #4
 8002bb8:	0112      	lsls	r2, r2, #4
 8002bba:	b2d2      	uxtb	r2, r2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	761a      	strb	r2, [r3, #24]
}
 8002bc0:	bf00      	nop
 8002bc2:	370c      	adds	r7, #12
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr
 8002bcc:	e000e100 	.word	0xe000e100
 8002bd0:	e000ed00 	.word	0xe000ed00

08002bd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b089      	sub	sp, #36	@ 0x24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f003 0307 	and.w	r3, r3, #7
 8002be6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002be8:	69fb      	ldr	r3, [r7, #28]
 8002bea:	f1c3 0307 	rsb	r3, r3, #7
 8002bee:	2b04      	cmp	r3, #4
 8002bf0:	bf28      	it	cs
 8002bf2:	2304      	movcs	r3, #4
 8002bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bf6:	69fb      	ldr	r3, [r7, #28]
 8002bf8:	3304      	adds	r3, #4
 8002bfa:	2b06      	cmp	r3, #6
 8002bfc:	d902      	bls.n	8002c04 <NVIC_EncodePriority+0x30>
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3b03      	subs	r3, #3
 8002c02:	e000      	b.n	8002c06 <NVIC_EncodePriority+0x32>
 8002c04:	2300      	movs	r3, #0
 8002c06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c08:	f04f 32ff 	mov.w	r2, #4294967295
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c12:	43da      	mvns	r2, r3
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	401a      	ands	r2, r3
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	fa01 f303 	lsl.w	r3, r1, r3
 8002c26:	43d9      	mvns	r1, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c2c:	4313      	orrs	r3, r2
         );
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3724      	adds	r7, #36	@ 0x24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
	...

08002c3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	3b01      	subs	r3, #1
 8002c48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c4c:	d301      	bcc.n	8002c52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e00f      	b.n	8002c72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c52:	4a0a      	ldr	r2, [pc, #40]	@ (8002c7c <SysTick_Config+0x40>)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3b01      	subs	r3, #1
 8002c58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c5a:	210f      	movs	r1, #15
 8002c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c60:	f7ff ff8e 	bl	8002b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c64:	4b05      	ldr	r3, [pc, #20]	@ (8002c7c <SysTick_Config+0x40>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c6a:	4b04      	ldr	r3, [pc, #16]	@ (8002c7c <SysTick_Config+0x40>)
 8002c6c:	2207      	movs	r2, #7
 8002c6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	e000e010 	.word	0xe000e010

08002c80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f7ff ff29 	bl	8002ae0 <__NVIC_SetPriorityGrouping>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b086      	sub	sp, #24
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	60b9      	str	r1, [r7, #8]
 8002ca0:	607a      	str	r2, [r7, #4]
 8002ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ca8:	f7ff ff3e 	bl	8002b28 <__NVIC_GetPriorityGrouping>
 8002cac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cae:	687a      	ldr	r2, [r7, #4]
 8002cb0:	68b9      	ldr	r1, [r7, #8]
 8002cb2:	6978      	ldr	r0, [r7, #20]
 8002cb4:	f7ff ff8e 	bl	8002bd4 <NVIC_EncodePriority>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cbe:	4611      	mov	r1, r2
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7ff ff5d 	bl	8002b80 <__NVIC_SetPriority>
}
 8002cc6:	bf00      	nop
 8002cc8:	3718      	adds	r7, #24
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}

08002cce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cce:	b580      	push	{r7, lr}
 8002cd0:	b082      	sub	sp, #8
 8002cd2:	af00      	add	r7, sp, #0
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff ff31 	bl	8002b44 <__NVIC_EnableIRQ>
}
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002cea:	b580      	push	{r7, lr}
 8002cec:	b082      	sub	sp, #8
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7ff ffa2 	bl	8002c3c <SysTick_Config>
 8002cf8:	4603      	mov	r3, r0
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b086      	sub	sp, #24
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d10:	f7ff fab0 	bl	8002274 <HAL_GetTick>
 8002d14:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d101      	bne.n	8002d20 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e099      	b.n	8002e54 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2202      	movs	r2, #2
 8002d24:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0201 	bic.w	r2, r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d40:	e00f      	b.n	8002d62 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d42:	f7ff fa97 	bl	8002274 <HAL_GetTick>
 8002d46:	4602      	mov	r2, r0
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	1ad3      	subs	r3, r2, r3
 8002d4c:	2b05      	cmp	r3, #5
 8002d4e:	d908      	bls.n	8002d62 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2220      	movs	r2, #32
 8002d54:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2203      	movs	r2, #3
 8002d5a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	e078      	b.n	8002e54 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1e8      	bne.n	8002d42 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d78:	697a      	ldr	r2, [r7, #20]
 8002d7a:	4b38      	ldr	r3, [pc, #224]	@ (8002e5c <HAL_DMA_Init+0x158>)
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	691b      	ldr	r3, [r3, #16]
 8002d94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002da6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	4313      	orrs	r3, r2
 8002db2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db8:	2b04      	cmp	r3, #4
 8002dba:	d107      	bne.n	8002dcc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	697a      	ldr	r2, [r7, #20]
 8002dd2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	f023 0307 	bic.w	r3, r3, #7
 8002de2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	697a      	ldr	r2, [r7, #20]
 8002dea:	4313      	orrs	r3, r2
 8002dec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df2:	2b04      	cmp	r3, #4
 8002df4:	d117      	bne.n	8002e26 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dfa:	697a      	ldr	r2, [r7, #20]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00e      	beq.n	8002e26 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 fa6f 	bl	80032ec <DMA_CheckFifoParam>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d008      	beq.n	8002e26 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	2240      	movs	r2, #64	@ 0x40
 8002e18:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e22:	2301      	movs	r3, #1
 8002e24:	e016      	b.n	8002e54 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	697a      	ldr	r2, [r7, #20]
 8002e2c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 fa26 	bl	8003280 <DMA_CalcBaseAndBitshift>
 8002e34:	4603      	mov	r3, r0
 8002e36:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3c:	223f      	movs	r2, #63	@ 0x3f
 8002e3e:	409a      	lsls	r2, r3
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e52:	2300      	movs	r3, #0
}
 8002e54:	4618      	mov	r0, r3
 8002e56:	3718      	adds	r7, #24
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	f010803f 	.word	0xf010803f

08002e60 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	607a      	str	r2, [r7, #4]
 8002e6c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e6e:	2300      	movs	r3, #0
 8002e70:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e76:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d101      	bne.n	8002e86 <HAL_DMA_Start_IT+0x26>
 8002e82:	2302      	movs	r3, #2
 8002e84:	e040      	b.n	8002f08 <HAL_DMA_Start_IT+0xa8>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d12f      	bne.n	8002efa <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	2202      	movs	r2, #2
 8002e9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	687a      	ldr	r2, [r7, #4]
 8002eac:	68b9      	ldr	r1, [r7, #8]
 8002eae:	68f8      	ldr	r0, [r7, #12]
 8002eb0:	f000 f9b8 	bl	8003224 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002eb8:	223f      	movs	r2, #63	@ 0x3f
 8002eba:	409a      	lsls	r2, r3
 8002ebc:	693b      	ldr	r3, [r7, #16]
 8002ebe:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f042 0216 	orr.w	r2, r2, #22
 8002ece:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d007      	beq.n	8002ee8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 0208 	orr.w	r2, r2, #8
 8002ee6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 0201 	orr.w	r2, r2, #1
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	e005      	b.n	8002f06 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2200      	movs	r2, #0
 8002efe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f02:	2302      	movs	r3, #2
 8002f04:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f06:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f08:	4618      	mov	r0, r3
 8002f0a:	3718      	adds	r7, #24
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f1c:	4b8e      	ldr	r3, [pc, #568]	@ (8003158 <HAL_DMA_IRQHandler+0x248>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a8e      	ldr	r2, [pc, #568]	@ (800315c <HAL_DMA_IRQHandler+0x24c>)
 8002f22:	fba2 2303 	umull	r2, r3, r2, r3
 8002f26:	0a9b      	lsrs	r3, r3, #10
 8002f28:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f2e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f3a:	2208      	movs	r2, #8
 8002f3c:	409a      	lsls	r2, r3
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	4013      	ands	r3, r2
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d01a      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0304 	and.w	r3, r3, #4
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d013      	beq.n	8002f7c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f022 0204 	bic.w	r2, r2, #4
 8002f62:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f68:	2208      	movs	r2, #8
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f74:	f043 0201 	orr.w	r2, r3, #1
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f80:	2201      	movs	r2, #1
 8002f82:	409a      	lsls	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	4013      	ands	r3, r2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d012      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	695b      	ldr	r3, [r3, #20]
 8002f92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d00b      	beq.n	8002fb2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	409a      	lsls	r2, r3
 8002fa2:	693b      	ldr	r3, [r7, #16]
 8002fa4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002faa:	f043 0202 	orr.w	r2, r3, #2
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fb6:	2204      	movs	r2, #4
 8002fb8:	409a      	lsls	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d012      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f003 0302 	and.w	r3, r3, #2
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d00b      	beq.n	8002fe8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fd4:	2204      	movs	r2, #4
 8002fd6:	409a      	lsls	r2, r3
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fe0:	f043 0204 	orr.w	r2, r3, #4
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fec:	2210      	movs	r2, #16
 8002fee:	409a      	lsls	r2, r3
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d043      	beq.n	8003080 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0308 	and.w	r3, r3, #8
 8003002:	2b00      	cmp	r3, #0
 8003004:	d03c      	beq.n	8003080 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800300a:	2210      	movs	r2, #16
 800300c:	409a      	lsls	r2, r3
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d018      	beq.n	8003052 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800302a:	2b00      	cmp	r3, #0
 800302c:	d108      	bne.n	8003040 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003032:	2b00      	cmp	r3, #0
 8003034:	d024      	beq.n	8003080 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	4798      	blx	r3
 800303e:	e01f      	b.n	8003080 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003044:	2b00      	cmp	r3, #0
 8003046:	d01b      	beq.n	8003080 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	4798      	blx	r3
 8003050:	e016      	b.n	8003080 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800305c:	2b00      	cmp	r3, #0
 800305e:	d107      	bne.n	8003070 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0208 	bic.w	r2, r2, #8
 800306e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003084:	2220      	movs	r2, #32
 8003086:	409a      	lsls	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4013      	ands	r3, r2
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 808f 	beq.w	80031b0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0310 	and.w	r3, r3, #16
 800309c:	2b00      	cmp	r3, #0
 800309e:	f000 8087 	beq.w	80031b0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030a6:	2220      	movs	r2, #32
 80030a8:	409a      	lsls	r2, r3
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	2b05      	cmp	r3, #5
 80030b8:	d136      	bne.n	8003128 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0216 	bic.w	r2, r2, #22
 80030c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d103      	bne.n	80030ea <HAL_DMA_IRQHandler+0x1da>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d007      	beq.n	80030fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0208 	bic.w	r2, r2, #8
 80030f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030fe:	223f      	movs	r2, #63	@ 0x3f
 8003100:	409a      	lsls	r2, r3
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800311a:	2b00      	cmp	r3, #0
 800311c:	d07e      	beq.n	800321c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003122:	6878      	ldr	r0, [r7, #4]
 8003124:	4798      	blx	r3
        }
        return;
 8003126:	e079      	b.n	800321c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003132:	2b00      	cmp	r3, #0
 8003134:	d01d      	beq.n	8003172 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10d      	bne.n	8003160 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003148:	2b00      	cmp	r3, #0
 800314a:	d031      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	4798      	blx	r3
 8003154:	e02c      	b.n	80031b0 <HAL_DMA_IRQHandler+0x2a0>
 8003156:	bf00      	nop
 8003158:	20000000 	.word	0x20000000
 800315c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003164:	2b00      	cmp	r3, #0
 8003166:	d023      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	4798      	blx	r3
 8003170:	e01e      	b.n	80031b0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10f      	bne.n	80031a0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f022 0210 	bic.w	r2, r2, #16
 800318e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2200      	movs	r2, #0
 800319c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d003      	beq.n	80031b0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80031ac:	6878      	ldr	r0, [r7, #4]
 80031ae:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d032      	beq.n	800321e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031bc:	f003 0301 	and.w	r3, r3, #1
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d022      	beq.n	800320a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2205      	movs	r2, #5
 80031c8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0201 	bic.w	r2, r2, #1
 80031da:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	3301      	adds	r3, #1
 80031e0:	60bb      	str	r3, [r7, #8]
 80031e2:	697a      	ldr	r2, [r7, #20]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d307      	bcc.n	80031f8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0301 	and.w	r3, r3, #1
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d1f2      	bne.n	80031dc <HAL_DMA_IRQHandler+0x2cc>
 80031f6:	e000      	b.n	80031fa <HAL_DMA_IRQHandler+0x2ea>
          break;
 80031f8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2200      	movs	r2, #0
 8003206:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800320e:	2b00      	cmp	r3, #0
 8003210:	d005      	beq.n	800321e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	4798      	blx	r3
 800321a:	e000      	b.n	800321e <HAL_DMA_IRQHandler+0x30e>
        return;
 800321c:	bf00      	nop
    }
  }
}
 800321e:	3718      	adds	r7, #24
 8003220:	46bd      	mov	sp, r7
 8003222:	bd80      	pop	{r7, pc}

08003224 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	60b9      	str	r1, [r7, #8]
 800322e:	607a      	str	r2, [r7, #4]
 8003230:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	681a      	ldr	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003240:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	683a      	ldr	r2, [r7, #0]
 8003248:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	2b40      	cmp	r3, #64	@ 0x40
 8003250:	d108      	bne.n	8003264 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003262:	e007      	b.n	8003274 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	687a      	ldr	r2, [r7, #4]
 8003272:	60da      	str	r2, [r3, #12]
}
 8003274:	bf00      	nop
 8003276:	3714      	adds	r7, #20
 8003278:	46bd      	mov	sp, r7
 800327a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327e:	4770      	bx	lr

08003280 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003280:	b480      	push	{r7}
 8003282:	b085      	sub	sp, #20
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	b2db      	uxtb	r3, r3
 800328e:	3b10      	subs	r3, #16
 8003290:	4a14      	ldr	r2, [pc, #80]	@ (80032e4 <DMA_CalcBaseAndBitshift+0x64>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	091b      	lsrs	r3, r3, #4
 8003298:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800329a:	4a13      	ldr	r2, [pc, #76]	@ (80032e8 <DMA_CalcBaseAndBitshift+0x68>)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	4413      	add	r3, r2
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	461a      	mov	r2, r3
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2b03      	cmp	r3, #3
 80032ac:	d909      	bls.n	80032c2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032b6:	f023 0303 	bic.w	r3, r3, #3
 80032ba:	1d1a      	adds	r2, r3, #4
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	659a      	str	r2, [r3, #88]	@ 0x58
 80032c0:	e007      	b.n	80032d2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80032ca:	f023 0303 	bic.w	r3, r3, #3
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	aaaaaaab 	.word	0xaaaaaaab
 80032e8:	08008624 	.word	0x08008624

080032ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032ec:	b480      	push	{r7}
 80032ee:	b085      	sub	sp, #20
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f4:	2300      	movs	r3, #0
 80032f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d11f      	bne.n	8003346 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2b03      	cmp	r3, #3
 800330a:	d856      	bhi.n	80033ba <DMA_CheckFifoParam+0xce>
 800330c:	a201      	add	r2, pc, #4	@ (adr r2, 8003314 <DMA_CheckFifoParam+0x28>)
 800330e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003312:	bf00      	nop
 8003314:	08003325 	.word	0x08003325
 8003318:	08003337 	.word	0x08003337
 800331c:	08003325 	.word	0x08003325
 8003320:	080033bb 	.word	0x080033bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003328:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d046      	beq.n	80033be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003334:	e043      	b.n	80033be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800333e:	d140      	bne.n	80033c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003344:	e03d      	b.n	80033c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	699b      	ldr	r3, [r3, #24]
 800334a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800334e:	d121      	bne.n	8003394 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	2b03      	cmp	r3, #3
 8003354:	d837      	bhi.n	80033c6 <DMA_CheckFifoParam+0xda>
 8003356:	a201      	add	r2, pc, #4	@ (adr r2, 800335c <DMA_CheckFifoParam+0x70>)
 8003358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800335c:	0800336d 	.word	0x0800336d
 8003360:	08003373 	.word	0x08003373
 8003364:	0800336d 	.word	0x0800336d
 8003368:	08003385 	.word	0x08003385
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800336c:	2301      	movs	r3, #1
 800336e:	73fb      	strb	r3, [r7, #15]
      break;
 8003370:	e030      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003376:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d025      	beq.n	80033ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800337e:	2301      	movs	r3, #1
 8003380:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003382:	e022      	b.n	80033ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003388:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800338c:	d11f      	bne.n	80033ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003392:	e01c      	b.n	80033ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	2b02      	cmp	r3, #2
 8003398:	d903      	bls.n	80033a2 <DMA_CheckFifoParam+0xb6>
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	2b03      	cmp	r3, #3
 800339e:	d003      	beq.n	80033a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80033a0:	e018      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	73fb      	strb	r3, [r7, #15]
      break;
 80033a6:	e015      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ac:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d00e      	beq.n	80033d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	73fb      	strb	r3, [r7, #15]
      break;
 80033b8:	e00b      	b.n	80033d2 <DMA_CheckFifoParam+0xe6>
      break;
 80033ba:	bf00      	nop
 80033bc:	e00a      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      break;
 80033be:	bf00      	nop
 80033c0:	e008      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      break;
 80033c2:	bf00      	nop
 80033c4:	e006      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      break;
 80033c6:	bf00      	nop
 80033c8:	e004      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      break;
 80033ca:	bf00      	nop
 80033cc:	e002      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80033ce:	bf00      	nop
 80033d0:	e000      	b.n	80033d4 <DMA_CheckFifoParam+0xe8>
      break;
 80033d2:	bf00      	nop
    }
  } 
  
  return status; 
 80033d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3714      	adds	r7, #20
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop

080033e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b089      	sub	sp, #36	@ 0x24
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
 80033ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033f6:	2300      	movs	r3, #0
 80033f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033fa:	2300      	movs	r3, #0
 80033fc:	61fb      	str	r3, [r7, #28]
 80033fe:	e159      	b.n	80036b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003400:	2201      	movs	r2, #1
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	fa02 f303 	lsl.w	r3, r2, r3
 8003408:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	697a      	ldr	r2, [r7, #20]
 8003410:	4013      	ands	r3, r2
 8003412:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003414:	693a      	ldr	r2, [r7, #16]
 8003416:	697b      	ldr	r3, [r7, #20]
 8003418:	429a      	cmp	r2, r3
 800341a:	f040 8148 	bne.w	80036ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	f003 0303 	and.w	r3, r3, #3
 8003426:	2b01      	cmp	r3, #1
 8003428:	d005      	beq.n	8003436 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	685b      	ldr	r3, [r3, #4]
 800342e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003432:	2b02      	cmp	r3, #2
 8003434:	d130      	bne.n	8003498 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800343c:	69fb      	ldr	r3, [r7, #28]
 800343e:	005b      	lsls	r3, r3, #1
 8003440:	2203      	movs	r2, #3
 8003442:	fa02 f303 	lsl.w	r3, r2, r3
 8003446:	43db      	mvns	r3, r3
 8003448:	69ba      	ldr	r2, [r7, #24]
 800344a:	4013      	ands	r3, r2
 800344c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	68da      	ldr	r2, [r3, #12]
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4313      	orrs	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800346c:	2201      	movs	r2, #1
 800346e:	69fb      	ldr	r3, [r7, #28]
 8003470:	fa02 f303 	lsl.w	r3, r2, r3
 8003474:	43db      	mvns	r3, r3
 8003476:	69ba      	ldr	r2, [r7, #24]
 8003478:	4013      	ands	r3, r2
 800347a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	091b      	lsrs	r3, r3, #4
 8003482:	f003 0201 	and.w	r2, r3, #1
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	fa02 f303 	lsl.w	r3, r2, r3
 800348c:	69ba      	ldr	r2, [r7, #24]
 800348e:	4313      	orrs	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69ba      	ldr	r2, [r7, #24]
 8003496:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	f003 0303 	and.w	r3, r3, #3
 80034a0:	2b03      	cmp	r3, #3
 80034a2:	d017      	beq.n	80034d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	68db      	ldr	r3, [r3, #12]
 80034a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	2203      	movs	r2, #3
 80034b0:	fa02 f303 	lsl.w	r3, r2, r3
 80034b4:	43db      	mvns	r3, r3
 80034b6:	69ba      	ldr	r2, [r7, #24]
 80034b8:	4013      	ands	r3, r2
 80034ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	69fb      	ldr	r3, [r7, #28]
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	fa02 f303 	lsl.w	r3, r2, r3
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	69ba      	ldr	r2, [r7, #24]
 80034d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 0303 	and.w	r3, r3, #3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d123      	bne.n	8003528 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	08da      	lsrs	r2, r3, #3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	3208      	adds	r2, #8
 80034e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	f003 0307 	and.w	r3, r3, #7
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	220f      	movs	r2, #15
 80034f8:	fa02 f303 	lsl.w	r3, r2, r3
 80034fc:	43db      	mvns	r3, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	4013      	ands	r3, r2
 8003502:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	691a      	ldr	r2, [r3, #16]
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	f003 0307 	and.w	r3, r3, #7
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	69ba      	ldr	r2, [r7, #24]
 8003516:	4313      	orrs	r3, r2
 8003518:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	08da      	lsrs	r2, r3, #3
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	3208      	adds	r2, #8
 8003522:	69b9      	ldr	r1, [r7, #24]
 8003524:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	005b      	lsls	r3, r3, #1
 8003532:	2203      	movs	r2, #3
 8003534:	fa02 f303 	lsl.w	r3, r2, r3
 8003538:	43db      	mvns	r3, r3
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	4013      	ands	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 0203 	and.w	r2, r3, #3
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	69ba      	ldr	r2, [r7, #24]
 8003552:	4313      	orrs	r3, r2
 8003554:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003564:	2b00      	cmp	r3, #0
 8003566:	f000 80a2 	beq.w	80036ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800356a:	2300      	movs	r3, #0
 800356c:	60fb      	str	r3, [r7, #12]
 800356e:	4b57      	ldr	r3, [pc, #348]	@ (80036cc <HAL_GPIO_Init+0x2e8>)
 8003570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003572:	4a56      	ldr	r2, [pc, #344]	@ (80036cc <HAL_GPIO_Init+0x2e8>)
 8003574:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003578:	6453      	str	r3, [r2, #68]	@ 0x44
 800357a:	4b54      	ldr	r3, [pc, #336]	@ (80036cc <HAL_GPIO_Init+0x2e8>)
 800357c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800357e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003582:	60fb      	str	r3, [r7, #12]
 8003584:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003586:	4a52      	ldr	r2, [pc, #328]	@ (80036d0 <HAL_GPIO_Init+0x2ec>)
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	089b      	lsrs	r3, r3, #2
 800358c:	3302      	adds	r3, #2
 800358e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003592:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003594:	69fb      	ldr	r3, [r7, #28]
 8003596:	f003 0303 	and.w	r3, r3, #3
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	220f      	movs	r2, #15
 800359e:	fa02 f303 	lsl.w	r3, r2, r3
 80035a2:	43db      	mvns	r3, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4013      	ands	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a49      	ldr	r2, [pc, #292]	@ (80036d4 <HAL_GPIO_Init+0x2f0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d019      	beq.n	80035e6 <HAL_GPIO_Init+0x202>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	4a48      	ldr	r2, [pc, #288]	@ (80036d8 <HAL_GPIO_Init+0x2f4>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d013      	beq.n	80035e2 <HAL_GPIO_Init+0x1fe>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a47      	ldr	r2, [pc, #284]	@ (80036dc <HAL_GPIO_Init+0x2f8>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d00d      	beq.n	80035de <HAL_GPIO_Init+0x1fa>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	4a46      	ldr	r2, [pc, #280]	@ (80036e0 <HAL_GPIO_Init+0x2fc>)
 80035c6:	4293      	cmp	r3, r2
 80035c8:	d007      	beq.n	80035da <HAL_GPIO_Init+0x1f6>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	4a45      	ldr	r2, [pc, #276]	@ (80036e4 <HAL_GPIO_Init+0x300>)
 80035ce:	4293      	cmp	r3, r2
 80035d0:	d101      	bne.n	80035d6 <HAL_GPIO_Init+0x1f2>
 80035d2:	2304      	movs	r3, #4
 80035d4:	e008      	b.n	80035e8 <HAL_GPIO_Init+0x204>
 80035d6:	2307      	movs	r3, #7
 80035d8:	e006      	b.n	80035e8 <HAL_GPIO_Init+0x204>
 80035da:	2303      	movs	r3, #3
 80035dc:	e004      	b.n	80035e8 <HAL_GPIO_Init+0x204>
 80035de:	2302      	movs	r3, #2
 80035e0:	e002      	b.n	80035e8 <HAL_GPIO_Init+0x204>
 80035e2:	2301      	movs	r3, #1
 80035e4:	e000      	b.n	80035e8 <HAL_GPIO_Init+0x204>
 80035e6:	2300      	movs	r3, #0
 80035e8:	69fa      	ldr	r2, [r7, #28]
 80035ea:	f002 0203 	and.w	r2, r2, #3
 80035ee:	0092      	lsls	r2, r2, #2
 80035f0:	4093      	lsls	r3, r2
 80035f2:	69ba      	ldr	r2, [r7, #24]
 80035f4:	4313      	orrs	r3, r2
 80035f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035f8:	4935      	ldr	r1, [pc, #212]	@ (80036d0 <HAL_GPIO_Init+0x2ec>)
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	089b      	lsrs	r3, r3, #2
 80035fe:	3302      	adds	r3, #2
 8003600:	69ba      	ldr	r2, [r7, #24]
 8003602:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003606:	4b38      	ldr	r3, [pc, #224]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	43db      	mvns	r3, r3
 8003610:	69ba      	ldr	r2, [r7, #24]
 8003612:	4013      	ands	r3, r2
 8003614:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003622:	69ba      	ldr	r2, [r7, #24]
 8003624:	693b      	ldr	r3, [r7, #16]
 8003626:	4313      	orrs	r3, r2
 8003628:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800362a:	4a2f      	ldr	r2, [pc, #188]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003630:	4b2d      	ldr	r3, [pc, #180]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 8003632:	68db      	ldr	r3, [r3, #12]
 8003634:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	43db      	mvns	r3, r3
 800363a:	69ba      	ldr	r2, [r7, #24]
 800363c:	4013      	ands	r3, r2
 800363e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	685b      	ldr	r3, [r3, #4]
 8003644:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d003      	beq.n	8003654 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800364c:	69ba      	ldr	r2, [r7, #24]
 800364e:	693b      	ldr	r3, [r7, #16]
 8003650:	4313      	orrs	r3, r2
 8003652:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003654:	4a24      	ldr	r2, [pc, #144]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800365a:	4b23      	ldr	r3, [pc, #140]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003660:	693b      	ldr	r3, [r7, #16]
 8003662:	43db      	mvns	r3, r3
 8003664:	69ba      	ldr	r2, [r7, #24]
 8003666:	4013      	ands	r3, r2
 8003668:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d003      	beq.n	800367e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003676:	69ba      	ldr	r2, [r7, #24]
 8003678:	693b      	ldr	r3, [r7, #16]
 800367a:	4313      	orrs	r3, r2
 800367c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800367e:	4a1a      	ldr	r2, [pc, #104]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 8003680:	69bb      	ldr	r3, [r7, #24]
 8003682:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003684:	4b18      	ldr	r3, [pc, #96]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	43db      	mvns	r3, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4013      	ands	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800369c:	2b00      	cmp	r3, #0
 800369e:	d003      	beq.n	80036a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036a8:	4a0f      	ldr	r2, [pc, #60]	@ (80036e8 <HAL_GPIO_Init+0x304>)
 80036aa:	69bb      	ldr	r3, [r7, #24]
 80036ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	3301      	adds	r3, #1
 80036b2:	61fb      	str	r3, [r7, #28]
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	2b0f      	cmp	r3, #15
 80036b8:	f67f aea2 	bls.w	8003400 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036bc:	bf00      	nop
 80036be:	bf00      	nop
 80036c0:	3724      	adds	r7, #36	@ 0x24
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	40023800 	.word	0x40023800
 80036d0:	40013800 	.word	0x40013800
 80036d4:	40020000 	.word	0x40020000
 80036d8:	40020400 	.word	0x40020400
 80036dc:	40020800 	.word	0x40020800
 80036e0:	40020c00 	.word	0x40020c00
 80036e4:	40021000 	.word	0x40021000
 80036e8:	40013c00 	.word	0x40013c00

080036ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036ec:	b480      	push	{r7}
 80036ee:	b085      	sub	sp, #20
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	460b      	mov	r3, r1
 80036f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	887b      	ldrh	r3, [r7, #2]
 80036fe:	4013      	ands	r3, r2
 8003700:	2b00      	cmp	r3, #0
 8003702:	d002      	beq.n	800370a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003704:	2301      	movs	r3, #1
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e001      	b.n	800370e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800370a:	2300      	movs	r3, #0
 800370c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800370e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003710:	4618      	mov	r0, r3
 8003712:	3714      	adds	r7, #20
 8003714:	46bd      	mov	sp, r7
 8003716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800371a:	4770      	bx	lr

0800371c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	460b      	mov	r3, r1
 8003726:	807b      	strh	r3, [r7, #2]
 8003728:	4613      	mov	r3, r2
 800372a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800372c:	787b      	ldrb	r3, [r7, #1]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d003      	beq.n	800373a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003732:	887a      	ldrh	r2, [r7, #2]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003738:	e003      	b.n	8003742 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800373a:	887b      	ldrh	r3, [r7, #2]
 800373c:	041a      	lsls	r2, r3, #16
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	619a      	str	r2, [r3, #24]
}
 8003742:	bf00      	nop
 8003744:	370c      	adds	r7, #12
 8003746:	46bd      	mov	sp, r7
 8003748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374c:	4770      	bx	lr
	...

08003750 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e12b      	b.n	80039ba <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003768:	b2db      	uxtb	r3, r3
 800376a:	2b00      	cmp	r3, #0
 800376c:	d106      	bne.n	800377c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7fe fae0 	bl	8001d3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2224      	movs	r2, #36	@ 0x24
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0201 	bic.w	r2, r2, #1
 8003792:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037a2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80037b2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80037b4:	f001 f8da 	bl	800496c <HAL_RCC_GetPCLK1Freq>
 80037b8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	4a81      	ldr	r2, [pc, #516]	@ (80039c4 <HAL_I2C_Init+0x274>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d807      	bhi.n	80037d4 <HAL_I2C_Init+0x84>
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	4a80      	ldr	r2, [pc, #512]	@ (80039c8 <HAL_I2C_Init+0x278>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	bf94      	ite	ls
 80037cc:	2301      	movls	r3, #1
 80037ce:	2300      	movhi	r3, #0
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	e006      	b.n	80037e2 <HAL_I2C_Init+0x92>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	4a7d      	ldr	r2, [pc, #500]	@ (80039cc <HAL_I2C_Init+0x27c>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	bf94      	ite	ls
 80037dc:	2301      	movls	r3, #1
 80037de:	2300      	movhi	r3, #0
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d001      	beq.n	80037ea <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e0e7      	b.n	80039ba <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4a78      	ldr	r2, [pc, #480]	@ (80039d0 <HAL_I2C_Init+0x280>)
 80037ee:	fba2 2303 	umull	r2, r3, r2, r3
 80037f2:	0c9b      	lsrs	r3, r3, #18
 80037f4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	68ba      	ldr	r2, [r7, #8]
 8003806:	430a      	orrs	r2, r1
 8003808:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	6a1b      	ldr	r3, [r3, #32]
 8003810:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	4a6a      	ldr	r2, [pc, #424]	@ (80039c4 <HAL_I2C_Init+0x274>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d802      	bhi.n	8003824 <HAL_I2C_Init+0xd4>
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	3301      	adds	r3, #1
 8003822:	e009      	b.n	8003838 <HAL_I2C_Init+0xe8>
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800382a:	fb02 f303 	mul.w	r3, r2, r3
 800382e:	4a69      	ldr	r2, [pc, #420]	@ (80039d4 <HAL_I2C_Init+0x284>)
 8003830:	fba2 2303 	umull	r2, r3, r2, r3
 8003834:	099b      	lsrs	r3, r3, #6
 8003836:	3301      	adds	r3, #1
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	6812      	ldr	r2, [r2, #0]
 800383c:	430b      	orrs	r3, r1
 800383e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	69db      	ldr	r3, [r3, #28]
 8003846:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800384a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	495c      	ldr	r1, [pc, #368]	@ (80039c4 <HAL_I2C_Init+0x274>)
 8003854:	428b      	cmp	r3, r1
 8003856:	d819      	bhi.n	800388c <HAL_I2C_Init+0x13c>
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	1e59      	subs	r1, r3, #1
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	fbb1 f3f3 	udiv	r3, r1, r3
 8003866:	1c59      	adds	r1, r3, #1
 8003868:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800386c:	400b      	ands	r3, r1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00a      	beq.n	8003888 <HAL_I2C_Init+0x138>
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	1e59      	subs	r1, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	005b      	lsls	r3, r3, #1
 800387c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003880:	3301      	adds	r3, #1
 8003882:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003886:	e051      	b.n	800392c <HAL_I2C_Init+0x1dc>
 8003888:	2304      	movs	r3, #4
 800388a:	e04f      	b.n	800392c <HAL_I2C_Init+0x1dc>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	689b      	ldr	r3, [r3, #8]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d111      	bne.n	80038b8 <HAL_I2C_Init+0x168>
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	1e58      	subs	r0, r3, #1
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6859      	ldr	r1, [r3, #4]
 800389c:	460b      	mov	r3, r1
 800389e:	005b      	lsls	r3, r3, #1
 80038a0:	440b      	add	r3, r1
 80038a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80038a6:	3301      	adds	r3, #1
 80038a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	bf0c      	ite	eq
 80038b0:	2301      	moveq	r3, #1
 80038b2:	2300      	movne	r3, #0
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	e012      	b.n	80038de <HAL_I2C_Init+0x18e>
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	1e58      	subs	r0, r3, #1
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6859      	ldr	r1, [r3, #4]
 80038c0:	460b      	mov	r3, r1
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	0099      	lsls	r1, r3, #2
 80038c8:	440b      	add	r3, r1
 80038ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80038ce:	3301      	adds	r3, #1
 80038d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	bf0c      	ite	eq
 80038d8:	2301      	moveq	r3, #1
 80038da:	2300      	movne	r3, #0
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_Init+0x196>
 80038e2:	2301      	movs	r3, #1
 80038e4:	e022      	b.n	800392c <HAL_I2C_Init+0x1dc>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d10e      	bne.n	800390c <HAL_I2C_Init+0x1bc>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	1e58      	subs	r0, r3, #1
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6859      	ldr	r1, [r3, #4]
 80038f6:	460b      	mov	r3, r1
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	440b      	add	r3, r1
 80038fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003900:	3301      	adds	r3, #1
 8003902:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003906:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800390a:	e00f      	b.n	800392c <HAL_I2C_Init+0x1dc>
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	1e58      	subs	r0, r3, #1
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6859      	ldr	r1, [r3, #4]
 8003914:	460b      	mov	r3, r1
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	0099      	lsls	r1, r3, #2
 800391c:	440b      	add	r3, r1
 800391e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003922:	3301      	adds	r3, #1
 8003924:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003928:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800392c:	6879      	ldr	r1, [r7, #4]
 800392e:	6809      	ldr	r1, [r1, #0]
 8003930:	4313      	orrs	r3, r2
 8003932:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	69da      	ldr	r2, [r3, #28]
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	6a1b      	ldr	r3, [r3, #32]
 8003946:	431a      	orrs	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	430a      	orrs	r2, r1
 800394e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800395a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800395e:	687a      	ldr	r2, [r7, #4]
 8003960:	6911      	ldr	r1, [r2, #16]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	68d2      	ldr	r2, [r2, #12]
 8003966:	4311      	orrs	r1, r2
 8003968:	687a      	ldr	r2, [r7, #4]
 800396a:	6812      	ldr	r2, [r2, #0]
 800396c:	430b      	orrs	r3, r1
 800396e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	68db      	ldr	r3, [r3, #12]
 8003976:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	695a      	ldr	r2, [r3, #20]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	699b      	ldr	r3, [r3, #24]
 8003982:	431a      	orrs	r2, r3
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	430a      	orrs	r2, r1
 800398a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f042 0201 	orr.w	r2, r2, #1
 800399a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2220      	movs	r2, #32
 80039a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2200      	movs	r2, #0
 80039ae:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	3710      	adds	r7, #16
 80039be:	46bd      	mov	sp, r7
 80039c0:	bd80      	pop	{r7, pc}
 80039c2:	bf00      	nop
 80039c4:	000186a0 	.word	0x000186a0
 80039c8:	001e847f 	.word	0x001e847f
 80039cc:	003d08ff 	.word	0x003d08ff
 80039d0:	431bde83 	.word	0x431bde83
 80039d4:	10624dd3 	.word	0x10624dd3

080039d8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b088      	sub	sp, #32
 80039dc:	af02      	add	r7, sp, #8
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	461a      	mov	r2, r3
 80039e4:	460b      	mov	r3, r1
 80039e6:	817b      	strh	r3, [r7, #10]
 80039e8:	4613      	mov	r3, r2
 80039ea:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039ec:	f7fe fc42 	bl	8002274 <HAL_GetTick>
 80039f0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b20      	cmp	r3, #32
 80039fc:	f040 80e0 	bne.w	8003bc0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	9300      	str	r3, [sp, #0]
 8003a04:	2319      	movs	r3, #25
 8003a06:	2201      	movs	r2, #1
 8003a08:	4970      	ldr	r1, [pc, #448]	@ (8003bcc <HAL_I2C_Master_Transmit+0x1f4>)
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 f964 	bl	8003cd8 <I2C_WaitOnFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d001      	beq.n	8003a1a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003a16:	2302      	movs	r3, #2
 8003a18:	e0d3      	b.n	8003bc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d101      	bne.n	8003a28 <HAL_I2C_Master_Transmit+0x50>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e0cc      	b.n	8003bc2 <HAL_I2C_Master_Transmit+0x1ea>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d007      	beq.n	8003a4e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f042 0201 	orr.w	r2, r2, #1
 8003a4c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a5c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2221      	movs	r2, #33	@ 0x21
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2210      	movs	r2, #16
 8003a6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	687a      	ldr	r2, [r7, #4]
 8003a78:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	893a      	ldrh	r2, [r7, #8]
 8003a7e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a84:	b29a      	uxth	r2, r3
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	4a50      	ldr	r2, [pc, #320]	@ (8003bd0 <HAL_I2C_Master_Transmit+0x1f8>)
 8003a8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003a90:	8979      	ldrh	r1, [r7, #10]
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	6a3a      	ldr	r2, [r7, #32]
 8003a96:	68f8      	ldr	r0, [r7, #12]
 8003a98:	f000 f89c 	bl	8003bd4 <I2C_MasterRequestWrite>
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d001      	beq.n	8003aa6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e08d      	b.n	8003bc2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	613b      	str	r3, [r7, #16]
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	695b      	ldr	r3, [r3, #20]
 8003ab0:	613b      	str	r3, [r7, #16]
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	613b      	str	r3, [r7, #16]
 8003aba:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003abc:	e066      	b.n	8003b8c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	6a39      	ldr	r1, [r7, #32]
 8003ac2:	68f8      	ldr	r0, [r7, #12]
 8003ac4:	f000 fa22 	bl	8003f0c <I2C_WaitOnTXEFlagUntilTimeout>
 8003ac8:	4603      	mov	r3, r0
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d00d      	beq.n	8003aea <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d107      	bne.n	8003ae6 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ae4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e06b      	b.n	8003bc2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003aee:	781a      	ldrb	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003afa:	1c5a      	adds	r2, r3, #1
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	3b01      	subs	r3, #1
 8003b08:	b29a      	uxth	r2, r3
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b29a      	uxth	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	f003 0304 	and.w	r3, r3, #4
 8003b24:	2b04      	cmp	r3, #4
 8003b26:	d11b      	bne.n	8003b60 <HAL_I2C_Master_Transmit+0x188>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d017      	beq.n	8003b60 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b34:	781a      	ldrb	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b40:	1c5a      	adds	r2, r3, #1
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	3b01      	subs	r3, #1
 8003b4e:	b29a      	uxth	r2, r3
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	6a39      	ldr	r1, [r7, #32]
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f000 fa19 	bl	8003f9c <I2C_WaitOnBTFFlagUntilTimeout>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d00d      	beq.n	8003b8c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b74:	2b04      	cmp	r3, #4
 8003b76:	d107      	bne.n	8003b88 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b86:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e01a      	b.n	8003bc2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d194      	bne.n	8003abe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ba2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	e000      	b.n	8003bc2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003bc0:	2302      	movs	r3, #2
  }
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3718      	adds	r7, #24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	00100002 	.word	0x00100002
 8003bd0:	ffff0000 	.word	0xffff0000

08003bd4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b088      	sub	sp, #32
 8003bd8:	af02      	add	r7, sp, #8
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	607a      	str	r2, [r7, #4]
 8003bde:	603b      	str	r3, [r7, #0]
 8003be0:	460b      	mov	r3, r1
 8003be2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2b08      	cmp	r3, #8
 8003bee:	d006      	beq.n	8003bfe <I2C_MasterRequestWrite+0x2a>
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d003      	beq.n	8003bfe <I2C_MasterRequestWrite+0x2a>
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003bfc:	d108      	bne.n	8003c10 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681a      	ldr	r2, [r3, #0]
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c0c:	601a      	str	r2, [r3, #0]
 8003c0e:	e00b      	b.n	8003c28 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c14:	2b12      	cmp	r3, #18
 8003c16:	d107      	bne.n	8003c28 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003c26:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003c34:	68f8      	ldr	r0, [r7, #12]
 8003c36:	f000 f84f 	bl	8003cd8 <I2C_WaitOnFlagUntilTimeout>
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d00d      	beq.n	8003c5c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c4e:	d103      	bne.n	8003c58 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003c56:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003c58:	2303      	movs	r3, #3
 8003c5a:	e035      	b.n	8003cc8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	691b      	ldr	r3, [r3, #16]
 8003c60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003c64:	d108      	bne.n	8003c78 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c66:	897b      	ldrh	r3, [r7, #10]
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003c74:	611a      	str	r2, [r3, #16]
 8003c76:	e01b      	b.n	8003cb0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c78:	897b      	ldrh	r3, [r7, #10]
 8003c7a:	11db      	asrs	r3, r3, #7
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	f003 0306 	and.w	r3, r3, #6
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	f063 030f 	orn	r3, r3, #15
 8003c88:	b2da      	uxtb	r2, r3
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	490e      	ldr	r1, [pc, #56]	@ (8003cd0 <I2C_MasterRequestWrite+0xfc>)
 8003c96:	68f8      	ldr	r0, [r7, #12]
 8003c98:	f000 f898 	bl	8003dcc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c9c:	4603      	mov	r3, r0
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d001      	beq.n	8003ca6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e010      	b.n	8003cc8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003ca6:	897b      	ldrh	r3, [r7, #10]
 8003ca8:	b2da      	uxtb	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	687a      	ldr	r2, [r7, #4]
 8003cb4:	4907      	ldr	r1, [pc, #28]	@ (8003cd4 <I2C_MasterRequestWrite+0x100>)
 8003cb6:	68f8      	ldr	r0, [r7, #12]
 8003cb8:	f000 f888 	bl	8003dcc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e000      	b.n	8003cc8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003cc6:	2300      	movs	r3, #0
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3718      	adds	r7, #24
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	00010008 	.word	0x00010008
 8003cd4:	00010002 	.word	0x00010002

08003cd8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	603b      	str	r3, [r7, #0]
 8003ce4:	4613      	mov	r3, r2
 8003ce6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ce8:	e048      	b.n	8003d7c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf0:	d044      	beq.n	8003d7c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf2:	f7fe fabf 	bl	8002274 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	69bb      	ldr	r3, [r7, #24]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	683a      	ldr	r2, [r7, #0]
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d302      	bcc.n	8003d08 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d139      	bne.n	8003d7c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	0c1b      	lsrs	r3, r3, #16
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d10d      	bne.n	8003d2e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	43da      	mvns	r2, r3
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	bf0c      	ite	eq
 8003d24:	2301      	moveq	r3, #1
 8003d26:	2300      	movne	r3, #0
 8003d28:	b2db      	uxtb	r3, r3
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	e00c      	b.n	8003d48 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	43da      	mvns	r2, r3
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	4013      	ands	r3, r2
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	bf0c      	ite	eq
 8003d40:	2301      	moveq	r3, #1
 8003d42:	2300      	movne	r3, #0
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	461a      	mov	r2, r3
 8003d48:	79fb      	ldrb	r3, [r7, #7]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d116      	bne.n	8003d7c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d68:	f043 0220 	orr.w	r2, r3, #32
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e023      	b.n	8003dc4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d7c:	68bb      	ldr	r3, [r7, #8]
 8003d7e:	0c1b      	lsrs	r3, r3, #16
 8003d80:	b2db      	uxtb	r3, r3
 8003d82:	2b01      	cmp	r3, #1
 8003d84:	d10d      	bne.n	8003da2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	695b      	ldr	r3, [r3, #20]
 8003d8c:	43da      	mvns	r2, r3
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	4013      	ands	r3, r2
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	bf0c      	ite	eq
 8003d98:	2301      	moveq	r3, #1
 8003d9a:	2300      	movne	r3, #0
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	461a      	mov	r2, r3
 8003da0:	e00c      	b.n	8003dbc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	699b      	ldr	r3, [r3, #24]
 8003da8:	43da      	mvns	r2, r3
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	4013      	ands	r3, r2
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	bf0c      	ite	eq
 8003db4:	2301      	moveq	r3, #1
 8003db6:	2300      	movne	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	461a      	mov	r2, r3
 8003dbc:	79fb      	ldrb	r3, [r7, #7]
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d093      	beq.n	8003cea <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
 8003dd8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dda:	e071      	b.n	8003ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003de6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dea:	d123      	bne.n	8003e34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dfa:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e04:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2220      	movs	r2, #32
 8003e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2200      	movs	r2, #0
 8003e18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e20:	f043 0204 	orr.w	r2, r3, #4
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e067      	b.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e3a:	d041      	beq.n	8003ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e3c:	f7fe fa1a 	bl	8002274 <HAL_GetTick>
 8003e40:	4602      	mov	r2, r0
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	1ad3      	subs	r3, r2, r3
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d302      	bcc.n	8003e52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d136      	bne.n	8003ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	0c1b      	lsrs	r3, r3, #16
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d10c      	bne.n	8003e76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	695b      	ldr	r3, [r3, #20]
 8003e62:	43da      	mvns	r2, r3
 8003e64:	68bb      	ldr	r3, [r7, #8]
 8003e66:	4013      	ands	r3, r2
 8003e68:	b29b      	uxth	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	bf14      	ite	ne
 8003e6e:	2301      	movne	r3, #1
 8003e70:	2300      	moveq	r3, #0
 8003e72:	b2db      	uxtb	r3, r3
 8003e74:	e00b      	b.n	8003e8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	699b      	ldr	r3, [r3, #24]
 8003e7c:	43da      	mvns	r2, r3
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	4013      	ands	r3, r2
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	bf14      	ite	ne
 8003e88:	2301      	movne	r3, #1
 8003e8a:	2300      	moveq	r3, #0
 8003e8c:	b2db      	uxtb	r3, r3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d016      	beq.n	8003ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eac:	f043 0220 	orr.w	r2, r3, #32
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e021      	b.n	8003f04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	0c1b      	lsrs	r3, r3, #16
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d10c      	bne.n	8003ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	695b      	ldr	r3, [r3, #20]
 8003ed0:	43da      	mvns	r2, r3
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	4013      	ands	r3, r2
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	bf14      	ite	ne
 8003edc:	2301      	movne	r3, #1
 8003ede:	2300      	moveq	r3, #0
 8003ee0:	b2db      	uxtb	r3, r3
 8003ee2:	e00b      	b.n	8003efc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	43da      	mvns	r2, r3
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	bf14      	ite	ne
 8003ef6:	2301      	movne	r3, #1
 8003ef8:	2300      	moveq	r3, #0
 8003efa:	b2db      	uxtb	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	f47f af6d 	bne.w	8003ddc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b084      	sub	sp, #16
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f18:	e034      	b.n	8003f84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f1a:	68f8      	ldr	r0, [r7, #12]
 8003f1c:	f000 f886 	bl	800402c <I2C_IsAcknowledgeFailed>
 8003f20:	4603      	mov	r3, r0
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d001      	beq.n	8003f2a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e034      	b.n	8003f94 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f2a:	68bb      	ldr	r3, [r7, #8]
 8003f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f30:	d028      	beq.n	8003f84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f32:	f7fe f99f 	bl	8002274 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	68ba      	ldr	r2, [r7, #8]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d302      	bcc.n	8003f48 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d11d      	bne.n	8003f84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	695b      	ldr	r3, [r3, #20]
 8003f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f52:	2b80      	cmp	r3, #128	@ 0x80
 8003f54:	d016      	beq.n	8003f84 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2220      	movs	r2, #32
 8003f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f70:	f043 0220 	orr.w	r2, r3, #32
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e007      	b.n	8003f94 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f8e:	2b80      	cmp	r3, #128	@ 0x80
 8003f90:	d1c3      	bne.n	8003f1a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f92:	2300      	movs	r3, #0
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	3710      	adds	r7, #16
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	60f8      	str	r0, [r7, #12]
 8003fa4:	60b9      	str	r1, [r7, #8]
 8003fa6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fa8:	e034      	b.n	8004014 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f000 f83e 	bl	800402c <I2C_IsAcknowledgeFailed>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d001      	beq.n	8003fba <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e034      	b.n	8004024 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fba:	68bb      	ldr	r3, [r7, #8]
 8003fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc0:	d028      	beq.n	8004014 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc2:	f7fe f957 	bl	8002274 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d302      	bcc.n	8003fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d11d      	bne.n	8004014 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	f003 0304 	and.w	r3, r3, #4
 8003fe2:	2b04      	cmp	r3, #4
 8003fe4:	d016      	beq.n	8004014 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2220      	movs	r2, #32
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004000:	f043 0220 	orr.w	r2, r3, #32
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004010:	2301      	movs	r3, #1
 8004012:	e007      	b.n	8004024 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	f003 0304 	and.w	r3, r3, #4
 800401e:	2b04      	cmp	r3, #4
 8004020:	d1c3      	bne.n	8003faa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	3710      	adds	r7, #16
 8004028:	46bd      	mov	sp, r7
 800402a:	bd80      	pop	{r7, pc}

0800402c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	695b      	ldr	r3, [r3, #20]
 800403a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800403e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004042:	d11b      	bne.n	800407c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800404c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004068:	f043 0204 	orr.w	r2, r3, #4
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e000      	b.n	800407e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800407c:	2300      	movs	r3, #0
}
 800407e:	4618      	mov	r0, r3
 8004080:	370c      	adds	r7, #12
 8004082:	46bd      	mov	sp, r7
 8004084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004088:	4770      	bx	lr
	...

0800408c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b086      	sub	sp, #24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2b00      	cmp	r3, #0
 8004098:	d101      	bne.n	800409e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e267      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0301 	and.w	r3, r3, #1
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d075      	beq.n	8004196 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040aa:	4b88      	ldr	r3, [pc, #544]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 030c 	and.w	r3, r3, #12
 80040b2:	2b04      	cmp	r3, #4
 80040b4:	d00c      	beq.n	80040d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040b6:	4b85      	ldr	r3, [pc, #532]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040be:	2b08      	cmp	r3, #8
 80040c0:	d112      	bne.n	80040e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040c2:	4b82      	ldr	r3, [pc, #520]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040ce:	d10b      	bne.n	80040e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d0:	4b7e      	ldr	r3, [pc, #504]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d05b      	beq.n	8004194 <HAL_RCC_OscConfig+0x108>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d157      	bne.n	8004194 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	e242      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040f0:	d106      	bne.n	8004100 <HAL_RCC_OscConfig+0x74>
 80040f2:	4b76      	ldr	r3, [pc, #472]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4a75      	ldr	r2, [pc, #468]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80040f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	e01d      	b.n	800413c <HAL_RCC_OscConfig+0xb0>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004108:	d10c      	bne.n	8004124 <HAL_RCC_OscConfig+0x98>
 800410a:	4b70      	ldr	r3, [pc, #448]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	4a6f      	ldr	r2, [pc, #444]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004110:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004114:	6013      	str	r3, [r2, #0]
 8004116:	4b6d      	ldr	r3, [pc, #436]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4a6c      	ldr	r2, [pc, #432]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 800411c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004120:	6013      	str	r3, [r2, #0]
 8004122:	e00b      	b.n	800413c <HAL_RCC_OscConfig+0xb0>
 8004124:	4b69      	ldr	r3, [pc, #420]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a68      	ldr	r2, [pc, #416]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 800412a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800412e:	6013      	str	r3, [r2, #0]
 8004130:	4b66      	ldr	r3, [pc, #408]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a65      	ldr	r2, [pc, #404]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004136:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800413a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	685b      	ldr	r3, [r3, #4]
 8004140:	2b00      	cmp	r3, #0
 8004142:	d013      	beq.n	800416c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004144:	f7fe f896 	bl	8002274 <HAL_GetTick>
 8004148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800414a:	e008      	b.n	800415e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800414c:	f7fe f892 	bl	8002274 <HAL_GetTick>
 8004150:	4602      	mov	r2, r0
 8004152:	693b      	ldr	r3, [r7, #16]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	2b64      	cmp	r3, #100	@ 0x64
 8004158:	d901      	bls.n	800415e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800415a:	2303      	movs	r3, #3
 800415c:	e207      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800415e:	4b5b      	ldr	r3, [pc, #364]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d0f0      	beq.n	800414c <HAL_RCC_OscConfig+0xc0>
 800416a:	e014      	b.n	8004196 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416c:	f7fe f882 	bl	8002274 <HAL_GetTick>
 8004170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004172:	e008      	b.n	8004186 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004174:	f7fe f87e 	bl	8002274 <HAL_GetTick>
 8004178:	4602      	mov	r2, r0
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	1ad3      	subs	r3, r2, r3
 800417e:	2b64      	cmp	r3, #100	@ 0x64
 8004180:	d901      	bls.n	8004186 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e1f3      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004186:	4b51      	ldr	r3, [pc, #324]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d1f0      	bne.n	8004174 <HAL_RCC_OscConfig+0xe8>
 8004192:	e000      	b.n	8004196 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d063      	beq.n	800426a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041a2:	4b4a      	ldr	r3, [pc, #296]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	f003 030c 	and.w	r3, r3, #12
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00b      	beq.n	80041c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041ae:	4b47      	ldr	r3, [pc, #284]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041b6:	2b08      	cmp	r3, #8
 80041b8:	d11c      	bne.n	80041f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041ba:	4b44      	ldr	r3, [pc, #272]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d116      	bne.n	80041f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041c6:	4b41      	ldr	r3, [pc, #260]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0302 	and.w	r3, r3, #2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d005      	beq.n	80041de <HAL_RCC_OscConfig+0x152>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	2b01      	cmp	r3, #1
 80041d8:	d001      	beq.n	80041de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e1c7      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041de:	4b3b      	ldr	r3, [pc, #236]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	00db      	lsls	r3, r3, #3
 80041ec:	4937      	ldr	r1, [pc, #220]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041f2:	e03a      	b.n	800426a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d020      	beq.n	800423e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041fc:	4b34      	ldr	r3, [pc, #208]	@ (80042d0 <HAL_RCC_OscConfig+0x244>)
 80041fe:	2201      	movs	r2, #1
 8004200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004202:	f7fe f837 	bl	8002274 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800420a:	f7fe f833 	bl	8002274 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e1a8      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800421c:	4b2b      	ldr	r3, [pc, #172]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 0302 	and.w	r3, r3, #2
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0f0      	beq.n	800420a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004228:	4b28      	ldr	r3, [pc, #160]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	691b      	ldr	r3, [r3, #16]
 8004234:	00db      	lsls	r3, r3, #3
 8004236:	4925      	ldr	r1, [pc, #148]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004238:	4313      	orrs	r3, r2
 800423a:	600b      	str	r3, [r1, #0]
 800423c:	e015      	b.n	800426a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800423e:	4b24      	ldr	r3, [pc, #144]	@ (80042d0 <HAL_RCC_OscConfig+0x244>)
 8004240:	2200      	movs	r2, #0
 8004242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004244:	f7fe f816 	bl	8002274 <HAL_GetTick>
 8004248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800424a:	e008      	b.n	800425e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800424c:	f7fe f812 	bl	8002274 <HAL_GetTick>
 8004250:	4602      	mov	r2, r0
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	1ad3      	subs	r3, r2, r3
 8004256:	2b02      	cmp	r3, #2
 8004258:	d901      	bls.n	800425e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e187      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800425e:	4b1b      	ldr	r3, [pc, #108]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0302 	and.w	r3, r3, #2
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1f0      	bne.n	800424c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f003 0308 	and.w	r3, r3, #8
 8004272:	2b00      	cmp	r3, #0
 8004274:	d036      	beq.n	80042e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d016      	beq.n	80042ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800427e:	4b15      	ldr	r3, [pc, #84]	@ (80042d4 <HAL_RCC_OscConfig+0x248>)
 8004280:	2201      	movs	r2, #1
 8004282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004284:	f7fd fff6 	bl	8002274 <HAL_GetTick>
 8004288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800428a:	e008      	b.n	800429e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800428c:	f7fd fff2 	bl	8002274 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	693b      	ldr	r3, [r7, #16]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	2b02      	cmp	r3, #2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e167      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800429e:	4b0b      	ldr	r3, [pc, #44]	@ (80042cc <HAL_RCC_OscConfig+0x240>)
 80042a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0f0      	beq.n	800428c <HAL_RCC_OscConfig+0x200>
 80042aa:	e01b      	b.n	80042e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042ac:	4b09      	ldr	r3, [pc, #36]	@ (80042d4 <HAL_RCC_OscConfig+0x248>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042b2:	f7fd ffdf 	bl	8002274 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042b8:	e00e      	b.n	80042d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ba:	f7fd ffdb 	bl	8002274 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d907      	bls.n	80042d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e150      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
 80042cc:	40023800 	.word	0x40023800
 80042d0:	42470000 	.word	0x42470000
 80042d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042d8:	4b88      	ldr	r3, [pc, #544]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 80042da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1ea      	bne.n	80042ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8097 	beq.w	8004420 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80042f2:	2300      	movs	r3, #0
 80042f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042f6:	4b81      	ldr	r3, [pc, #516]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 80042f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10f      	bne.n	8004322 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004302:	2300      	movs	r3, #0
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	4b7d      	ldr	r3, [pc, #500]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	4a7c      	ldr	r2, [pc, #496]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800430c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004310:	6413      	str	r3, [r2, #64]	@ 0x40
 8004312:	4b7a      	ldr	r3, [pc, #488]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004316:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800431a:	60bb      	str	r3, [r7, #8]
 800431c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800431e:	2301      	movs	r3, #1
 8004320:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004322:	4b77      	ldr	r3, [pc, #476]	@ (8004500 <HAL_RCC_OscConfig+0x474>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800432a:	2b00      	cmp	r3, #0
 800432c:	d118      	bne.n	8004360 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800432e:	4b74      	ldr	r3, [pc, #464]	@ (8004500 <HAL_RCC_OscConfig+0x474>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	4a73      	ldr	r2, [pc, #460]	@ (8004500 <HAL_RCC_OscConfig+0x474>)
 8004334:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004338:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800433a:	f7fd ff9b 	bl	8002274 <HAL_GetTick>
 800433e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004340:	e008      	b.n	8004354 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004342:	f7fd ff97 	bl	8002274 <HAL_GetTick>
 8004346:	4602      	mov	r2, r0
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	1ad3      	subs	r3, r2, r3
 800434c:	2b02      	cmp	r3, #2
 800434e:	d901      	bls.n	8004354 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004350:	2303      	movs	r3, #3
 8004352:	e10c      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004354:	4b6a      	ldr	r3, [pc, #424]	@ (8004500 <HAL_RCC_OscConfig+0x474>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800435c:	2b00      	cmp	r3, #0
 800435e:	d0f0      	beq.n	8004342 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d106      	bne.n	8004376 <HAL_RCC_OscConfig+0x2ea>
 8004368:	4b64      	ldr	r3, [pc, #400]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800436a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800436c:	4a63      	ldr	r2, [pc, #396]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800436e:	f043 0301 	orr.w	r3, r3, #1
 8004372:	6713      	str	r3, [r2, #112]	@ 0x70
 8004374:	e01c      	b.n	80043b0 <HAL_RCC_OscConfig+0x324>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	2b05      	cmp	r3, #5
 800437c:	d10c      	bne.n	8004398 <HAL_RCC_OscConfig+0x30c>
 800437e:	4b5f      	ldr	r3, [pc, #380]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004380:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004382:	4a5e      	ldr	r2, [pc, #376]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004384:	f043 0304 	orr.w	r3, r3, #4
 8004388:	6713      	str	r3, [r2, #112]	@ 0x70
 800438a:	4b5c      	ldr	r3, [pc, #368]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800438c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438e:	4a5b      	ldr	r2, [pc, #364]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004390:	f043 0301 	orr.w	r3, r3, #1
 8004394:	6713      	str	r3, [r2, #112]	@ 0x70
 8004396:	e00b      	b.n	80043b0 <HAL_RCC_OscConfig+0x324>
 8004398:	4b58      	ldr	r3, [pc, #352]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800439a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439c:	4a57      	ldr	r2, [pc, #348]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800439e:	f023 0301 	bic.w	r3, r3, #1
 80043a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80043a4:	4b55      	ldr	r3, [pc, #340]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 80043a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043a8:	4a54      	ldr	r2, [pc, #336]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 80043aa:	f023 0304 	bic.w	r3, r3, #4
 80043ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689b      	ldr	r3, [r3, #8]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d015      	beq.n	80043e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b8:	f7fd ff5c 	bl	8002274 <HAL_GetTick>
 80043bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043be:	e00a      	b.n	80043d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c0:	f7fd ff58 	bl	8002274 <HAL_GetTick>
 80043c4:	4602      	mov	r2, r0
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	1ad3      	subs	r3, r2, r3
 80043ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e0cb      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043d6:	4b49      	ldr	r3, [pc, #292]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 80043d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d0ee      	beq.n	80043c0 <HAL_RCC_OscConfig+0x334>
 80043e2:	e014      	b.n	800440e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043e4:	f7fd ff46 	bl	8002274 <HAL_GetTick>
 80043e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043ea:	e00a      	b.n	8004402 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043ec:	f7fd ff42 	bl	8002274 <HAL_GetTick>
 80043f0:	4602      	mov	r2, r0
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	1ad3      	subs	r3, r2, r3
 80043f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e0b5      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004402:	4b3e      	ldr	r3, [pc, #248]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004406:	f003 0302 	and.w	r3, r3, #2
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1ee      	bne.n	80043ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800440e:	7dfb      	ldrb	r3, [r7, #23]
 8004410:	2b01      	cmp	r3, #1
 8004412:	d105      	bne.n	8004420 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004414:	4b39      	ldr	r3, [pc, #228]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004418:	4a38      	ldr	r2, [pc, #224]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800441a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800441e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	2b00      	cmp	r3, #0
 8004426:	f000 80a1 	beq.w	800456c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800442a:	4b34      	ldr	r3, [pc, #208]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f003 030c 	and.w	r3, r3, #12
 8004432:	2b08      	cmp	r3, #8
 8004434:	d05c      	beq.n	80044f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	699b      	ldr	r3, [r3, #24]
 800443a:	2b02      	cmp	r3, #2
 800443c:	d141      	bne.n	80044c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800443e:	4b31      	ldr	r3, [pc, #196]	@ (8004504 <HAL_RCC_OscConfig+0x478>)
 8004440:	2200      	movs	r2, #0
 8004442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004444:	f7fd ff16 	bl	8002274 <HAL_GetTick>
 8004448:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800444a:	e008      	b.n	800445e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800444c:	f7fd ff12 	bl	8002274 <HAL_GetTick>
 8004450:	4602      	mov	r2, r0
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	1ad3      	subs	r3, r2, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d901      	bls.n	800445e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800445a:	2303      	movs	r3, #3
 800445c:	e087      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445e:	4b27      	ldr	r3, [pc, #156]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1f0      	bne.n	800444c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69da      	ldr	r2, [r3, #28]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004478:	019b      	lsls	r3, r3, #6
 800447a:	431a      	orrs	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004480:	085b      	lsrs	r3, r3, #1
 8004482:	3b01      	subs	r3, #1
 8004484:	041b      	lsls	r3, r3, #16
 8004486:	431a      	orrs	r2, r3
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800448c:	061b      	lsls	r3, r3, #24
 800448e:	491b      	ldr	r1, [pc, #108]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 8004490:	4313      	orrs	r3, r2
 8004492:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004494:	4b1b      	ldr	r3, [pc, #108]	@ (8004504 <HAL_RCC_OscConfig+0x478>)
 8004496:	2201      	movs	r2, #1
 8004498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800449a:	f7fd feeb 	bl	8002274 <HAL_GetTick>
 800449e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044a0:	e008      	b.n	80044b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044a2:	f7fd fee7 	bl	8002274 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	2b02      	cmp	r3, #2
 80044ae:	d901      	bls.n	80044b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044b0:	2303      	movs	r3, #3
 80044b2:	e05c      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b4:	4b11      	ldr	r3, [pc, #68]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0f0      	beq.n	80044a2 <HAL_RCC_OscConfig+0x416>
 80044c0:	e054      	b.n	800456c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044c2:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <HAL_RCC_OscConfig+0x478>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044c8:	f7fd fed4 	bl	8002274 <HAL_GetTick>
 80044cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044d0:	f7fd fed0 	bl	8002274 <HAL_GetTick>
 80044d4:	4602      	mov	r2, r0
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	1ad3      	subs	r3, r2, r3
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d901      	bls.n	80044e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044de:	2303      	movs	r3, #3
 80044e0:	e045      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044e2:	4b06      	ldr	r3, [pc, #24]	@ (80044fc <HAL_RCC_OscConfig+0x470>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d1f0      	bne.n	80044d0 <HAL_RCC_OscConfig+0x444>
 80044ee:	e03d      	b.n	800456c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	699b      	ldr	r3, [r3, #24]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d107      	bne.n	8004508 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e038      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
 80044fc:	40023800 	.word	0x40023800
 8004500:	40007000 	.word	0x40007000
 8004504:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004508:	4b1b      	ldr	r3, [pc, #108]	@ (8004578 <HAL_RCC_OscConfig+0x4ec>)
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	699b      	ldr	r3, [r3, #24]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d028      	beq.n	8004568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004520:	429a      	cmp	r2, r3
 8004522:	d121      	bne.n	8004568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800452e:	429a      	cmp	r2, r3
 8004530:	d11a      	bne.n	8004568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004538:	4013      	ands	r3, r2
 800453a:	687a      	ldr	r2, [r7, #4]
 800453c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800453e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004540:	4293      	cmp	r3, r2
 8004542:	d111      	bne.n	8004568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	3b01      	subs	r3, #1
 8004552:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004554:	429a      	cmp	r2, r3
 8004556:	d107      	bne.n	8004568 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004562:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d001      	beq.n	800456c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004568:	2301      	movs	r3, #1
 800456a:	e000      	b.n	800456e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3718      	adds	r7, #24
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
 8004576:	bf00      	nop
 8004578:	40023800 	.word	0x40023800

0800457c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b084      	sub	sp, #16
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d101      	bne.n	8004590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	e0cc      	b.n	800472a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004590:	4b68      	ldr	r3, [pc, #416]	@ (8004734 <HAL_RCC_ClockConfig+0x1b8>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0307 	and.w	r3, r3, #7
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	429a      	cmp	r2, r3
 800459c:	d90c      	bls.n	80045b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800459e:	4b65      	ldr	r3, [pc, #404]	@ (8004734 <HAL_RCC_ClockConfig+0x1b8>)
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	b2d2      	uxtb	r2, r2
 80045a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045a6:	4b63      	ldr	r3, [pc, #396]	@ (8004734 <HAL_RCC_ClockConfig+0x1b8>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0307 	and.w	r3, r3, #7
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d001      	beq.n	80045b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045b4:	2301      	movs	r3, #1
 80045b6:	e0b8      	b.n	800472a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0302 	and.w	r3, r3, #2
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d020      	beq.n	8004606 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d005      	beq.n	80045dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045d0:	4b59      	ldr	r3, [pc, #356]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	4a58      	ldr	r2, [pc, #352]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80045d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0308 	and.w	r3, r3, #8
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d005      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045e8:	4b53      	ldr	r3, [pc, #332]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	4a52      	ldr	r2, [pc, #328]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80045ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80045f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045f4:	4b50      	ldr	r3, [pc, #320]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	494d      	ldr	r1, [pc, #308]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 8004602:	4313      	orrs	r3, r2
 8004604:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d044      	beq.n	800469c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d107      	bne.n	800462a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800461a:	4b47      	ldr	r3, [pc, #284]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d119      	bne.n	800465a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e07f      	b.n	800472a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	2b02      	cmp	r3, #2
 8004630:	d003      	beq.n	800463a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004636:	2b03      	cmp	r3, #3
 8004638:	d107      	bne.n	800464a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800463a:	4b3f      	ldr	r3, [pc, #252]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d109      	bne.n	800465a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e06f      	b.n	800472a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800464a:	4b3b      	ldr	r3, [pc, #236]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 0302 	and.w	r3, r3, #2
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e067      	b.n	800472a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800465a:	4b37      	ldr	r3, [pc, #220]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 800465c:	689b      	ldr	r3, [r3, #8]
 800465e:	f023 0203 	bic.w	r2, r3, #3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	4934      	ldr	r1, [pc, #208]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 8004668:	4313      	orrs	r3, r2
 800466a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800466c:	f7fd fe02 	bl	8002274 <HAL_GetTick>
 8004670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004672:	e00a      	b.n	800468a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004674:	f7fd fdfe 	bl	8002274 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	1ad3      	subs	r3, r2, r3
 800467e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004682:	4293      	cmp	r3, r2
 8004684:	d901      	bls.n	800468a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e04f      	b.n	800472a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800468a:	4b2b      	ldr	r3, [pc, #172]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 800468c:	689b      	ldr	r3, [r3, #8]
 800468e:	f003 020c 	and.w	r2, r3, #12
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	429a      	cmp	r2, r3
 800469a:	d1eb      	bne.n	8004674 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800469c:	4b25      	ldr	r3, [pc, #148]	@ (8004734 <HAL_RCC_ClockConfig+0x1b8>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	683a      	ldr	r2, [r7, #0]
 80046a6:	429a      	cmp	r2, r3
 80046a8:	d20c      	bcs.n	80046c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046aa:	4b22      	ldr	r3, [pc, #136]	@ (8004734 <HAL_RCC_ClockConfig+0x1b8>)
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	b2d2      	uxtb	r2, r2
 80046b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b2:	4b20      	ldr	r3, [pc, #128]	@ (8004734 <HAL_RCC_ClockConfig+0x1b8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 0307 	and.w	r3, r3, #7
 80046ba:	683a      	ldr	r2, [r7, #0]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d001      	beq.n	80046c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046c0:	2301      	movs	r3, #1
 80046c2:	e032      	b.n	800472a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f003 0304 	and.w	r3, r3, #4
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d008      	beq.n	80046e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046d0:	4b19      	ldr	r3, [pc, #100]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	68db      	ldr	r3, [r3, #12]
 80046dc:	4916      	ldr	r1, [pc, #88]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80046de:	4313      	orrs	r3, r2
 80046e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d009      	beq.n	8004702 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046ee:	4b12      	ldr	r3, [pc, #72]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80046f0:	689b      	ldr	r3, [r3, #8]
 80046f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	490e      	ldr	r1, [pc, #56]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004702:	f000 f821 	bl	8004748 <HAL_RCC_GetSysClockFreq>
 8004706:	4602      	mov	r2, r0
 8004708:	4b0b      	ldr	r3, [pc, #44]	@ (8004738 <HAL_RCC_ClockConfig+0x1bc>)
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	091b      	lsrs	r3, r3, #4
 800470e:	f003 030f 	and.w	r3, r3, #15
 8004712:	490a      	ldr	r1, [pc, #40]	@ (800473c <HAL_RCC_ClockConfig+0x1c0>)
 8004714:	5ccb      	ldrb	r3, [r1, r3]
 8004716:	fa22 f303 	lsr.w	r3, r2, r3
 800471a:	4a09      	ldr	r2, [pc, #36]	@ (8004740 <HAL_RCC_ClockConfig+0x1c4>)
 800471c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800471e:	4b09      	ldr	r3, [pc, #36]	@ (8004744 <HAL_RCC_ClockConfig+0x1c8>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4618      	mov	r0, r3
 8004724:	f7fd fd62 	bl	80021ec <HAL_InitTick>

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	40023c00 	.word	0x40023c00
 8004738:	40023800 	.word	0x40023800
 800473c:	0800860c 	.word	0x0800860c
 8004740:	20000000 	.word	0x20000000
 8004744:	20000004 	.word	0x20000004

08004748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800474c:	b094      	sub	sp, #80	@ 0x50
 800474e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004750:	2300      	movs	r3, #0
 8004752:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004754:	2300      	movs	r3, #0
 8004756:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800475c:	2300      	movs	r3, #0
 800475e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004760:	4b79      	ldr	r3, [pc, #484]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x200>)
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	f003 030c 	and.w	r3, r3, #12
 8004768:	2b08      	cmp	r3, #8
 800476a:	d00d      	beq.n	8004788 <HAL_RCC_GetSysClockFreq+0x40>
 800476c:	2b08      	cmp	r3, #8
 800476e:	f200 80e1 	bhi.w	8004934 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004772:	2b00      	cmp	r3, #0
 8004774:	d002      	beq.n	800477c <HAL_RCC_GetSysClockFreq+0x34>
 8004776:	2b04      	cmp	r3, #4
 8004778:	d003      	beq.n	8004782 <HAL_RCC_GetSysClockFreq+0x3a>
 800477a:	e0db      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800477c:	4b73      	ldr	r3, [pc, #460]	@ (800494c <HAL_RCC_GetSysClockFreq+0x204>)
 800477e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004780:	e0db      	b.n	800493a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004782:	4b73      	ldr	r3, [pc, #460]	@ (8004950 <HAL_RCC_GetSysClockFreq+0x208>)
 8004784:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004786:	e0d8      	b.n	800493a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004788:	4b6f      	ldr	r3, [pc, #444]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x200>)
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004790:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004792:	4b6d      	ldr	r3, [pc, #436]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x200>)
 8004794:	685b      	ldr	r3, [r3, #4]
 8004796:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d063      	beq.n	8004866 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800479e:	4b6a      	ldr	r3, [pc, #424]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x200>)
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	099b      	lsrs	r3, r3, #6
 80047a4:	2200      	movs	r2, #0
 80047a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80047aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80047b2:	2300      	movs	r3, #0
 80047b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80047b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80047ba:	4622      	mov	r2, r4
 80047bc:	462b      	mov	r3, r5
 80047be:	f04f 0000 	mov.w	r0, #0
 80047c2:	f04f 0100 	mov.w	r1, #0
 80047c6:	0159      	lsls	r1, r3, #5
 80047c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047cc:	0150      	lsls	r0, r2, #5
 80047ce:	4602      	mov	r2, r0
 80047d0:	460b      	mov	r3, r1
 80047d2:	4621      	mov	r1, r4
 80047d4:	1a51      	subs	r1, r2, r1
 80047d6:	6139      	str	r1, [r7, #16]
 80047d8:	4629      	mov	r1, r5
 80047da:	eb63 0301 	sbc.w	r3, r3, r1
 80047de:	617b      	str	r3, [r7, #20]
 80047e0:	f04f 0200 	mov.w	r2, #0
 80047e4:	f04f 0300 	mov.w	r3, #0
 80047e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047ec:	4659      	mov	r1, fp
 80047ee:	018b      	lsls	r3, r1, #6
 80047f0:	4651      	mov	r1, sl
 80047f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047f6:	4651      	mov	r1, sl
 80047f8:	018a      	lsls	r2, r1, #6
 80047fa:	4651      	mov	r1, sl
 80047fc:	ebb2 0801 	subs.w	r8, r2, r1
 8004800:	4659      	mov	r1, fp
 8004802:	eb63 0901 	sbc.w	r9, r3, r1
 8004806:	f04f 0200 	mov.w	r2, #0
 800480a:	f04f 0300 	mov.w	r3, #0
 800480e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004812:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004816:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800481a:	4690      	mov	r8, r2
 800481c:	4699      	mov	r9, r3
 800481e:	4623      	mov	r3, r4
 8004820:	eb18 0303 	adds.w	r3, r8, r3
 8004824:	60bb      	str	r3, [r7, #8]
 8004826:	462b      	mov	r3, r5
 8004828:	eb49 0303 	adc.w	r3, r9, r3
 800482c:	60fb      	str	r3, [r7, #12]
 800482e:	f04f 0200 	mov.w	r2, #0
 8004832:	f04f 0300 	mov.w	r3, #0
 8004836:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800483a:	4629      	mov	r1, r5
 800483c:	024b      	lsls	r3, r1, #9
 800483e:	4621      	mov	r1, r4
 8004840:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004844:	4621      	mov	r1, r4
 8004846:	024a      	lsls	r2, r1, #9
 8004848:	4610      	mov	r0, r2
 800484a:	4619      	mov	r1, r3
 800484c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800484e:	2200      	movs	r2, #0
 8004850:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004852:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004854:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004858:	f7fc f9fe 	bl	8000c58 <__aeabi_uldivmod>
 800485c:	4602      	mov	r2, r0
 800485e:	460b      	mov	r3, r1
 8004860:	4613      	mov	r3, r2
 8004862:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004864:	e058      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004866:	4b38      	ldr	r3, [pc, #224]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x200>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	099b      	lsrs	r3, r3, #6
 800486c:	2200      	movs	r2, #0
 800486e:	4618      	mov	r0, r3
 8004870:	4611      	mov	r1, r2
 8004872:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004876:	623b      	str	r3, [r7, #32]
 8004878:	2300      	movs	r3, #0
 800487a:	627b      	str	r3, [r7, #36]	@ 0x24
 800487c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004880:	4642      	mov	r2, r8
 8004882:	464b      	mov	r3, r9
 8004884:	f04f 0000 	mov.w	r0, #0
 8004888:	f04f 0100 	mov.w	r1, #0
 800488c:	0159      	lsls	r1, r3, #5
 800488e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004892:	0150      	lsls	r0, r2, #5
 8004894:	4602      	mov	r2, r0
 8004896:	460b      	mov	r3, r1
 8004898:	4641      	mov	r1, r8
 800489a:	ebb2 0a01 	subs.w	sl, r2, r1
 800489e:	4649      	mov	r1, r9
 80048a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80048a4:	f04f 0200 	mov.w	r2, #0
 80048a8:	f04f 0300 	mov.w	r3, #0
 80048ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048b8:	ebb2 040a 	subs.w	r4, r2, sl
 80048bc:	eb63 050b 	sbc.w	r5, r3, fp
 80048c0:	f04f 0200 	mov.w	r2, #0
 80048c4:	f04f 0300 	mov.w	r3, #0
 80048c8:	00eb      	lsls	r3, r5, #3
 80048ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048ce:	00e2      	lsls	r2, r4, #3
 80048d0:	4614      	mov	r4, r2
 80048d2:	461d      	mov	r5, r3
 80048d4:	4643      	mov	r3, r8
 80048d6:	18e3      	adds	r3, r4, r3
 80048d8:	603b      	str	r3, [r7, #0]
 80048da:	464b      	mov	r3, r9
 80048dc:	eb45 0303 	adc.w	r3, r5, r3
 80048e0:	607b      	str	r3, [r7, #4]
 80048e2:	f04f 0200 	mov.w	r2, #0
 80048e6:	f04f 0300 	mov.w	r3, #0
 80048ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048ee:	4629      	mov	r1, r5
 80048f0:	028b      	lsls	r3, r1, #10
 80048f2:	4621      	mov	r1, r4
 80048f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80048f8:	4621      	mov	r1, r4
 80048fa:	028a      	lsls	r2, r1, #10
 80048fc:	4610      	mov	r0, r2
 80048fe:	4619      	mov	r1, r3
 8004900:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004902:	2200      	movs	r2, #0
 8004904:	61bb      	str	r3, [r7, #24]
 8004906:	61fa      	str	r2, [r7, #28]
 8004908:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800490c:	f7fc f9a4 	bl	8000c58 <__aeabi_uldivmod>
 8004910:	4602      	mov	r2, r0
 8004912:	460b      	mov	r3, r1
 8004914:	4613      	mov	r3, r2
 8004916:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004918:	4b0b      	ldr	r3, [pc, #44]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x200>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	0c1b      	lsrs	r3, r3, #16
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	3301      	adds	r3, #1
 8004924:	005b      	lsls	r3, r3, #1
 8004926:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004928:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800492a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800492c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004930:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004932:	e002      	b.n	800493a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004934:	4b05      	ldr	r3, [pc, #20]	@ (800494c <HAL_RCC_GetSysClockFreq+0x204>)
 8004936:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004938:	bf00      	nop
    }
  }
  return sysclockfreq;
 800493a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800493c:	4618      	mov	r0, r3
 800493e:	3750      	adds	r7, #80	@ 0x50
 8004940:	46bd      	mov	sp, r7
 8004942:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004946:	bf00      	nop
 8004948:	40023800 	.word	0x40023800
 800494c:	00f42400 	.word	0x00f42400
 8004950:	007a1200 	.word	0x007a1200

08004954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004954:	b480      	push	{r7}
 8004956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004958:	4b03      	ldr	r3, [pc, #12]	@ (8004968 <HAL_RCC_GetHCLKFreq+0x14>)
 800495a:	681b      	ldr	r3, [r3, #0]
}
 800495c:	4618      	mov	r0, r3
 800495e:	46bd      	mov	sp, r7
 8004960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004964:	4770      	bx	lr
 8004966:	bf00      	nop
 8004968:	20000000 	.word	0x20000000

0800496c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800496c:	b580      	push	{r7, lr}
 800496e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004970:	f7ff fff0 	bl	8004954 <HAL_RCC_GetHCLKFreq>
 8004974:	4602      	mov	r2, r0
 8004976:	4b05      	ldr	r3, [pc, #20]	@ (800498c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	0a9b      	lsrs	r3, r3, #10
 800497c:	f003 0307 	and.w	r3, r3, #7
 8004980:	4903      	ldr	r1, [pc, #12]	@ (8004990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004982:	5ccb      	ldrb	r3, [r1, r3]
 8004984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004988:	4618      	mov	r0, r3
 800498a:	bd80      	pop	{r7, pc}
 800498c:	40023800 	.word	0x40023800
 8004990:	0800861c 	.word	0x0800861c

08004994 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d101      	bne.n	80049a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	e041      	b.n	8004a2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d106      	bne.n	80049c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f7fd fa2c 	bl	8001e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2202      	movs	r2, #2
 80049c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	3304      	adds	r3, #4
 80049d0:	4619      	mov	r1, r3
 80049d2:	4610      	mov	r0, r2
 80049d4:	f000 fc32 	bl	800523c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2201      	movs	r2, #1
 80049dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2201      	movs	r2, #1
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2201      	movs	r2, #1
 80049fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a28:	2300      	movs	r3, #0
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3708      	adds	r7, #8
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
	...

08004a34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b085      	sub	sp, #20
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	2b01      	cmp	r3, #1
 8004a46:	d001      	beq.n	8004a4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e044      	b.n	8004ad6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	2202      	movs	r2, #2
 8004a50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f042 0201 	orr.w	r2, r2, #1
 8004a62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	4a1e      	ldr	r2, [pc, #120]	@ (8004ae4 <HAL_TIM_Base_Start_IT+0xb0>)
 8004a6a:	4293      	cmp	r3, r2
 8004a6c:	d018      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a76:	d013      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a1a      	ldr	r2, [pc, #104]	@ (8004ae8 <HAL_TIM_Base_Start_IT+0xb4>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d00e      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a19      	ldr	r2, [pc, #100]	@ (8004aec <HAL_TIM_Base_Start_IT+0xb8>)
 8004a88:	4293      	cmp	r3, r2
 8004a8a:	d009      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a17      	ldr	r2, [pc, #92]	@ (8004af0 <HAL_TIM_Base_Start_IT+0xbc>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d004      	beq.n	8004aa0 <HAL_TIM_Base_Start_IT+0x6c>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a16      	ldr	r2, [pc, #88]	@ (8004af4 <HAL_TIM_Base_Start_IT+0xc0>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d111      	bne.n	8004ac4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	f003 0307 	and.w	r3, r3, #7
 8004aaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2b06      	cmp	r3, #6
 8004ab0:	d010      	beq.n	8004ad4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f042 0201 	orr.w	r2, r2, #1
 8004ac0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ac2:	e007      	b.n	8004ad4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f042 0201 	orr.w	r2, r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3714      	adds	r7, #20
 8004ada:	46bd      	mov	sp, r7
 8004adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	40010000 	.word	0x40010000
 8004ae8:	40000400 	.word	0x40000400
 8004aec:	40000800 	.word	0x40000800
 8004af0:	40000c00 	.word	0x40000c00
 8004af4:	40014000 	.word	0x40014000

08004af8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e041      	b.n	8004b8e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d106      	bne.n	8004b24 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7fd f954 	bl	8001dcc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	3304      	adds	r3, #4
 8004b34:	4619      	mov	r1, r3
 8004b36:	4610      	mov	r0, r2
 8004b38:	f000 fb80 	bl	800523c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3708      	adds	r7, #8
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b084      	sub	sp, #16
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d109      	bne.n	8004bbc <HAL_TIM_PWM_Start+0x24>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bae:	b2db      	uxtb	r3, r3
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	bf14      	ite	ne
 8004bb4:	2301      	movne	r3, #1
 8004bb6:	2300      	moveq	r3, #0
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	e022      	b.n	8004c02 <HAL_TIM_PWM_Start+0x6a>
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	2b04      	cmp	r3, #4
 8004bc0:	d109      	bne.n	8004bd6 <HAL_TIM_PWM_Start+0x3e>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	bf14      	ite	ne
 8004bce:	2301      	movne	r3, #1
 8004bd0:	2300      	moveq	r3, #0
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	e015      	b.n	8004c02 <HAL_TIM_PWM_Start+0x6a>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	2b08      	cmp	r3, #8
 8004bda:	d109      	bne.n	8004bf0 <HAL_TIM_PWM_Start+0x58>
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	bf14      	ite	ne
 8004be8:	2301      	movne	r3, #1
 8004bea:	2300      	moveq	r3, #0
 8004bec:	b2db      	uxtb	r3, r3
 8004bee:	e008      	b.n	8004c02 <HAL_TIM_PWM_Start+0x6a>
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bf6:	b2db      	uxtb	r3, r3
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	bf14      	ite	ne
 8004bfc:	2301      	movne	r3, #1
 8004bfe:	2300      	moveq	r3, #0
 8004c00:	b2db      	uxtb	r3, r3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d001      	beq.n	8004c0a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004c06:	2301      	movs	r3, #1
 8004c08:	e068      	b.n	8004cdc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d104      	bne.n	8004c1a <HAL_TIM_PWM_Start+0x82>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2202      	movs	r2, #2
 8004c14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c18:	e013      	b.n	8004c42 <HAL_TIM_PWM_Start+0xaa>
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	2b04      	cmp	r3, #4
 8004c1e:	d104      	bne.n	8004c2a <HAL_TIM_PWM_Start+0x92>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2202      	movs	r2, #2
 8004c24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c28:	e00b      	b.n	8004c42 <HAL_TIM_PWM_Start+0xaa>
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	2b08      	cmp	r3, #8
 8004c2e:	d104      	bne.n	8004c3a <HAL_TIM_PWM_Start+0xa2>
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2202      	movs	r2, #2
 8004c34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c38:	e003      	b.n	8004c42 <HAL_TIM_PWM_Start+0xaa>
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	2202      	movs	r2, #2
 8004c3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2201      	movs	r2, #1
 8004c48:	6839      	ldr	r1, [r7, #0]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f000 fda2 	bl	8005794 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a23      	ldr	r2, [pc, #140]	@ (8004ce4 <HAL_TIM_PWM_Start+0x14c>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d107      	bne.n	8004c6a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c68:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a1d      	ldr	r2, [pc, #116]	@ (8004ce4 <HAL_TIM_PWM_Start+0x14c>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d018      	beq.n	8004ca6 <HAL_TIM_PWM_Start+0x10e>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c7c:	d013      	beq.n	8004ca6 <HAL_TIM_PWM_Start+0x10e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a19      	ldr	r2, [pc, #100]	@ (8004ce8 <HAL_TIM_PWM_Start+0x150>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d00e      	beq.n	8004ca6 <HAL_TIM_PWM_Start+0x10e>
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	4a17      	ldr	r2, [pc, #92]	@ (8004cec <HAL_TIM_PWM_Start+0x154>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d009      	beq.n	8004ca6 <HAL_TIM_PWM_Start+0x10e>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a16      	ldr	r2, [pc, #88]	@ (8004cf0 <HAL_TIM_PWM_Start+0x158>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d004      	beq.n	8004ca6 <HAL_TIM_PWM_Start+0x10e>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a14      	ldr	r2, [pc, #80]	@ (8004cf4 <HAL_TIM_PWM_Start+0x15c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d111      	bne.n	8004cca <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f003 0307 	and.w	r3, r3, #7
 8004cb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2b06      	cmp	r3, #6
 8004cb6:	d010      	beq.n	8004cda <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f042 0201 	orr.w	r2, r2, #1
 8004cc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004cc8:	e007      	b.n	8004cda <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f042 0201 	orr.w	r2, r2, #1
 8004cd8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40010000 	.word	0x40010000
 8004ce8:	40000400 	.word	0x40000400
 8004cec:	40000800 	.word	0x40000800
 8004cf0:	40000c00 	.word	0x40000c00
 8004cf4:	40014000 	.word	0x40014000

08004cf8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	691b      	ldr	r3, [r3, #16]
 8004d0e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	f003 0302 	and.w	r3, r3, #2
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d020      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f003 0302 	and.w	r3, r3, #2
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d01b      	beq.n	8004d5c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f06f 0202 	mvn.w	r2, #2
 8004d2c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2201      	movs	r2, #1
 8004d32:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	699b      	ldr	r3, [r3, #24]
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d42:	6878      	ldr	r0, [r7, #4]
 8004d44:	f000 fa5b 	bl	80051fe <HAL_TIM_IC_CaptureCallback>
 8004d48:	e005      	b.n	8004d56 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d4a:	6878      	ldr	r0, [r7, #4]
 8004d4c:	f000 fa4d 	bl	80051ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 fa5e 	bl	8005212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	f003 0304 	and.w	r3, r3, #4
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d020      	beq.n	8004da8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d01b      	beq.n	8004da8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f06f 0204 	mvn.w	r2, #4
 8004d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2202      	movs	r2, #2
 8004d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d003      	beq.n	8004d96 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d8e:	6878      	ldr	r0, [r7, #4]
 8004d90:	f000 fa35 	bl	80051fe <HAL_TIM_IC_CaptureCallback>
 8004d94:	e005      	b.n	8004da2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f000 fa27 	bl	80051ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d9c:	6878      	ldr	r0, [r7, #4]
 8004d9e:	f000 fa38 	bl	8005212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	2200      	movs	r2, #0
 8004da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004da8:	68bb      	ldr	r3, [r7, #8]
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d020      	beq.n	8004df4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	f003 0308 	and.w	r3, r3, #8
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d01b      	beq.n	8004df4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f06f 0208 	mvn.w	r2, #8
 8004dc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2204      	movs	r2, #4
 8004dca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	f003 0303 	and.w	r3, r3, #3
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d003      	beq.n	8004de2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dda:	6878      	ldr	r0, [r7, #4]
 8004ddc:	f000 fa0f 	bl	80051fe <HAL_TIM_IC_CaptureCallback>
 8004de0:	e005      	b.n	8004dee <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 fa01 	bl	80051ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 fa12 	bl	8005212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004df4:	68bb      	ldr	r3, [r7, #8]
 8004df6:	f003 0310 	and.w	r3, r3, #16
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d020      	beq.n	8004e40 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f003 0310 	and.w	r3, r3, #16
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d01b      	beq.n	8004e40 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f06f 0210 	mvn.w	r2, #16
 8004e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2208      	movs	r2, #8
 8004e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	69db      	ldr	r3, [r3, #28]
 8004e1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d003      	beq.n	8004e2e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 f9e9 	bl	80051fe <HAL_TIM_IC_CaptureCallback>
 8004e2c:	e005      	b.n	8004e3a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 f9db 	bl	80051ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f000 f9ec 	bl	8005212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00c      	beq.n	8004e64 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f003 0301 	and.w	r3, r3, #1
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d007      	beq.n	8004e64 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f06f 0201 	mvn.w	r2, #1
 8004e5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f7fd f888 	bl	8001f74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d00c      	beq.n	8004e88 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d007      	beq.n	8004e88 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 fd24 	bl	80058d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004e88:	68bb      	ldr	r3, [r7, #8]
 8004e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d00c      	beq.n	8004eac <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d007      	beq.n	8004eac <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004ea4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 f9bd 	bl	8005226 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004eac:	68bb      	ldr	r3, [r7, #8]
 8004eae:	f003 0320 	and.w	r3, r3, #32
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d00c      	beq.n	8004ed0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	f003 0320 	and.w	r3, r3, #32
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d007      	beq.n	8004ed0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f06f 0220 	mvn.w	r2, #32
 8004ec8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 fcf6 	bl	80058bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004ed0:	bf00      	nop
 8004ed2:	3710      	adds	r7, #16
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}

08004ed8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b086      	sub	sp, #24
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d101      	bne.n	8004ef6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	e0ae      	b.n	8005054 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2b0c      	cmp	r3, #12
 8004f02:	f200 809f 	bhi.w	8005044 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004f06:	a201      	add	r2, pc, #4	@ (adr r2, 8004f0c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004f08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f0c:	08004f41 	.word	0x08004f41
 8004f10:	08005045 	.word	0x08005045
 8004f14:	08005045 	.word	0x08005045
 8004f18:	08005045 	.word	0x08005045
 8004f1c:	08004f81 	.word	0x08004f81
 8004f20:	08005045 	.word	0x08005045
 8004f24:	08005045 	.word	0x08005045
 8004f28:	08005045 	.word	0x08005045
 8004f2c:	08004fc3 	.word	0x08004fc3
 8004f30:	08005045 	.word	0x08005045
 8004f34:	08005045 	.word	0x08005045
 8004f38:	08005045 	.word	0x08005045
 8004f3c:	08005003 	.word	0x08005003
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	68b9      	ldr	r1, [r7, #8]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 f9fe 	bl	8005348 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	699a      	ldr	r2, [r3, #24]
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f042 0208 	orr.w	r2, r2, #8
 8004f5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	699a      	ldr	r2, [r3, #24]
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f022 0204 	bic.w	r2, r2, #4
 8004f6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	6999      	ldr	r1, [r3, #24]
 8004f72:	68bb      	ldr	r3, [r7, #8]
 8004f74:	691a      	ldr	r2, [r3, #16]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	430a      	orrs	r2, r1
 8004f7c:	619a      	str	r2, [r3, #24]
      break;
 8004f7e:	e064      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	4618      	mov	r0, r3
 8004f88:	f000 fa44 	bl	8005414 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	699a      	ldr	r2, [r3, #24]
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f9a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	699a      	ldr	r2, [r3, #24]
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004faa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6999      	ldr	r1, [r3, #24]
 8004fb2:	68bb      	ldr	r3, [r7, #8]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	021a      	lsls	r2, r3, #8
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	430a      	orrs	r2, r1
 8004fbe:	619a      	str	r2, [r3, #24]
      break;
 8004fc0:	e043      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	68b9      	ldr	r1, [r7, #8]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 fa8f 	bl	80054ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	69da      	ldr	r2, [r3, #28]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f042 0208 	orr.w	r2, r2, #8
 8004fdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69da      	ldr	r2, [r3, #28]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 0204 	bic.w	r2, r2, #4
 8004fec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	69d9      	ldr	r1, [r3, #28]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	691a      	ldr	r2, [r3, #16]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	430a      	orrs	r2, r1
 8004ffe:	61da      	str	r2, [r3, #28]
      break;
 8005000:	e023      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	68b9      	ldr	r1, [r7, #8]
 8005008:	4618      	mov	r0, r3
 800500a:	f000 fad9 	bl	80055c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	69da      	ldr	r2, [r3, #28]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800501c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	69da      	ldr	r2, [r3, #28]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800502c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	69d9      	ldr	r1, [r3, #28]
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	021a      	lsls	r2, r3, #8
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	61da      	str	r2, [r3, #28]
      break;
 8005042:	e002      	b.n	800504a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005044:	2301      	movs	r3, #1
 8005046:	75fb      	strb	r3, [r7, #23]
      break;
 8005048:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005052:	7dfb      	ldrb	r3, [r7, #23]
}
 8005054:	4618      	mov	r0, r3
 8005056:	3718      	adds	r7, #24
 8005058:	46bd      	mov	sp, r7
 800505a:	bd80      	pop	{r7, pc}

0800505c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b084      	sub	sp, #16
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005066:	2300      	movs	r3, #0
 8005068:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005070:	2b01      	cmp	r3, #1
 8005072:	d101      	bne.n	8005078 <HAL_TIM_ConfigClockSource+0x1c>
 8005074:	2302      	movs	r3, #2
 8005076:	e0b4      	b.n	80051e2 <HAL_TIM_ConfigClockSource+0x186>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2201      	movs	r2, #1
 800507c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2202      	movs	r2, #2
 8005084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005096:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800509e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	68ba      	ldr	r2, [r7, #8]
 80050a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b0:	d03e      	beq.n	8005130 <HAL_TIM_ConfigClockSource+0xd4>
 80050b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050b6:	f200 8087 	bhi.w	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050be:	f000 8086 	beq.w	80051ce <HAL_TIM_ConfigClockSource+0x172>
 80050c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050c6:	d87f      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050c8:	2b70      	cmp	r3, #112	@ 0x70
 80050ca:	d01a      	beq.n	8005102 <HAL_TIM_ConfigClockSource+0xa6>
 80050cc:	2b70      	cmp	r3, #112	@ 0x70
 80050ce:	d87b      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050d0:	2b60      	cmp	r3, #96	@ 0x60
 80050d2:	d050      	beq.n	8005176 <HAL_TIM_ConfigClockSource+0x11a>
 80050d4:	2b60      	cmp	r3, #96	@ 0x60
 80050d6:	d877      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050d8:	2b50      	cmp	r3, #80	@ 0x50
 80050da:	d03c      	beq.n	8005156 <HAL_TIM_ConfigClockSource+0xfa>
 80050dc:	2b50      	cmp	r3, #80	@ 0x50
 80050de:	d873      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050e0:	2b40      	cmp	r3, #64	@ 0x40
 80050e2:	d058      	beq.n	8005196 <HAL_TIM_ConfigClockSource+0x13a>
 80050e4:	2b40      	cmp	r3, #64	@ 0x40
 80050e6:	d86f      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050e8:	2b30      	cmp	r3, #48	@ 0x30
 80050ea:	d064      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 80050ec:	2b30      	cmp	r3, #48	@ 0x30
 80050ee:	d86b      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050f0:	2b20      	cmp	r3, #32
 80050f2:	d060      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 80050f4:	2b20      	cmp	r3, #32
 80050f6:	d867      	bhi.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d05c      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 80050fc:	2b10      	cmp	r3, #16
 80050fe:	d05a      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0x15a>
 8005100:	e062      	b.n	80051c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005112:	f000 fb1f 	bl	8005754 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005124:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68ba      	ldr	r2, [r7, #8]
 800512c:	609a      	str	r2, [r3, #8]
      break;
 800512e:	e04f      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005140:	f000 fb08 	bl	8005754 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	689a      	ldr	r2, [r3, #8]
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005152:	609a      	str	r2, [r3, #8]
      break;
 8005154:	e03c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005162:	461a      	mov	r2, r3
 8005164:	f000 fa7c 	bl	8005660 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	2150      	movs	r1, #80	@ 0x50
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fad5 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 8005174:	e02c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005182:	461a      	mov	r2, r3
 8005184:	f000 fa9b 	bl	80056be <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	2160      	movs	r1, #96	@ 0x60
 800518e:	4618      	mov	r0, r3
 8005190:	f000 fac5 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 8005194:	e01c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051a2:	461a      	mov	r2, r3
 80051a4:	f000 fa5c 	bl	8005660 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	2140      	movs	r1, #64	@ 0x40
 80051ae:	4618      	mov	r0, r3
 80051b0:	f000 fab5 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 80051b4:	e00c      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681a      	ldr	r2, [r3, #0]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4619      	mov	r1, r3
 80051c0:	4610      	mov	r0, r2
 80051c2:	f000 faac 	bl	800571e <TIM_ITRx_SetConfig>
      break;
 80051c6:	e003      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	73fb      	strb	r3, [r7, #15]
      break;
 80051cc:	e000      	b.n	80051d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b083      	sub	sp, #12
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051f2:	bf00      	nop
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051fe:	b480      	push	{r7}
 8005200:	b083      	sub	sp, #12
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005206:	bf00      	nop
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr

08005212 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005212:	b480      	push	{r7}
 8005214:	b083      	sub	sp, #12
 8005216:	af00      	add	r7, sp, #0
 8005218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800521a:	bf00      	nop
 800521c:	370c      	adds	r7, #12
 800521e:	46bd      	mov	sp, r7
 8005220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005224:	4770      	bx	lr

08005226 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005226:	b480      	push	{r7}
 8005228:	b083      	sub	sp, #12
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800522e:	bf00      	nop
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005238:	4770      	bx	lr
	...

0800523c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800523c:	b480      	push	{r7}
 800523e:	b085      	sub	sp, #20
 8005240:	af00      	add	r7, sp, #0
 8005242:	6078      	str	r0, [r7, #4]
 8005244:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a37      	ldr	r2, [pc, #220]	@ (800532c <TIM_Base_SetConfig+0xf0>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d00f      	beq.n	8005274 <TIM_Base_SetConfig+0x38>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800525a:	d00b      	beq.n	8005274 <TIM_Base_SetConfig+0x38>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	4a34      	ldr	r2, [pc, #208]	@ (8005330 <TIM_Base_SetConfig+0xf4>)
 8005260:	4293      	cmp	r3, r2
 8005262:	d007      	beq.n	8005274 <TIM_Base_SetConfig+0x38>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a33      	ldr	r2, [pc, #204]	@ (8005334 <TIM_Base_SetConfig+0xf8>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d003      	beq.n	8005274 <TIM_Base_SetConfig+0x38>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a32      	ldr	r2, [pc, #200]	@ (8005338 <TIM_Base_SetConfig+0xfc>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d108      	bne.n	8005286 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800527a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	68fa      	ldr	r2, [r7, #12]
 8005282:	4313      	orrs	r3, r2
 8005284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a28      	ldr	r2, [pc, #160]	@ (800532c <TIM_Base_SetConfig+0xf0>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d01b      	beq.n	80052c6 <TIM_Base_SetConfig+0x8a>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005294:	d017      	beq.n	80052c6 <TIM_Base_SetConfig+0x8a>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a25      	ldr	r2, [pc, #148]	@ (8005330 <TIM_Base_SetConfig+0xf4>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d013      	beq.n	80052c6 <TIM_Base_SetConfig+0x8a>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a24      	ldr	r2, [pc, #144]	@ (8005334 <TIM_Base_SetConfig+0xf8>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d00f      	beq.n	80052c6 <TIM_Base_SetConfig+0x8a>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a23      	ldr	r2, [pc, #140]	@ (8005338 <TIM_Base_SetConfig+0xfc>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00b      	beq.n	80052c6 <TIM_Base_SetConfig+0x8a>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a22      	ldr	r2, [pc, #136]	@ (800533c <TIM_Base_SetConfig+0x100>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d007      	beq.n	80052c6 <TIM_Base_SetConfig+0x8a>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a21      	ldr	r2, [pc, #132]	@ (8005340 <TIM_Base_SetConfig+0x104>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d003      	beq.n	80052c6 <TIM_Base_SetConfig+0x8a>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a20      	ldr	r2, [pc, #128]	@ (8005344 <TIM_Base_SetConfig+0x108>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d108      	bne.n	80052d8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	689a      	ldr	r2, [r3, #8]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	681a      	ldr	r2, [r3, #0]
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	4a0c      	ldr	r2, [pc, #48]	@ (800532c <TIM_Base_SetConfig+0xf0>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d103      	bne.n	8005306 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	691a      	ldr	r2, [r3, #16]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f043 0204 	orr.w	r2, r3, #4
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2201      	movs	r2, #1
 8005316:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	601a      	str	r2, [r3, #0]
}
 800531e:	bf00      	nop
 8005320:	3714      	adds	r7, #20
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	40010000 	.word	0x40010000
 8005330:	40000400 	.word	0x40000400
 8005334:	40000800 	.word	0x40000800
 8005338:	40000c00 	.word	0x40000c00
 800533c:	40014000 	.word	0x40014000
 8005340:	40014400 	.word	0x40014400
 8005344:	40014800 	.word	0x40014800

08005348 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005348:	b480      	push	{r7}
 800534a:	b087      	sub	sp, #28
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
 8005350:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6a1b      	ldr	r3, [r3, #32]
 8005356:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6a1b      	ldr	r3, [r3, #32]
 800535c:	f023 0201 	bic.w	r2, r3, #1
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f023 0303 	bic.w	r3, r3, #3
 800537e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	4313      	orrs	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f023 0302 	bic.w	r3, r3, #2
 8005390:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	689b      	ldr	r3, [r3, #8]
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	4313      	orrs	r3, r2
 800539a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	4a1c      	ldr	r2, [pc, #112]	@ (8005410 <TIM_OC1_SetConfig+0xc8>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d10c      	bne.n	80053be <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f023 0308 	bic.w	r3, r3, #8
 80053aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	697a      	ldr	r2, [r7, #20]
 80053b2:	4313      	orrs	r3, r2
 80053b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053b6:	697b      	ldr	r3, [r7, #20]
 80053b8:	f023 0304 	bic.w	r3, r3, #4
 80053bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	4a13      	ldr	r2, [pc, #76]	@ (8005410 <TIM_OC1_SetConfig+0xc8>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d111      	bne.n	80053ea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80053c6:	693b      	ldr	r3, [r7, #16]
 80053c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80053cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80053d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	695b      	ldr	r3, [r3, #20]
 80053da:	693a      	ldr	r2, [r7, #16]
 80053dc:	4313      	orrs	r3, r2
 80053de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	699b      	ldr	r3, [r3, #24]
 80053e4:	693a      	ldr	r2, [r7, #16]
 80053e6:	4313      	orrs	r3, r2
 80053e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	693a      	ldr	r2, [r7, #16]
 80053ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	68fa      	ldr	r2, [r7, #12]
 80053f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685a      	ldr	r2, [r3, #4]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	697a      	ldr	r2, [r7, #20]
 8005402:	621a      	str	r2, [r3, #32]
}
 8005404:	bf00      	nop
 8005406:	371c      	adds	r7, #28
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	40010000 	.word	0x40010000

08005414 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
 800541c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6a1b      	ldr	r3, [r3, #32]
 8005422:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f023 0210 	bic.w	r2, r3, #16
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005442:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800544a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	021b      	lsls	r3, r3, #8
 8005452:	68fa      	ldr	r2, [r7, #12]
 8005454:	4313      	orrs	r3, r2
 8005456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	f023 0320 	bic.w	r3, r3, #32
 800545e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	011b      	lsls	r3, r3, #4
 8005466:	697a      	ldr	r2, [r7, #20]
 8005468:	4313      	orrs	r3, r2
 800546a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	4a1e      	ldr	r2, [pc, #120]	@ (80054e8 <TIM_OC2_SetConfig+0xd4>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d10d      	bne.n	8005490 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800547a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	011b      	lsls	r3, r3, #4
 8005482:	697a      	ldr	r2, [r7, #20]
 8005484:	4313      	orrs	r3, r2
 8005486:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800548e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	4a15      	ldr	r2, [pc, #84]	@ (80054e8 <TIM_OC2_SetConfig+0xd4>)
 8005494:	4293      	cmp	r3, r2
 8005496:	d113      	bne.n	80054c0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005498:	693b      	ldr	r3, [r7, #16]
 800549a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800549e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80054a6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	695b      	ldr	r3, [r3, #20]
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	693a      	ldr	r2, [r7, #16]
 80054b0:	4313      	orrs	r3, r2
 80054b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	693a      	ldr	r2, [r7, #16]
 80054bc:	4313      	orrs	r3, r2
 80054be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	621a      	str	r2, [r3, #32]
}
 80054da:	bf00      	nop
 80054dc:	371c      	adds	r7, #28
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	40010000 	.word	0x40010000

080054ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6a1b      	ldr	r3, [r3, #32]
 80054fa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	685b      	ldr	r3, [r3, #4]
 800550c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800551a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 0303 	bic.w	r3, r3, #3
 8005522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	689b      	ldr	r3, [r3, #8]
 800553a:	021b      	lsls	r3, r3, #8
 800553c:	697a      	ldr	r2, [r7, #20]
 800553e:	4313      	orrs	r3, r2
 8005540:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	4a1d      	ldr	r2, [pc, #116]	@ (80055bc <TIM_OC3_SetConfig+0xd0>)
 8005546:	4293      	cmp	r3, r2
 8005548:	d10d      	bne.n	8005566 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005550:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
 8005556:	021b      	lsls	r3, r3, #8
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	4313      	orrs	r3, r2
 800555c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800555e:	697b      	ldr	r3, [r7, #20]
 8005560:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005564:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	4a14      	ldr	r2, [pc, #80]	@ (80055bc <TIM_OC3_SetConfig+0xd0>)
 800556a:	4293      	cmp	r3, r2
 800556c:	d113      	bne.n	8005596 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800556e:	693b      	ldr	r3, [r7, #16]
 8005570:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005574:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800557c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800557e:	683b      	ldr	r3, [r7, #0]
 8005580:	695b      	ldr	r3, [r3, #20]
 8005582:	011b      	lsls	r3, r3, #4
 8005584:	693a      	ldr	r2, [r7, #16]
 8005586:	4313      	orrs	r3, r2
 8005588:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	699b      	ldr	r3, [r3, #24]
 800558e:	011b      	lsls	r3, r3, #4
 8005590:	693a      	ldr	r2, [r7, #16]
 8005592:	4313      	orrs	r3, r2
 8005594:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	68fa      	ldr	r2, [r7, #12]
 80055a0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685a      	ldr	r2, [r3, #4]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	697a      	ldr	r2, [r7, #20]
 80055ae:	621a      	str	r2, [r3, #32]
}
 80055b0:	bf00      	nop
 80055b2:	371c      	adds	r7, #28
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr
 80055bc:	40010000 	.word	0x40010000

080055c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055c0:	b480      	push	{r7}
 80055c2:	b087      	sub	sp, #28
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a1b      	ldr	r3, [r3, #32]
 80055ce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	685b      	ldr	r3, [r3, #4]
 80055e0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	69db      	ldr	r3, [r3, #28]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80055ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	021b      	lsls	r3, r3, #8
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	4313      	orrs	r3, r2
 8005602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800560a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800560c:	683b      	ldr	r3, [r7, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	031b      	lsls	r3, r3, #12
 8005612:	693a      	ldr	r2, [r7, #16]
 8005614:	4313      	orrs	r3, r2
 8005616:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	4a10      	ldr	r2, [pc, #64]	@ (800565c <TIM_OC4_SetConfig+0x9c>)
 800561c:	4293      	cmp	r3, r2
 800561e:	d109      	bne.n	8005634 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005620:	697b      	ldr	r3, [r7, #20]
 8005622:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005626:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	695b      	ldr	r3, [r3, #20]
 800562c:	019b      	lsls	r3, r3, #6
 800562e:	697a      	ldr	r2, [r7, #20]
 8005630:	4313      	orrs	r3, r2
 8005632:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	68fa      	ldr	r2, [r7, #12]
 800563e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685a      	ldr	r2, [r3, #4]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	693a      	ldr	r2, [r7, #16]
 800564c:	621a      	str	r2, [r3, #32]
}
 800564e:	bf00      	nop
 8005650:	371c      	adds	r7, #28
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40010000 	.word	0x40010000

08005660 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005660:	b480      	push	{r7}
 8005662:	b087      	sub	sp, #28
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6a1b      	ldr	r3, [r3, #32]
 8005670:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	6a1b      	ldr	r3, [r3, #32]
 8005676:	f023 0201 	bic.w	r2, r3, #1
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	699b      	ldr	r3, [r3, #24]
 8005682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800568a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	011b      	lsls	r3, r3, #4
 8005690:	693a      	ldr	r2, [r7, #16]
 8005692:	4313      	orrs	r3, r2
 8005694:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	f023 030a 	bic.w	r3, r3, #10
 800569c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800569e:	697a      	ldr	r2, [r7, #20]
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	693a      	ldr	r2, [r7, #16]
 80056aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	621a      	str	r2, [r3, #32]
}
 80056b2:	bf00      	nop
 80056b4:	371c      	adds	r7, #28
 80056b6:	46bd      	mov	sp, r7
 80056b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056bc:	4770      	bx	lr

080056be <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056be:	b480      	push	{r7}
 80056c0:	b087      	sub	sp, #28
 80056c2:	af00      	add	r7, sp, #0
 80056c4:	60f8      	str	r0, [r7, #12]
 80056c6:	60b9      	str	r1, [r7, #8]
 80056c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6a1b      	ldr	r3, [r3, #32]
 80056d4:	f023 0210 	bic.w	r2, r3, #16
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	699b      	ldr	r3, [r3, #24]
 80056e0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	031b      	lsls	r3, r3, #12
 80056ee:	693a      	ldr	r2, [r7, #16]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056f4:	697b      	ldr	r3, [r7, #20]
 80056f6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056fa:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	011b      	lsls	r3, r3, #4
 8005700:	697a      	ldr	r2, [r7, #20]
 8005702:	4313      	orrs	r3, r2
 8005704:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	621a      	str	r2, [r3, #32]
}
 8005712:	bf00      	nop
 8005714:	371c      	adds	r7, #28
 8005716:	46bd      	mov	sp, r7
 8005718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571c:	4770      	bx	lr

0800571e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800571e:	b480      	push	{r7}
 8005720:	b085      	sub	sp, #20
 8005722:	af00      	add	r7, sp, #0
 8005724:	6078      	str	r0, [r7, #4]
 8005726:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005734:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005736:	683a      	ldr	r2, [r7, #0]
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	4313      	orrs	r3, r2
 800573c:	f043 0307 	orr.w	r3, r3, #7
 8005740:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	68fa      	ldr	r2, [r7, #12]
 8005746:	609a      	str	r2, [r3, #8]
}
 8005748:	bf00      	nop
 800574a:	3714      	adds	r7, #20
 800574c:	46bd      	mov	sp, r7
 800574e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005752:	4770      	bx	lr

08005754 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005754:	b480      	push	{r7}
 8005756:	b087      	sub	sp, #28
 8005758:	af00      	add	r7, sp, #0
 800575a:	60f8      	str	r0, [r7, #12]
 800575c:	60b9      	str	r1, [r7, #8]
 800575e:	607a      	str	r2, [r7, #4]
 8005760:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005768:	697b      	ldr	r3, [r7, #20]
 800576a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800576e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	021a      	lsls	r2, r3, #8
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	431a      	orrs	r2, r3
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	4313      	orrs	r3, r2
 800577c:	697a      	ldr	r2, [r7, #20]
 800577e:	4313      	orrs	r3, r2
 8005780:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	697a      	ldr	r2, [r7, #20]
 8005786:	609a      	str	r2, [r3, #8]
}
 8005788:	bf00      	nop
 800578a:	371c      	adds	r7, #28
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005794:	b480      	push	{r7}
 8005796:	b087      	sub	sp, #28
 8005798:	af00      	add	r7, sp, #0
 800579a:	60f8      	str	r0, [r7, #12]
 800579c:	60b9      	str	r1, [r7, #8]
 800579e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	f003 031f 	and.w	r3, r3, #31
 80057a6:	2201      	movs	r2, #1
 80057a8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6a1a      	ldr	r2, [r3, #32]
 80057b2:	697b      	ldr	r3, [r7, #20]
 80057b4:	43db      	mvns	r3, r3
 80057b6:	401a      	ands	r2, r3
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a1a      	ldr	r2, [r3, #32]
 80057c0:	68bb      	ldr	r3, [r7, #8]
 80057c2:	f003 031f 	and.w	r3, r3, #31
 80057c6:	6879      	ldr	r1, [r7, #4]
 80057c8:	fa01 f303 	lsl.w	r3, r1, r3
 80057cc:	431a      	orrs	r2, r3
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	621a      	str	r2, [r3, #32]
}
 80057d2:	bf00      	nop
 80057d4:	371c      	adds	r7, #28
 80057d6:	46bd      	mov	sp, r7
 80057d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057dc:	4770      	bx	lr
	...

080057e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057e0:	b480      	push	{r7}
 80057e2:	b085      	sub	sp, #20
 80057e4:	af00      	add	r7, sp, #0
 80057e6:	6078      	str	r0, [r7, #4]
 80057e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	d101      	bne.n	80057f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e050      	b.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	689b      	ldr	r3, [r3, #8]
 8005816:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800581e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005820:	683b      	ldr	r3, [r7, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68fa      	ldr	r2, [r7, #12]
 8005826:	4313      	orrs	r3, r2
 8005828:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	68fa      	ldr	r2, [r7, #12]
 8005830:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a1c      	ldr	r2, [pc, #112]	@ (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d018      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005844:	d013      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a18      	ldr	r2, [pc, #96]	@ (80058ac <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d00e      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a16      	ldr	r2, [pc, #88]	@ (80058b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d009      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	4a15      	ldr	r2, [pc, #84]	@ (80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d004      	beq.n	800586e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4a13      	ldr	r2, [pc, #76]	@ (80058b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d10c      	bne.n	8005888 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005874:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	4313      	orrs	r3, r2
 800587e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	68ba      	ldr	r2, [r7, #8]
 8005886:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2200      	movs	r2, #0
 8005894:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3714      	adds	r7, #20
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	40010000 	.word	0x40010000
 80058ac:	40000400 	.word	0x40000400
 80058b0:	40000800 	.word	0x40000800
 80058b4:	40000c00 	.word	0x40000c00
 80058b8:	40014000 	.word	0x40014000

080058bc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058c4:	bf00      	nop
 80058c6:	370c      	adds	r7, #12
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr

080058d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058d8:	bf00      	nop
 80058da:	370c      	adds	r7, #12
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <__cvt>:
 80058e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058e8:	ec57 6b10 	vmov	r6, r7, d0
 80058ec:	2f00      	cmp	r7, #0
 80058ee:	460c      	mov	r4, r1
 80058f0:	4619      	mov	r1, r3
 80058f2:	463b      	mov	r3, r7
 80058f4:	bfbb      	ittet	lt
 80058f6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80058fa:	461f      	movlt	r7, r3
 80058fc:	2300      	movge	r3, #0
 80058fe:	232d      	movlt	r3, #45	@ 0x2d
 8005900:	700b      	strb	r3, [r1, #0]
 8005902:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005904:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005908:	4691      	mov	r9, r2
 800590a:	f023 0820 	bic.w	r8, r3, #32
 800590e:	bfbc      	itt	lt
 8005910:	4632      	movlt	r2, r6
 8005912:	4616      	movlt	r6, r2
 8005914:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005918:	d005      	beq.n	8005926 <__cvt+0x42>
 800591a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800591e:	d100      	bne.n	8005922 <__cvt+0x3e>
 8005920:	3401      	adds	r4, #1
 8005922:	2102      	movs	r1, #2
 8005924:	e000      	b.n	8005928 <__cvt+0x44>
 8005926:	2103      	movs	r1, #3
 8005928:	ab03      	add	r3, sp, #12
 800592a:	9301      	str	r3, [sp, #4]
 800592c:	ab02      	add	r3, sp, #8
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	ec47 6b10 	vmov	d0, r6, r7
 8005934:	4653      	mov	r3, sl
 8005936:	4622      	mov	r2, r4
 8005938:	f000 fe5a 	bl	80065f0 <_dtoa_r>
 800593c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005940:	4605      	mov	r5, r0
 8005942:	d119      	bne.n	8005978 <__cvt+0x94>
 8005944:	f019 0f01 	tst.w	r9, #1
 8005948:	d00e      	beq.n	8005968 <__cvt+0x84>
 800594a:	eb00 0904 	add.w	r9, r0, r4
 800594e:	2200      	movs	r2, #0
 8005950:	2300      	movs	r3, #0
 8005952:	4630      	mov	r0, r6
 8005954:	4639      	mov	r1, r7
 8005956:	f7fb f8bf 	bl	8000ad8 <__aeabi_dcmpeq>
 800595a:	b108      	cbz	r0, 8005960 <__cvt+0x7c>
 800595c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005960:	2230      	movs	r2, #48	@ 0x30
 8005962:	9b03      	ldr	r3, [sp, #12]
 8005964:	454b      	cmp	r3, r9
 8005966:	d31e      	bcc.n	80059a6 <__cvt+0xc2>
 8005968:	9b03      	ldr	r3, [sp, #12]
 800596a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800596c:	1b5b      	subs	r3, r3, r5
 800596e:	4628      	mov	r0, r5
 8005970:	6013      	str	r3, [r2, #0]
 8005972:	b004      	add	sp, #16
 8005974:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005978:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800597c:	eb00 0904 	add.w	r9, r0, r4
 8005980:	d1e5      	bne.n	800594e <__cvt+0x6a>
 8005982:	7803      	ldrb	r3, [r0, #0]
 8005984:	2b30      	cmp	r3, #48	@ 0x30
 8005986:	d10a      	bne.n	800599e <__cvt+0xba>
 8005988:	2200      	movs	r2, #0
 800598a:	2300      	movs	r3, #0
 800598c:	4630      	mov	r0, r6
 800598e:	4639      	mov	r1, r7
 8005990:	f7fb f8a2 	bl	8000ad8 <__aeabi_dcmpeq>
 8005994:	b918      	cbnz	r0, 800599e <__cvt+0xba>
 8005996:	f1c4 0401 	rsb	r4, r4, #1
 800599a:	f8ca 4000 	str.w	r4, [sl]
 800599e:	f8da 3000 	ldr.w	r3, [sl]
 80059a2:	4499      	add	r9, r3
 80059a4:	e7d3      	b.n	800594e <__cvt+0x6a>
 80059a6:	1c59      	adds	r1, r3, #1
 80059a8:	9103      	str	r1, [sp, #12]
 80059aa:	701a      	strb	r2, [r3, #0]
 80059ac:	e7d9      	b.n	8005962 <__cvt+0x7e>

080059ae <__exponent>:
 80059ae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059b0:	2900      	cmp	r1, #0
 80059b2:	bfba      	itte	lt
 80059b4:	4249      	neglt	r1, r1
 80059b6:	232d      	movlt	r3, #45	@ 0x2d
 80059b8:	232b      	movge	r3, #43	@ 0x2b
 80059ba:	2909      	cmp	r1, #9
 80059bc:	7002      	strb	r2, [r0, #0]
 80059be:	7043      	strb	r3, [r0, #1]
 80059c0:	dd29      	ble.n	8005a16 <__exponent+0x68>
 80059c2:	f10d 0307 	add.w	r3, sp, #7
 80059c6:	461d      	mov	r5, r3
 80059c8:	270a      	movs	r7, #10
 80059ca:	461a      	mov	r2, r3
 80059cc:	fbb1 f6f7 	udiv	r6, r1, r7
 80059d0:	fb07 1416 	mls	r4, r7, r6, r1
 80059d4:	3430      	adds	r4, #48	@ 0x30
 80059d6:	f802 4c01 	strb.w	r4, [r2, #-1]
 80059da:	460c      	mov	r4, r1
 80059dc:	2c63      	cmp	r4, #99	@ 0x63
 80059de:	f103 33ff 	add.w	r3, r3, #4294967295
 80059e2:	4631      	mov	r1, r6
 80059e4:	dcf1      	bgt.n	80059ca <__exponent+0x1c>
 80059e6:	3130      	adds	r1, #48	@ 0x30
 80059e8:	1e94      	subs	r4, r2, #2
 80059ea:	f803 1c01 	strb.w	r1, [r3, #-1]
 80059ee:	1c41      	adds	r1, r0, #1
 80059f0:	4623      	mov	r3, r4
 80059f2:	42ab      	cmp	r3, r5
 80059f4:	d30a      	bcc.n	8005a0c <__exponent+0x5e>
 80059f6:	f10d 0309 	add.w	r3, sp, #9
 80059fa:	1a9b      	subs	r3, r3, r2
 80059fc:	42ac      	cmp	r4, r5
 80059fe:	bf88      	it	hi
 8005a00:	2300      	movhi	r3, #0
 8005a02:	3302      	adds	r3, #2
 8005a04:	4403      	add	r3, r0
 8005a06:	1a18      	subs	r0, r3, r0
 8005a08:	b003      	add	sp, #12
 8005a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a0c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a10:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a14:	e7ed      	b.n	80059f2 <__exponent+0x44>
 8005a16:	2330      	movs	r3, #48	@ 0x30
 8005a18:	3130      	adds	r1, #48	@ 0x30
 8005a1a:	7083      	strb	r3, [r0, #2]
 8005a1c:	70c1      	strb	r1, [r0, #3]
 8005a1e:	1d03      	adds	r3, r0, #4
 8005a20:	e7f1      	b.n	8005a06 <__exponent+0x58>
	...

08005a24 <_printf_float>:
 8005a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a28:	b08d      	sub	sp, #52	@ 0x34
 8005a2a:	460c      	mov	r4, r1
 8005a2c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005a30:	4616      	mov	r6, r2
 8005a32:	461f      	mov	r7, r3
 8005a34:	4605      	mov	r5, r0
 8005a36:	f000 fcdb 	bl	80063f0 <_localeconv_r>
 8005a3a:	6803      	ldr	r3, [r0, #0]
 8005a3c:	9304      	str	r3, [sp, #16]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f7fa fc1e 	bl	8000280 <strlen>
 8005a44:	2300      	movs	r3, #0
 8005a46:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a48:	f8d8 3000 	ldr.w	r3, [r8]
 8005a4c:	9005      	str	r0, [sp, #20]
 8005a4e:	3307      	adds	r3, #7
 8005a50:	f023 0307 	bic.w	r3, r3, #7
 8005a54:	f103 0208 	add.w	r2, r3, #8
 8005a58:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005a5c:	f8d4 b000 	ldr.w	fp, [r4]
 8005a60:	f8c8 2000 	str.w	r2, [r8]
 8005a64:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005a6c:	9307      	str	r3, [sp, #28]
 8005a6e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a72:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005a76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a7a:	4b9c      	ldr	r3, [pc, #624]	@ (8005cec <_printf_float+0x2c8>)
 8005a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a80:	f7fb f85c 	bl	8000b3c <__aeabi_dcmpun>
 8005a84:	bb70      	cbnz	r0, 8005ae4 <_printf_float+0xc0>
 8005a86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a8a:	4b98      	ldr	r3, [pc, #608]	@ (8005cec <_printf_float+0x2c8>)
 8005a8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005a90:	f7fb f836 	bl	8000b00 <__aeabi_dcmple>
 8005a94:	bb30      	cbnz	r0, 8005ae4 <_printf_float+0xc0>
 8005a96:	2200      	movs	r2, #0
 8005a98:	2300      	movs	r3, #0
 8005a9a:	4640      	mov	r0, r8
 8005a9c:	4649      	mov	r1, r9
 8005a9e:	f7fb f825 	bl	8000aec <__aeabi_dcmplt>
 8005aa2:	b110      	cbz	r0, 8005aaa <_printf_float+0x86>
 8005aa4:	232d      	movs	r3, #45	@ 0x2d
 8005aa6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005aaa:	4a91      	ldr	r2, [pc, #580]	@ (8005cf0 <_printf_float+0x2cc>)
 8005aac:	4b91      	ldr	r3, [pc, #580]	@ (8005cf4 <_printf_float+0x2d0>)
 8005aae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005ab2:	bf8c      	ite	hi
 8005ab4:	4690      	movhi	r8, r2
 8005ab6:	4698      	movls	r8, r3
 8005ab8:	2303      	movs	r3, #3
 8005aba:	6123      	str	r3, [r4, #16]
 8005abc:	f02b 0304 	bic.w	r3, fp, #4
 8005ac0:	6023      	str	r3, [r4, #0]
 8005ac2:	f04f 0900 	mov.w	r9, #0
 8005ac6:	9700      	str	r7, [sp, #0]
 8005ac8:	4633      	mov	r3, r6
 8005aca:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005acc:	4621      	mov	r1, r4
 8005ace:	4628      	mov	r0, r5
 8005ad0:	f000 f9d2 	bl	8005e78 <_printf_common>
 8005ad4:	3001      	adds	r0, #1
 8005ad6:	f040 808d 	bne.w	8005bf4 <_printf_float+0x1d0>
 8005ada:	f04f 30ff 	mov.w	r0, #4294967295
 8005ade:	b00d      	add	sp, #52	@ 0x34
 8005ae0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ae4:	4642      	mov	r2, r8
 8005ae6:	464b      	mov	r3, r9
 8005ae8:	4640      	mov	r0, r8
 8005aea:	4649      	mov	r1, r9
 8005aec:	f7fb f826 	bl	8000b3c <__aeabi_dcmpun>
 8005af0:	b140      	cbz	r0, 8005b04 <_printf_float+0xe0>
 8005af2:	464b      	mov	r3, r9
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	bfbc      	itt	lt
 8005af8:	232d      	movlt	r3, #45	@ 0x2d
 8005afa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005afe:	4a7e      	ldr	r2, [pc, #504]	@ (8005cf8 <_printf_float+0x2d4>)
 8005b00:	4b7e      	ldr	r3, [pc, #504]	@ (8005cfc <_printf_float+0x2d8>)
 8005b02:	e7d4      	b.n	8005aae <_printf_float+0x8a>
 8005b04:	6863      	ldr	r3, [r4, #4]
 8005b06:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b0a:	9206      	str	r2, [sp, #24]
 8005b0c:	1c5a      	adds	r2, r3, #1
 8005b0e:	d13b      	bne.n	8005b88 <_printf_float+0x164>
 8005b10:	2306      	movs	r3, #6
 8005b12:	6063      	str	r3, [r4, #4]
 8005b14:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b18:	2300      	movs	r3, #0
 8005b1a:	6022      	str	r2, [r4, #0]
 8005b1c:	9303      	str	r3, [sp, #12]
 8005b1e:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b20:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005b24:	ab09      	add	r3, sp, #36	@ 0x24
 8005b26:	9300      	str	r3, [sp, #0]
 8005b28:	6861      	ldr	r1, [r4, #4]
 8005b2a:	ec49 8b10 	vmov	d0, r8, r9
 8005b2e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005b32:	4628      	mov	r0, r5
 8005b34:	f7ff fed6 	bl	80058e4 <__cvt>
 8005b38:	9b06      	ldr	r3, [sp, #24]
 8005b3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005b3c:	2b47      	cmp	r3, #71	@ 0x47
 8005b3e:	4680      	mov	r8, r0
 8005b40:	d129      	bne.n	8005b96 <_printf_float+0x172>
 8005b42:	1cc8      	adds	r0, r1, #3
 8005b44:	db02      	blt.n	8005b4c <_printf_float+0x128>
 8005b46:	6863      	ldr	r3, [r4, #4]
 8005b48:	4299      	cmp	r1, r3
 8005b4a:	dd41      	ble.n	8005bd0 <_printf_float+0x1ac>
 8005b4c:	f1aa 0a02 	sub.w	sl, sl, #2
 8005b50:	fa5f fa8a 	uxtb.w	sl, sl
 8005b54:	3901      	subs	r1, #1
 8005b56:	4652      	mov	r2, sl
 8005b58:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005b5c:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b5e:	f7ff ff26 	bl	80059ae <__exponent>
 8005b62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b64:	1813      	adds	r3, r2, r0
 8005b66:	2a01      	cmp	r2, #1
 8005b68:	4681      	mov	r9, r0
 8005b6a:	6123      	str	r3, [r4, #16]
 8005b6c:	dc02      	bgt.n	8005b74 <_printf_float+0x150>
 8005b6e:	6822      	ldr	r2, [r4, #0]
 8005b70:	07d2      	lsls	r2, r2, #31
 8005b72:	d501      	bpl.n	8005b78 <_printf_float+0x154>
 8005b74:	3301      	adds	r3, #1
 8005b76:	6123      	str	r3, [r4, #16]
 8005b78:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0a2      	beq.n	8005ac6 <_printf_float+0xa2>
 8005b80:	232d      	movs	r3, #45	@ 0x2d
 8005b82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b86:	e79e      	b.n	8005ac6 <_printf_float+0xa2>
 8005b88:	9a06      	ldr	r2, [sp, #24]
 8005b8a:	2a47      	cmp	r2, #71	@ 0x47
 8005b8c:	d1c2      	bne.n	8005b14 <_printf_float+0xf0>
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d1c0      	bne.n	8005b14 <_printf_float+0xf0>
 8005b92:	2301      	movs	r3, #1
 8005b94:	e7bd      	b.n	8005b12 <_printf_float+0xee>
 8005b96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005b9a:	d9db      	bls.n	8005b54 <_printf_float+0x130>
 8005b9c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005ba0:	d118      	bne.n	8005bd4 <_printf_float+0x1b0>
 8005ba2:	2900      	cmp	r1, #0
 8005ba4:	6863      	ldr	r3, [r4, #4]
 8005ba6:	dd0b      	ble.n	8005bc0 <_printf_float+0x19c>
 8005ba8:	6121      	str	r1, [r4, #16]
 8005baa:	b913      	cbnz	r3, 8005bb2 <_printf_float+0x18e>
 8005bac:	6822      	ldr	r2, [r4, #0]
 8005bae:	07d0      	lsls	r0, r2, #31
 8005bb0:	d502      	bpl.n	8005bb8 <_printf_float+0x194>
 8005bb2:	3301      	adds	r3, #1
 8005bb4:	440b      	add	r3, r1
 8005bb6:	6123      	str	r3, [r4, #16]
 8005bb8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005bba:	f04f 0900 	mov.w	r9, #0
 8005bbe:	e7db      	b.n	8005b78 <_printf_float+0x154>
 8005bc0:	b913      	cbnz	r3, 8005bc8 <_printf_float+0x1a4>
 8005bc2:	6822      	ldr	r2, [r4, #0]
 8005bc4:	07d2      	lsls	r2, r2, #31
 8005bc6:	d501      	bpl.n	8005bcc <_printf_float+0x1a8>
 8005bc8:	3302      	adds	r3, #2
 8005bca:	e7f4      	b.n	8005bb6 <_printf_float+0x192>
 8005bcc:	2301      	movs	r3, #1
 8005bce:	e7f2      	b.n	8005bb6 <_printf_float+0x192>
 8005bd0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005bd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bd6:	4299      	cmp	r1, r3
 8005bd8:	db05      	blt.n	8005be6 <_printf_float+0x1c2>
 8005bda:	6823      	ldr	r3, [r4, #0]
 8005bdc:	6121      	str	r1, [r4, #16]
 8005bde:	07d8      	lsls	r0, r3, #31
 8005be0:	d5ea      	bpl.n	8005bb8 <_printf_float+0x194>
 8005be2:	1c4b      	adds	r3, r1, #1
 8005be4:	e7e7      	b.n	8005bb6 <_printf_float+0x192>
 8005be6:	2900      	cmp	r1, #0
 8005be8:	bfd4      	ite	le
 8005bea:	f1c1 0202 	rsble	r2, r1, #2
 8005bee:	2201      	movgt	r2, #1
 8005bf0:	4413      	add	r3, r2
 8005bf2:	e7e0      	b.n	8005bb6 <_printf_float+0x192>
 8005bf4:	6823      	ldr	r3, [r4, #0]
 8005bf6:	055a      	lsls	r2, r3, #21
 8005bf8:	d407      	bmi.n	8005c0a <_printf_float+0x1e6>
 8005bfa:	6923      	ldr	r3, [r4, #16]
 8005bfc:	4642      	mov	r2, r8
 8005bfe:	4631      	mov	r1, r6
 8005c00:	4628      	mov	r0, r5
 8005c02:	47b8      	blx	r7
 8005c04:	3001      	adds	r0, #1
 8005c06:	d12b      	bne.n	8005c60 <_printf_float+0x23c>
 8005c08:	e767      	b.n	8005ada <_printf_float+0xb6>
 8005c0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c0e:	f240 80dd 	bls.w	8005dcc <_printf_float+0x3a8>
 8005c12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c16:	2200      	movs	r2, #0
 8005c18:	2300      	movs	r3, #0
 8005c1a:	f7fa ff5d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c1e:	2800      	cmp	r0, #0
 8005c20:	d033      	beq.n	8005c8a <_printf_float+0x266>
 8005c22:	4a37      	ldr	r2, [pc, #220]	@ (8005d00 <_printf_float+0x2dc>)
 8005c24:	2301      	movs	r3, #1
 8005c26:	4631      	mov	r1, r6
 8005c28:	4628      	mov	r0, r5
 8005c2a:	47b8      	blx	r7
 8005c2c:	3001      	adds	r0, #1
 8005c2e:	f43f af54 	beq.w	8005ada <_printf_float+0xb6>
 8005c32:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005c36:	4543      	cmp	r3, r8
 8005c38:	db02      	blt.n	8005c40 <_printf_float+0x21c>
 8005c3a:	6823      	ldr	r3, [r4, #0]
 8005c3c:	07d8      	lsls	r0, r3, #31
 8005c3e:	d50f      	bpl.n	8005c60 <_printf_float+0x23c>
 8005c40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c44:	4631      	mov	r1, r6
 8005c46:	4628      	mov	r0, r5
 8005c48:	47b8      	blx	r7
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	f43f af45 	beq.w	8005ada <_printf_float+0xb6>
 8005c50:	f04f 0900 	mov.w	r9, #0
 8005c54:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c58:	f104 0a1a 	add.w	sl, r4, #26
 8005c5c:	45c8      	cmp	r8, r9
 8005c5e:	dc09      	bgt.n	8005c74 <_printf_float+0x250>
 8005c60:	6823      	ldr	r3, [r4, #0]
 8005c62:	079b      	lsls	r3, r3, #30
 8005c64:	f100 8103 	bmi.w	8005e6e <_printf_float+0x44a>
 8005c68:	68e0      	ldr	r0, [r4, #12]
 8005c6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005c6c:	4298      	cmp	r0, r3
 8005c6e:	bfb8      	it	lt
 8005c70:	4618      	movlt	r0, r3
 8005c72:	e734      	b.n	8005ade <_printf_float+0xba>
 8005c74:	2301      	movs	r3, #1
 8005c76:	4652      	mov	r2, sl
 8005c78:	4631      	mov	r1, r6
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	47b8      	blx	r7
 8005c7e:	3001      	adds	r0, #1
 8005c80:	f43f af2b 	beq.w	8005ada <_printf_float+0xb6>
 8005c84:	f109 0901 	add.w	r9, r9, #1
 8005c88:	e7e8      	b.n	8005c5c <_printf_float+0x238>
 8005c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	dc39      	bgt.n	8005d04 <_printf_float+0x2e0>
 8005c90:	4a1b      	ldr	r2, [pc, #108]	@ (8005d00 <_printf_float+0x2dc>)
 8005c92:	2301      	movs	r3, #1
 8005c94:	4631      	mov	r1, r6
 8005c96:	4628      	mov	r0, r5
 8005c98:	47b8      	blx	r7
 8005c9a:	3001      	adds	r0, #1
 8005c9c:	f43f af1d 	beq.w	8005ada <_printf_float+0xb6>
 8005ca0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005ca4:	ea59 0303 	orrs.w	r3, r9, r3
 8005ca8:	d102      	bne.n	8005cb0 <_printf_float+0x28c>
 8005caa:	6823      	ldr	r3, [r4, #0]
 8005cac:	07d9      	lsls	r1, r3, #31
 8005cae:	d5d7      	bpl.n	8005c60 <_printf_float+0x23c>
 8005cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005cb4:	4631      	mov	r1, r6
 8005cb6:	4628      	mov	r0, r5
 8005cb8:	47b8      	blx	r7
 8005cba:	3001      	adds	r0, #1
 8005cbc:	f43f af0d 	beq.w	8005ada <_printf_float+0xb6>
 8005cc0:	f04f 0a00 	mov.w	sl, #0
 8005cc4:	f104 0b1a 	add.w	fp, r4, #26
 8005cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cca:	425b      	negs	r3, r3
 8005ccc:	4553      	cmp	r3, sl
 8005cce:	dc01      	bgt.n	8005cd4 <_printf_float+0x2b0>
 8005cd0:	464b      	mov	r3, r9
 8005cd2:	e793      	b.n	8005bfc <_printf_float+0x1d8>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	465a      	mov	r2, fp
 8005cd8:	4631      	mov	r1, r6
 8005cda:	4628      	mov	r0, r5
 8005cdc:	47b8      	blx	r7
 8005cde:	3001      	adds	r0, #1
 8005ce0:	f43f aefb 	beq.w	8005ada <_printf_float+0xb6>
 8005ce4:	f10a 0a01 	add.w	sl, sl, #1
 8005ce8:	e7ee      	b.n	8005cc8 <_printf_float+0x2a4>
 8005cea:	bf00      	nop
 8005cec:	7fefffff 	.word	0x7fefffff
 8005cf0:	08008630 	.word	0x08008630
 8005cf4:	0800862c 	.word	0x0800862c
 8005cf8:	08008638 	.word	0x08008638
 8005cfc:	08008634 	.word	0x08008634
 8005d00:	0800863c 	.word	0x0800863c
 8005d04:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d06:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d0a:	4553      	cmp	r3, sl
 8005d0c:	bfa8      	it	ge
 8005d0e:	4653      	movge	r3, sl
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	4699      	mov	r9, r3
 8005d14:	dc36      	bgt.n	8005d84 <_printf_float+0x360>
 8005d16:	f04f 0b00 	mov.w	fp, #0
 8005d1a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d1e:	f104 021a 	add.w	r2, r4, #26
 8005d22:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d24:	9306      	str	r3, [sp, #24]
 8005d26:	eba3 0309 	sub.w	r3, r3, r9
 8005d2a:	455b      	cmp	r3, fp
 8005d2c:	dc31      	bgt.n	8005d92 <_printf_float+0x36e>
 8005d2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d30:	459a      	cmp	sl, r3
 8005d32:	dc3a      	bgt.n	8005daa <_printf_float+0x386>
 8005d34:	6823      	ldr	r3, [r4, #0]
 8005d36:	07da      	lsls	r2, r3, #31
 8005d38:	d437      	bmi.n	8005daa <_printf_float+0x386>
 8005d3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d3c:	ebaa 0903 	sub.w	r9, sl, r3
 8005d40:	9b06      	ldr	r3, [sp, #24]
 8005d42:	ebaa 0303 	sub.w	r3, sl, r3
 8005d46:	4599      	cmp	r9, r3
 8005d48:	bfa8      	it	ge
 8005d4a:	4699      	movge	r9, r3
 8005d4c:	f1b9 0f00 	cmp.w	r9, #0
 8005d50:	dc33      	bgt.n	8005dba <_printf_float+0x396>
 8005d52:	f04f 0800 	mov.w	r8, #0
 8005d56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d5a:	f104 0b1a 	add.w	fp, r4, #26
 8005d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d60:	ebaa 0303 	sub.w	r3, sl, r3
 8005d64:	eba3 0309 	sub.w	r3, r3, r9
 8005d68:	4543      	cmp	r3, r8
 8005d6a:	f77f af79 	ble.w	8005c60 <_printf_float+0x23c>
 8005d6e:	2301      	movs	r3, #1
 8005d70:	465a      	mov	r2, fp
 8005d72:	4631      	mov	r1, r6
 8005d74:	4628      	mov	r0, r5
 8005d76:	47b8      	blx	r7
 8005d78:	3001      	adds	r0, #1
 8005d7a:	f43f aeae 	beq.w	8005ada <_printf_float+0xb6>
 8005d7e:	f108 0801 	add.w	r8, r8, #1
 8005d82:	e7ec      	b.n	8005d5e <_printf_float+0x33a>
 8005d84:	4642      	mov	r2, r8
 8005d86:	4631      	mov	r1, r6
 8005d88:	4628      	mov	r0, r5
 8005d8a:	47b8      	blx	r7
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	d1c2      	bne.n	8005d16 <_printf_float+0x2f2>
 8005d90:	e6a3      	b.n	8005ada <_printf_float+0xb6>
 8005d92:	2301      	movs	r3, #1
 8005d94:	4631      	mov	r1, r6
 8005d96:	4628      	mov	r0, r5
 8005d98:	9206      	str	r2, [sp, #24]
 8005d9a:	47b8      	blx	r7
 8005d9c:	3001      	adds	r0, #1
 8005d9e:	f43f ae9c 	beq.w	8005ada <_printf_float+0xb6>
 8005da2:	9a06      	ldr	r2, [sp, #24]
 8005da4:	f10b 0b01 	add.w	fp, fp, #1
 8005da8:	e7bb      	b.n	8005d22 <_printf_float+0x2fe>
 8005daa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dae:	4631      	mov	r1, r6
 8005db0:	4628      	mov	r0, r5
 8005db2:	47b8      	blx	r7
 8005db4:	3001      	adds	r0, #1
 8005db6:	d1c0      	bne.n	8005d3a <_printf_float+0x316>
 8005db8:	e68f      	b.n	8005ada <_printf_float+0xb6>
 8005dba:	9a06      	ldr	r2, [sp, #24]
 8005dbc:	464b      	mov	r3, r9
 8005dbe:	4442      	add	r2, r8
 8005dc0:	4631      	mov	r1, r6
 8005dc2:	4628      	mov	r0, r5
 8005dc4:	47b8      	blx	r7
 8005dc6:	3001      	adds	r0, #1
 8005dc8:	d1c3      	bne.n	8005d52 <_printf_float+0x32e>
 8005dca:	e686      	b.n	8005ada <_printf_float+0xb6>
 8005dcc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005dd0:	f1ba 0f01 	cmp.w	sl, #1
 8005dd4:	dc01      	bgt.n	8005dda <_printf_float+0x3b6>
 8005dd6:	07db      	lsls	r3, r3, #31
 8005dd8:	d536      	bpl.n	8005e48 <_printf_float+0x424>
 8005dda:	2301      	movs	r3, #1
 8005ddc:	4642      	mov	r2, r8
 8005dde:	4631      	mov	r1, r6
 8005de0:	4628      	mov	r0, r5
 8005de2:	47b8      	blx	r7
 8005de4:	3001      	adds	r0, #1
 8005de6:	f43f ae78 	beq.w	8005ada <_printf_float+0xb6>
 8005dea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dee:	4631      	mov	r1, r6
 8005df0:	4628      	mov	r0, r5
 8005df2:	47b8      	blx	r7
 8005df4:	3001      	adds	r0, #1
 8005df6:	f43f ae70 	beq.w	8005ada <_printf_float+0xb6>
 8005dfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005dfe:	2200      	movs	r2, #0
 8005e00:	2300      	movs	r3, #0
 8005e02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e06:	f7fa fe67 	bl	8000ad8 <__aeabi_dcmpeq>
 8005e0a:	b9c0      	cbnz	r0, 8005e3e <_printf_float+0x41a>
 8005e0c:	4653      	mov	r3, sl
 8005e0e:	f108 0201 	add.w	r2, r8, #1
 8005e12:	4631      	mov	r1, r6
 8005e14:	4628      	mov	r0, r5
 8005e16:	47b8      	blx	r7
 8005e18:	3001      	adds	r0, #1
 8005e1a:	d10c      	bne.n	8005e36 <_printf_float+0x412>
 8005e1c:	e65d      	b.n	8005ada <_printf_float+0xb6>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	465a      	mov	r2, fp
 8005e22:	4631      	mov	r1, r6
 8005e24:	4628      	mov	r0, r5
 8005e26:	47b8      	blx	r7
 8005e28:	3001      	adds	r0, #1
 8005e2a:	f43f ae56 	beq.w	8005ada <_printf_float+0xb6>
 8005e2e:	f108 0801 	add.w	r8, r8, #1
 8005e32:	45d0      	cmp	r8, sl
 8005e34:	dbf3      	blt.n	8005e1e <_printf_float+0x3fa>
 8005e36:	464b      	mov	r3, r9
 8005e38:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005e3c:	e6df      	b.n	8005bfe <_printf_float+0x1da>
 8005e3e:	f04f 0800 	mov.w	r8, #0
 8005e42:	f104 0b1a 	add.w	fp, r4, #26
 8005e46:	e7f4      	b.n	8005e32 <_printf_float+0x40e>
 8005e48:	2301      	movs	r3, #1
 8005e4a:	4642      	mov	r2, r8
 8005e4c:	e7e1      	b.n	8005e12 <_printf_float+0x3ee>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	464a      	mov	r2, r9
 8005e52:	4631      	mov	r1, r6
 8005e54:	4628      	mov	r0, r5
 8005e56:	47b8      	blx	r7
 8005e58:	3001      	adds	r0, #1
 8005e5a:	f43f ae3e 	beq.w	8005ada <_printf_float+0xb6>
 8005e5e:	f108 0801 	add.w	r8, r8, #1
 8005e62:	68e3      	ldr	r3, [r4, #12]
 8005e64:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e66:	1a5b      	subs	r3, r3, r1
 8005e68:	4543      	cmp	r3, r8
 8005e6a:	dcf0      	bgt.n	8005e4e <_printf_float+0x42a>
 8005e6c:	e6fc      	b.n	8005c68 <_printf_float+0x244>
 8005e6e:	f04f 0800 	mov.w	r8, #0
 8005e72:	f104 0919 	add.w	r9, r4, #25
 8005e76:	e7f4      	b.n	8005e62 <_printf_float+0x43e>

08005e78 <_printf_common>:
 8005e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e7c:	4616      	mov	r6, r2
 8005e7e:	4698      	mov	r8, r3
 8005e80:	688a      	ldr	r2, [r1, #8]
 8005e82:	690b      	ldr	r3, [r1, #16]
 8005e84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005e88:	4293      	cmp	r3, r2
 8005e8a:	bfb8      	it	lt
 8005e8c:	4613      	movlt	r3, r2
 8005e8e:	6033      	str	r3, [r6, #0]
 8005e90:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005e94:	4607      	mov	r7, r0
 8005e96:	460c      	mov	r4, r1
 8005e98:	b10a      	cbz	r2, 8005e9e <_printf_common+0x26>
 8005e9a:	3301      	adds	r3, #1
 8005e9c:	6033      	str	r3, [r6, #0]
 8005e9e:	6823      	ldr	r3, [r4, #0]
 8005ea0:	0699      	lsls	r1, r3, #26
 8005ea2:	bf42      	ittt	mi
 8005ea4:	6833      	ldrmi	r3, [r6, #0]
 8005ea6:	3302      	addmi	r3, #2
 8005ea8:	6033      	strmi	r3, [r6, #0]
 8005eaa:	6825      	ldr	r5, [r4, #0]
 8005eac:	f015 0506 	ands.w	r5, r5, #6
 8005eb0:	d106      	bne.n	8005ec0 <_printf_common+0x48>
 8005eb2:	f104 0a19 	add.w	sl, r4, #25
 8005eb6:	68e3      	ldr	r3, [r4, #12]
 8005eb8:	6832      	ldr	r2, [r6, #0]
 8005eba:	1a9b      	subs	r3, r3, r2
 8005ebc:	42ab      	cmp	r3, r5
 8005ebe:	dc26      	bgt.n	8005f0e <_printf_common+0x96>
 8005ec0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ec4:	6822      	ldr	r2, [r4, #0]
 8005ec6:	3b00      	subs	r3, #0
 8005ec8:	bf18      	it	ne
 8005eca:	2301      	movne	r3, #1
 8005ecc:	0692      	lsls	r2, r2, #26
 8005ece:	d42b      	bmi.n	8005f28 <_printf_common+0xb0>
 8005ed0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ed4:	4641      	mov	r1, r8
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	47c8      	blx	r9
 8005eda:	3001      	adds	r0, #1
 8005edc:	d01e      	beq.n	8005f1c <_printf_common+0xa4>
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	6922      	ldr	r2, [r4, #16]
 8005ee2:	f003 0306 	and.w	r3, r3, #6
 8005ee6:	2b04      	cmp	r3, #4
 8005ee8:	bf02      	ittt	eq
 8005eea:	68e5      	ldreq	r5, [r4, #12]
 8005eec:	6833      	ldreq	r3, [r6, #0]
 8005eee:	1aed      	subeq	r5, r5, r3
 8005ef0:	68a3      	ldr	r3, [r4, #8]
 8005ef2:	bf0c      	ite	eq
 8005ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ef8:	2500      	movne	r5, #0
 8005efa:	4293      	cmp	r3, r2
 8005efc:	bfc4      	itt	gt
 8005efe:	1a9b      	subgt	r3, r3, r2
 8005f00:	18ed      	addgt	r5, r5, r3
 8005f02:	2600      	movs	r6, #0
 8005f04:	341a      	adds	r4, #26
 8005f06:	42b5      	cmp	r5, r6
 8005f08:	d11a      	bne.n	8005f40 <_printf_common+0xc8>
 8005f0a:	2000      	movs	r0, #0
 8005f0c:	e008      	b.n	8005f20 <_printf_common+0xa8>
 8005f0e:	2301      	movs	r3, #1
 8005f10:	4652      	mov	r2, sl
 8005f12:	4641      	mov	r1, r8
 8005f14:	4638      	mov	r0, r7
 8005f16:	47c8      	blx	r9
 8005f18:	3001      	adds	r0, #1
 8005f1a:	d103      	bne.n	8005f24 <_printf_common+0xac>
 8005f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f24:	3501      	adds	r5, #1
 8005f26:	e7c6      	b.n	8005eb6 <_printf_common+0x3e>
 8005f28:	18e1      	adds	r1, r4, r3
 8005f2a:	1c5a      	adds	r2, r3, #1
 8005f2c:	2030      	movs	r0, #48	@ 0x30
 8005f2e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f32:	4422      	add	r2, r4
 8005f34:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f38:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	e7c7      	b.n	8005ed0 <_printf_common+0x58>
 8005f40:	2301      	movs	r3, #1
 8005f42:	4622      	mov	r2, r4
 8005f44:	4641      	mov	r1, r8
 8005f46:	4638      	mov	r0, r7
 8005f48:	47c8      	blx	r9
 8005f4a:	3001      	adds	r0, #1
 8005f4c:	d0e6      	beq.n	8005f1c <_printf_common+0xa4>
 8005f4e:	3601      	adds	r6, #1
 8005f50:	e7d9      	b.n	8005f06 <_printf_common+0x8e>
	...

08005f54 <_printf_i>:
 8005f54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f58:	7e0f      	ldrb	r7, [r1, #24]
 8005f5a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f5c:	2f78      	cmp	r7, #120	@ 0x78
 8005f5e:	4691      	mov	r9, r2
 8005f60:	4680      	mov	r8, r0
 8005f62:	460c      	mov	r4, r1
 8005f64:	469a      	mov	sl, r3
 8005f66:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f6a:	d807      	bhi.n	8005f7c <_printf_i+0x28>
 8005f6c:	2f62      	cmp	r7, #98	@ 0x62
 8005f6e:	d80a      	bhi.n	8005f86 <_printf_i+0x32>
 8005f70:	2f00      	cmp	r7, #0
 8005f72:	f000 80d1 	beq.w	8006118 <_printf_i+0x1c4>
 8005f76:	2f58      	cmp	r7, #88	@ 0x58
 8005f78:	f000 80b8 	beq.w	80060ec <_printf_i+0x198>
 8005f7c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005f80:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005f84:	e03a      	b.n	8005ffc <_printf_i+0xa8>
 8005f86:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005f8a:	2b15      	cmp	r3, #21
 8005f8c:	d8f6      	bhi.n	8005f7c <_printf_i+0x28>
 8005f8e:	a101      	add	r1, pc, #4	@ (adr r1, 8005f94 <_printf_i+0x40>)
 8005f90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005f94:	08005fed 	.word	0x08005fed
 8005f98:	08006001 	.word	0x08006001
 8005f9c:	08005f7d 	.word	0x08005f7d
 8005fa0:	08005f7d 	.word	0x08005f7d
 8005fa4:	08005f7d 	.word	0x08005f7d
 8005fa8:	08005f7d 	.word	0x08005f7d
 8005fac:	08006001 	.word	0x08006001
 8005fb0:	08005f7d 	.word	0x08005f7d
 8005fb4:	08005f7d 	.word	0x08005f7d
 8005fb8:	08005f7d 	.word	0x08005f7d
 8005fbc:	08005f7d 	.word	0x08005f7d
 8005fc0:	080060ff 	.word	0x080060ff
 8005fc4:	0800602b 	.word	0x0800602b
 8005fc8:	080060b9 	.word	0x080060b9
 8005fcc:	08005f7d 	.word	0x08005f7d
 8005fd0:	08005f7d 	.word	0x08005f7d
 8005fd4:	08006121 	.word	0x08006121
 8005fd8:	08005f7d 	.word	0x08005f7d
 8005fdc:	0800602b 	.word	0x0800602b
 8005fe0:	08005f7d 	.word	0x08005f7d
 8005fe4:	08005f7d 	.word	0x08005f7d
 8005fe8:	080060c1 	.word	0x080060c1
 8005fec:	6833      	ldr	r3, [r6, #0]
 8005fee:	1d1a      	adds	r2, r3, #4
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	6032      	str	r2, [r6, #0]
 8005ff4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ff8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e09c      	b.n	800613a <_printf_i+0x1e6>
 8006000:	6833      	ldr	r3, [r6, #0]
 8006002:	6820      	ldr	r0, [r4, #0]
 8006004:	1d19      	adds	r1, r3, #4
 8006006:	6031      	str	r1, [r6, #0]
 8006008:	0606      	lsls	r6, r0, #24
 800600a:	d501      	bpl.n	8006010 <_printf_i+0xbc>
 800600c:	681d      	ldr	r5, [r3, #0]
 800600e:	e003      	b.n	8006018 <_printf_i+0xc4>
 8006010:	0645      	lsls	r5, r0, #25
 8006012:	d5fb      	bpl.n	800600c <_printf_i+0xb8>
 8006014:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006018:	2d00      	cmp	r5, #0
 800601a:	da03      	bge.n	8006024 <_printf_i+0xd0>
 800601c:	232d      	movs	r3, #45	@ 0x2d
 800601e:	426d      	negs	r5, r5
 8006020:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006024:	4858      	ldr	r0, [pc, #352]	@ (8006188 <_printf_i+0x234>)
 8006026:	230a      	movs	r3, #10
 8006028:	e011      	b.n	800604e <_printf_i+0xfa>
 800602a:	6821      	ldr	r1, [r4, #0]
 800602c:	6833      	ldr	r3, [r6, #0]
 800602e:	0608      	lsls	r0, r1, #24
 8006030:	f853 5b04 	ldr.w	r5, [r3], #4
 8006034:	d402      	bmi.n	800603c <_printf_i+0xe8>
 8006036:	0649      	lsls	r1, r1, #25
 8006038:	bf48      	it	mi
 800603a:	b2ad      	uxthmi	r5, r5
 800603c:	2f6f      	cmp	r7, #111	@ 0x6f
 800603e:	4852      	ldr	r0, [pc, #328]	@ (8006188 <_printf_i+0x234>)
 8006040:	6033      	str	r3, [r6, #0]
 8006042:	bf14      	ite	ne
 8006044:	230a      	movne	r3, #10
 8006046:	2308      	moveq	r3, #8
 8006048:	2100      	movs	r1, #0
 800604a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800604e:	6866      	ldr	r6, [r4, #4]
 8006050:	60a6      	str	r6, [r4, #8]
 8006052:	2e00      	cmp	r6, #0
 8006054:	db05      	blt.n	8006062 <_printf_i+0x10e>
 8006056:	6821      	ldr	r1, [r4, #0]
 8006058:	432e      	orrs	r6, r5
 800605a:	f021 0104 	bic.w	r1, r1, #4
 800605e:	6021      	str	r1, [r4, #0]
 8006060:	d04b      	beq.n	80060fa <_printf_i+0x1a6>
 8006062:	4616      	mov	r6, r2
 8006064:	fbb5 f1f3 	udiv	r1, r5, r3
 8006068:	fb03 5711 	mls	r7, r3, r1, r5
 800606c:	5dc7      	ldrb	r7, [r0, r7]
 800606e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006072:	462f      	mov	r7, r5
 8006074:	42bb      	cmp	r3, r7
 8006076:	460d      	mov	r5, r1
 8006078:	d9f4      	bls.n	8006064 <_printf_i+0x110>
 800607a:	2b08      	cmp	r3, #8
 800607c:	d10b      	bne.n	8006096 <_printf_i+0x142>
 800607e:	6823      	ldr	r3, [r4, #0]
 8006080:	07df      	lsls	r7, r3, #31
 8006082:	d508      	bpl.n	8006096 <_printf_i+0x142>
 8006084:	6923      	ldr	r3, [r4, #16]
 8006086:	6861      	ldr	r1, [r4, #4]
 8006088:	4299      	cmp	r1, r3
 800608a:	bfde      	ittt	le
 800608c:	2330      	movle	r3, #48	@ 0x30
 800608e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006092:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006096:	1b92      	subs	r2, r2, r6
 8006098:	6122      	str	r2, [r4, #16]
 800609a:	f8cd a000 	str.w	sl, [sp]
 800609e:	464b      	mov	r3, r9
 80060a0:	aa03      	add	r2, sp, #12
 80060a2:	4621      	mov	r1, r4
 80060a4:	4640      	mov	r0, r8
 80060a6:	f7ff fee7 	bl	8005e78 <_printf_common>
 80060aa:	3001      	adds	r0, #1
 80060ac:	d14a      	bne.n	8006144 <_printf_i+0x1f0>
 80060ae:	f04f 30ff 	mov.w	r0, #4294967295
 80060b2:	b004      	add	sp, #16
 80060b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b8:	6823      	ldr	r3, [r4, #0]
 80060ba:	f043 0320 	orr.w	r3, r3, #32
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	4832      	ldr	r0, [pc, #200]	@ (800618c <_printf_i+0x238>)
 80060c2:	2778      	movs	r7, #120	@ 0x78
 80060c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	6831      	ldr	r1, [r6, #0]
 80060cc:	061f      	lsls	r7, r3, #24
 80060ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80060d2:	d402      	bmi.n	80060da <_printf_i+0x186>
 80060d4:	065f      	lsls	r7, r3, #25
 80060d6:	bf48      	it	mi
 80060d8:	b2ad      	uxthmi	r5, r5
 80060da:	6031      	str	r1, [r6, #0]
 80060dc:	07d9      	lsls	r1, r3, #31
 80060de:	bf44      	itt	mi
 80060e0:	f043 0320 	orrmi.w	r3, r3, #32
 80060e4:	6023      	strmi	r3, [r4, #0]
 80060e6:	b11d      	cbz	r5, 80060f0 <_printf_i+0x19c>
 80060e8:	2310      	movs	r3, #16
 80060ea:	e7ad      	b.n	8006048 <_printf_i+0xf4>
 80060ec:	4826      	ldr	r0, [pc, #152]	@ (8006188 <_printf_i+0x234>)
 80060ee:	e7e9      	b.n	80060c4 <_printf_i+0x170>
 80060f0:	6823      	ldr	r3, [r4, #0]
 80060f2:	f023 0320 	bic.w	r3, r3, #32
 80060f6:	6023      	str	r3, [r4, #0]
 80060f8:	e7f6      	b.n	80060e8 <_printf_i+0x194>
 80060fa:	4616      	mov	r6, r2
 80060fc:	e7bd      	b.n	800607a <_printf_i+0x126>
 80060fe:	6833      	ldr	r3, [r6, #0]
 8006100:	6825      	ldr	r5, [r4, #0]
 8006102:	6961      	ldr	r1, [r4, #20]
 8006104:	1d18      	adds	r0, r3, #4
 8006106:	6030      	str	r0, [r6, #0]
 8006108:	062e      	lsls	r6, r5, #24
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	d501      	bpl.n	8006112 <_printf_i+0x1be>
 800610e:	6019      	str	r1, [r3, #0]
 8006110:	e002      	b.n	8006118 <_printf_i+0x1c4>
 8006112:	0668      	lsls	r0, r5, #25
 8006114:	d5fb      	bpl.n	800610e <_printf_i+0x1ba>
 8006116:	8019      	strh	r1, [r3, #0]
 8006118:	2300      	movs	r3, #0
 800611a:	6123      	str	r3, [r4, #16]
 800611c:	4616      	mov	r6, r2
 800611e:	e7bc      	b.n	800609a <_printf_i+0x146>
 8006120:	6833      	ldr	r3, [r6, #0]
 8006122:	1d1a      	adds	r2, r3, #4
 8006124:	6032      	str	r2, [r6, #0]
 8006126:	681e      	ldr	r6, [r3, #0]
 8006128:	6862      	ldr	r2, [r4, #4]
 800612a:	2100      	movs	r1, #0
 800612c:	4630      	mov	r0, r6
 800612e:	f7fa f857 	bl	80001e0 <memchr>
 8006132:	b108      	cbz	r0, 8006138 <_printf_i+0x1e4>
 8006134:	1b80      	subs	r0, r0, r6
 8006136:	6060      	str	r0, [r4, #4]
 8006138:	6863      	ldr	r3, [r4, #4]
 800613a:	6123      	str	r3, [r4, #16]
 800613c:	2300      	movs	r3, #0
 800613e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006142:	e7aa      	b.n	800609a <_printf_i+0x146>
 8006144:	6923      	ldr	r3, [r4, #16]
 8006146:	4632      	mov	r2, r6
 8006148:	4649      	mov	r1, r9
 800614a:	4640      	mov	r0, r8
 800614c:	47d0      	blx	sl
 800614e:	3001      	adds	r0, #1
 8006150:	d0ad      	beq.n	80060ae <_printf_i+0x15a>
 8006152:	6823      	ldr	r3, [r4, #0]
 8006154:	079b      	lsls	r3, r3, #30
 8006156:	d413      	bmi.n	8006180 <_printf_i+0x22c>
 8006158:	68e0      	ldr	r0, [r4, #12]
 800615a:	9b03      	ldr	r3, [sp, #12]
 800615c:	4298      	cmp	r0, r3
 800615e:	bfb8      	it	lt
 8006160:	4618      	movlt	r0, r3
 8006162:	e7a6      	b.n	80060b2 <_printf_i+0x15e>
 8006164:	2301      	movs	r3, #1
 8006166:	4632      	mov	r2, r6
 8006168:	4649      	mov	r1, r9
 800616a:	4640      	mov	r0, r8
 800616c:	47d0      	blx	sl
 800616e:	3001      	adds	r0, #1
 8006170:	d09d      	beq.n	80060ae <_printf_i+0x15a>
 8006172:	3501      	adds	r5, #1
 8006174:	68e3      	ldr	r3, [r4, #12]
 8006176:	9903      	ldr	r1, [sp, #12]
 8006178:	1a5b      	subs	r3, r3, r1
 800617a:	42ab      	cmp	r3, r5
 800617c:	dcf2      	bgt.n	8006164 <_printf_i+0x210>
 800617e:	e7eb      	b.n	8006158 <_printf_i+0x204>
 8006180:	2500      	movs	r5, #0
 8006182:	f104 0619 	add.w	r6, r4, #25
 8006186:	e7f5      	b.n	8006174 <_printf_i+0x220>
 8006188:	0800863e 	.word	0x0800863e
 800618c:	0800864f 	.word	0x0800864f

08006190 <std>:
 8006190:	2300      	movs	r3, #0
 8006192:	b510      	push	{r4, lr}
 8006194:	4604      	mov	r4, r0
 8006196:	e9c0 3300 	strd	r3, r3, [r0]
 800619a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800619e:	6083      	str	r3, [r0, #8]
 80061a0:	8181      	strh	r1, [r0, #12]
 80061a2:	6643      	str	r3, [r0, #100]	@ 0x64
 80061a4:	81c2      	strh	r2, [r0, #14]
 80061a6:	6183      	str	r3, [r0, #24]
 80061a8:	4619      	mov	r1, r3
 80061aa:	2208      	movs	r2, #8
 80061ac:	305c      	adds	r0, #92	@ 0x5c
 80061ae:	f000 f916 	bl	80063de <memset>
 80061b2:	4b0d      	ldr	r3, [pc, #52]	@ (80061e8 <std+0x58>)
 80061b4:	6263      	str	r3, [r4, #36]	@ 0x24
 80061b6:	4b0d      	ldr	r3, [pc, #52]	@ (80061ec <std+0x5c>)
 80061b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80061ba:	4b0d      	ldr	r3, [pc, #52]	@ (80061f0 <std+0x60>)
 80061bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80061be:	4b0d      	ldr	r3, [pc, #52]	@ (80061f4 <std+0x64>)
 80061c0:	6323      	str	r3, [r4, #48]	@ 0x30
 80061c2:	4b0d      	ldr	r3, [pc, #52]	@ (80061f8 <std+0x68>)
 80061c4:	6224      	str	r4, [r4, #32]
 80061c6:	429c      	cmp	r4, r3
 80061c8:	d006      	beq.n	80061d8 <std+0x48>
 80061ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80061ce:	4294      	cmp	r4, r2
 80061d0:	d002      	beq.n	80061d8 <std+0x48>
 80061d2:	33d0      	adds	r3, #208	@ 0xd0
 80061d4:	429c      	cmp	r4, r3
 80061d6:	d105      	bne.n	80061e4 <std+0x54>
 80061d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80061dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061e0:	f000 b97a 	b.w	80064d8 <__retarget_lock_init_recursive>
 80061e4:	bd10      	pop	{r4, pc}
 80061e6:	bf00      	nop
 80061e8:	08006359 	.word	0x08006359
 80061ec:	0800637b 	.word	0x0800637b
 80061f0:	080063b3 	.word	0x080063b3
 80061f4:	080063d7 	.word	0x080063d7
 80061f8:	200003f0 	.word	0x200003f0

080061fc <stdio_exit_handler>:
 80061fc:	4a02      	ldr	r2, [pc, #8]	@ (8006208 <stdio_exit_handler+0xc>)
 80061fe:	4903      	ldr	r1, [pc, #12]	@ (800620c <stdio_exit_handler+0x10>)
 8006200:	4803      	ldr	r0, [pc, #12]	@ (8006210 <stdio_exit_handler+0x14>)
 8006202:	f000 b869 	b.w	80062d8 <_fwalk_sglue>
 8006206:	bf00      	nop
 8006208:	2000000c 	.word	0x2000000c
 800620c:	08007e3d 	.word	0x08007e3d
 8006210:	2000001c 	.word	0x2000001c

08006214 <cleanup_stdio>:
 8006214:	6841      	ldr	r1, [r0, #4]
 8006216:	4b0c      	ldr	r3, [pc, #48]	@ (8006248 <cleanup_stdio+0x34>)
 8006218:	4299      	cmp	r1, r3
 800621a:	b510      	push	{r4, lr}
 800621c:	4604      	mov	r4, r0
 800621e:	d001      	beq.n	8006224 <cleanup_stdio+0x10>
 8006220:	f001 fe0c 	bl	8007e3c <_fflush_r>
 8006224:	68a1      	ldr	r1, [r4, #8]
 8006226:	4b09      	ldr	r3, [pc, #36]	@ (800624c <cleanup_stdio+0x38>)
 8006228:	4299      	cmp	r1, r3
 800622a:	d002      	beq.n	8006232 <cleanup_stdio+0x1e>
 800622c:	4620      	mov	r0, r4
 800622e:	f001 fe05 	bl	8007e3c <_fflush_r>
 8006232:	68e1      	ldr	r1, [r4, #12]
 8006234:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <cleanup_stdio+0x3c>)
 8006236:	4299      	cmp	r1, r3
 8006238:	d004      	beq.n	8006244 <cleanup_stdio+0x30>
 800623a:	4620      	mov	r0, r4
 800623c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006240:	f001 bdfc 	b.w	8007e3c <_fflush_r>
 8006244:	bd10      	pop	{r4, pc}
 8006246:	bf00      	nop
 8006248:	200003f0 	.word	0x200003f0
 800624c:	20000458 	.word	0x20000458
 8006250:	200004c0 	.word	0x200004c0

08006254 <global_stdio_init.part.0>:
 8006254:	b510      	push	{r4, lr}
 8006256:	4b0b      	ldr	r3, [pc, #44]	@ (8006284 <global_stdio_init.part.0+0x30>)
 8006258:	4c0b      	ldr	r4, [pc, #44]	@ (8006288 <global_stdio_init.part.0+0x34>)
 800625a:	4a0c      	ldr	r2, [pc, #48]	@ (800628c <global_stdio_init.part.0+0x38>)
 800625c:	601a      	str	r2, [r3, #0]
 800625e:	4620      	mov	r0, r4
 8006260:	2200      	movs	r2, #0
 8006262:	2104      	movs	r1, #4
 8006264:	f7ff ff94 	bl	8006190 <std>
 8006268:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800626c:	2201      	movs	r2, #1
 800626e:	2109      	movs	r1, #9
 8006270:	f7ff ff8e 	bl	8006190 <std>
 8006274:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006278:	2202      	movs	r2, #2
 800627a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800627e:	2112      	movs	r1, #18
 8006280:	f7ff bf86 	b.w	8006190 <std>
 8006284:	20000528 	.word	0x20000528
 8006288:	200003f0 	.word	0x200003f0
 800628c:	080061fd 	.word	0x080061fd

08006290 <__sfp_lock_acquire>:
 8006290:	4801      	ldr	r0, [pc, #4]	@ (8006298 <__sfp_lock_acquire+0x8>)
 8006292:	f000 b922 	b.w	80064da <__retarget_lock_acquire_recursive>
 8006296:	bf00      	nop
 8006298:	20000531 	.word	0x20000531

0800629c <__sfp_lock_release>:
 800629c:	4801      	ldr	r0, [pc, #4]	@ (80062a4 <__sfp_lock_release+0x8>)
 800629e:	f000 b91d 	b.w	80064dc <__retarget_lock_release_recursive>
 80062a2:	bf00      	nop
 80062a4:	20000531 	.word	0x20000531

080062a8 <__sinit>:
 80062a8:	b510      	push	{r4, lr}
 80062aa:	4604      	mov	r4, r0
 80062ac:	f7ff fff0 	bl	8006290 <__sfp_lock_acquire>
 80062b0:	6a23      	ldr	r3, [r4, #32]
 80062b2:	b11b      	cbz	r3, 80062bc <__sinit+0x14>
 80062b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b8:	f7ff bff0 	b.w	800629c <__sfp_lock_release>
 80062bc:	4b04      	ldr	r3, [pc, #16]	@ (80062d0 <__sinit+0x28>)
 80062be:	6223      	str	r3, [r4, #32]
 80062c0:	4b04      	ldr	r3, [pc, #16]	@ (80062d4 <__sinit+0x2c>)
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d1f5      	bne.n	80062b4 <__sinit+0xc>
 80062c8:	f7ff ffc4 	bl	8006254 <global_stdio_init.part.0>
 80062cc:	e7f2      	b.n	80062b4 <__sinit+0xc>
 80062ce:	bf00      	nop
 80062d0:	08006215 	.word	0x08006215
 80062d4:	20000528 	.word	0x20000528

080062d8 <_fwalk_sglue>:
 80062d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062dc:	4607      	mov	r7, r0
 80062de:	4688      	mov	r8, r1
 80062e0:	4614      	mov	r4, r2
 80062e2:	2600      	movs	r6, #0
 80062e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80062e8:	f1b9 0901 	subs.w	r9, r9, #1
 80062ec:	d505      	bpl.n	80062fa <_fwalk_sglue+0x22>
 80062ee:	6824      	ldr	r4, [r4, #0]
 80062f0:	2c00      	cmp	r4, #0
 80062f2:	d1f7      	bne.n	80062e4 <_fwalk_sglue+0xc>
 80062f4:	4630      	mov	r0, r6
 80062f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062fa:	89ab      	ldrh	r3, [r5, #12]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d907      	bls.n	8006310 <_fwalk_sglue+0x38>
 8006300:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006304:	3301      	adds	r3, #1
 8006306:	d003      	beq.n	8006310 <_fwalk_sglue+0x38>
 8006308:	4629      	mov	r1, r5
 800630a:	4638      	mov	r0, r7
 800630c:	47c0      	blx	r8
 800630e:	4306      	orrs	r6, r0
 8006310:	3568      	adds	r5, #104	@ 0x68
 8006312:	e7e9      	b.n	80062e8 <_fwalk_sglue+0x10>

08006314 <siprintf>:
 8006314:	b40e      	push	{r1, r2, r3}
 8006316:	b510      	push	{r4, lr}
 8006318:	b09d      	sub	sp, #116	@ 0x74
 800631a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800631c:	9002      	str	r0, [sp, #8]
 800631e:	9006      	str	r0, [sp, #24]
 8006320:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006324:	480a      	ldr	r0, [pc, #40]	@ (8006350 <siprintf+0x3c>)
 8006326:	9107      	str	r1, [sp, #28]
 8006328:	9104      	str	r1, [sp, #16]
 800632a:	490a      	ldr	r1, [pc, #40]	@ (8006354 <siprintf+0x40>)
 800632c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006330:	9105      	str	r1, [sp, #20]
 8006332:	2400      	movs	r4, #0
 8006334:	a902      	add	r1, sp, #8
 8006336:	6800      	ldr	r0, [r0, #0]
 8006338:	9301      	str	r3, [sp, #4]
 800633a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800633c:	f001 fbfe 	bl	8007b3c <_svfiprintf_r>
 8006340:	9b02      	ldr	r3, [sp, #8]
 8006342:	701c      	strb	r4, [r3, #0]
 8006344:	b01d      	add	sp, #116	@ 0x74
 8006346:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800634a:	b003      	add	sp, #12
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	20000018 	.word	0x20000018
 8006354:	ffff0208 	.word	0xffff0208

08006358 <__sread>:
 8006358:	b510      	push	{r4, lr}
 800635a:	460c      	mov	r4, r1
 800635c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006360:	f000 f86c 	bl	800643c <_read_r>
 8006364:	2800      	cmp	r0, #0
 8006366:	bfab      	itete	ge
 8006368:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800636a:	89a3      	ldrhlt	r3, [r4, #12]
 800636c:	181b      	addge	r3, r3, r0
 800636e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006372:	bfac      	ite	ge
 8006374:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006376:	81a3      	strhlt	r3, [r4, #12]
 8006378:	bd10      	pop	{r4, pc}

0800637a <__swrite>:
 800637a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800637e:	461f      	mov	r7, r3
 8006380:	898b      	ldrh	r3, [r1, #12]
 8006382:	05db      	lsls	r3, r3, #23
 8006384:	4605      	mov	r5, r0
 8006386:	460c      	mov	r4, r1
 8006388:	4616      	mov	r6, r2
 800638a:	d505      	bpl.n	8006398 <__swrite+0x1e>
 800638c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006390:	2302      	movs	r3, #2
 8006392:	2200      	movs	r2, #0
 8006394:	f000 f840 	bl	8006418 <_lseek_r>
 8006398:	89a3      	ldrh	r3, [r4, #12]
 800639a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800639e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80063a2:	81a3      	strh	r3, [r4, #12]
 80063a4:	4632      	mov	r2, r6
 80063a6:	463b      	mov	r3, r7
 80063a8:	4628      	mov	r0, r5
 80063aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063ae:	f000 b857 	b.w	8006460 <_write_r>

080063b2 <__sseek>:
 80063b2:	b510      	push	{r4, lr}
 80063b4:	460c      	mov	r4, r1
 80063b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063ba:	f000 f82d 	bl	8006418 <_lseek_r>
 80063be:	1c43      	adds	r3, r0, #1
 80063c0:	89a3      	ldrh	r3, [r4, #12]
 80063c2:	bf15      	itete	ne
 80063c4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80063c6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80063ca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80063ce:	81a3      	strheq	r3, [r4, #12]
 80063d0:	bf18      	it	ne
 80063d2:	81a3      	strhne	r3, [r4, #12]
 80063d4:	bd10      	pop	{r4, pc}

080063d6 <__sclose>:
 80063d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063da:	f000 b80d 	b.w	80063f8 <_close_r>

080063de <memset>:
 80063de:	4402      	add	r2, r0
 80063e0:	4603      	mov	r3, r0
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d100      	bne.n	80063e8 <memset+0xa>
 80063e6:	4770      	bx	lr
 80063e8:	f803 1b01 	strb.w	r1, [r3], #1
 80063ec:	e7f9      	b.n	80063e2 <memset+0x4>
	...

080063f0 <_localeconv_r>:
 80063f0:	4800      	ldr	r0, [pc, #0]	@ (80063f4 <_localeconv_r+0x4>)
 80063f2:	4770      	bx	lr
 80063f4:	20000158 	.word	0x20000158

080063f8 <_close_r>:
 80063f8:	b538      	push	{r3, r4, r5, lr}
 80063fa:	4d06      	ldr	r5, [pc, #24]	@ (8006414 <_close_r+0x1c>)
 80063fc:	2300      	movs	r3, #0
 80063fe:	4604      	mov	r4, r0
 8006400:	4608      	mov	r0, r1
 8006402:	602b      	str	r3, [r5, #0]
 8006404:	f7fb fe2a 	bl	800205c <_close>
 8006408:	1c43      	adds	r3, r0, #1
 800640a:	d102      	bne.n	8006412 <_close_r+0x1a>
 800640c:	682b      	ldr	r3, [r5, #0]
 800640e:	b103      	cbz	r3, 8006412 <_close_r+0x1a>
 8006410:	6023      	str	r3, [r4, #0]
 8006412:	bd38      	pop	{r3, r4, r5, pc}
 8006414:	2000052c 	.word	0x2000052c

08006418 <_lseek_r>:
 8006418:	b538      	push	{r3, r4, r5, lr}
 800641a:	4d07      	ldr	r5, [pc, #28]	@ (8006438 <_lseek_r+0x20>)
 800641c:	4604      	mov	r4, r0
 800641e:	4608      	mov	r0, r1
 8006420:	4611      	mov	r1, r2
 8006422:	2200      	movs	r2, #0
 8006424:	602a      	str	r2, [r5, #0]
 8006426:	461a      	mov	r2, r3
 8006428:	f7fb fe3f 	bl	80020aa <_lseek>
 800642c:	1c43      	adds	r3, r0, #1
 800642e:	d102      	bne.n	8006436 <_lseek_r+0x1e>
 8006430:	682b      	ldr	r3, [r5, #0]
 8006432:	b103      	cbz	r3, 8006436 <_lseek_r+0x1e>
 8006434:	6023      	str	r3, [r4, #0]
 8006436:	bd38      	pop	{r3, r4, r5, pc}
 8006438:	2000052c 	.word	0x2000052c

0800643c <_read_r>:
 800643c:	b538      	push	{r3, r4, r5, lr}
 800643e:	4d07      	ldr	r5, [pc, #28]	@ (800645c <_read_r+0x20>)
 8006440:	4604      	mov	r4, r0
 8006442:	4608      	mov	r0, r1
 8006444:	4611      	mov	r1, r2
 8006446:	2200      	movs	r2, #0
 8006448:	602a      	str	r2, [r5, #0]
 800644a:	461a      	mov	r2, r3
 800644c:	f7fb fdcd 	bl	8001fea <_read>
 8006450:	1c43      	adds	r3, r0, #1
 8006452:	d102      	bne.n	800645a <_read_r+0x1e>
 8006454:	682b      	ldr	r3, [r5, #0]
 8006456:	b103      	cbz	r3, 800645a <_read_r+0x1e>
 8006458:	6023      	str	r3, [r4, #0]
 800645a:	bd38      	pop	{r3, r4, r5, pc}
 800645c:	2000052c 	.word	0x2000052c

08006460 <_write_r>:
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	4d07      	ldr	r5, [pc, #28]	@ (8006480 <_write_r+0x20>)
 8006464:	4604      	mov	r4, r0
 8006466:	4608      	mov	r0, r1
 8006468:	4611      	mov	r1, r2
 800646a:	2200      	movs	r2, #0
 800646c:	602a      	str	r2, [r5, #0]
 800646e:	461a      	mov	r2, r3
 8006470:	f7fb fdd8 	bl	8002024 <_write>
 8006474:	1c43      	adds	r3, r0, #1
 8006476:	d102      	bne.n	800647e <_write_r+0x1e>
 8006478:	682b      	ldr	r3, [r5, #0]
 800647a:	b103      	cbz	r3, 800647e <_write_r+0x1e>
 800647c:	6023      	str	r3, [r4, #0]
 800647e:	bd38      	pop	{r3, r4, r5, pc}
 8006480:	2000052c 	.word	0x2000052c

08006484 <__errno>:
 8006484:	4b01      	ldr	r3, [pc, #4]	@ (800648c <__errno+0x8>)
 8006486:	6818      	ldr	r0, [r3, #0]
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	20000018 	.word	0x20000018

08006490 <__libc_init_array>:
 8006490:	b570      	push	{r4, r5, r6, lr}
 8006492:	4d0d      	ldr	r5, [pc, #52]	@ (80064c8 <__libc_init_array+0x38>)
 8006494:	4c0d      	ldr	r4, [pc, #52]	@ (80064cc <__libc_init_array+0x3c>)
 8006496:	1b64      	subs	r4, r4, r5
 8006498:	10a4      	asrs	r4, r4, #2
 800649a:	2600      	movs	r6, #0
 800649c:	42a6      	cmp	r6, r4
 800649e:	d109      	bne.n	80064b4 <__libc_init_array+0x24>
 80064a0:	4d0b      	ldr	r5, [pc, #44]	@ (80064d0 <__libc_init_array+0x40>)
 80064a2:	4c0c      	ldr	r4, [pc, #48]	@ (80064d4 <__libc_init_array+0x44>)
 80064a4:	f002 f868 	bl	8008578 <_init>
 80064a8:	1b64      	subs	r4, r4, r5
 80064aa:	10a4      	asrs	r4, r4, #2
 80064ac:	2600      	movs	r6, #0
 80064ae:	42a6      	cmp	r6, r4
 80064b0:	d105      	bne.n	80064be <__libc_init_array+0x2e>
 80064b2:	bd70      	pop	{r4, r5, r6, pc}
 80064b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064b8:	4798      	blx	r3
 80064ba:	3601      	adds	r6, #1
 80064bc:	e7ee      	b.n	800649c <__libc_init_array+0xc>
 80064be:	f855 3b04 	ldr.w	r3, [r5], #4
 80064c2:	4798      	blx	r3
 80064c4:	3601      	adds	r6, #1
 80064c6:	e7f2      	b.n	80064ae <__libc_init_array+0x1e>
 80064c8:	080089ac 	.word	0x080089ac
 80064cc:	080089ac 	.word	0x080089ac
 80064d0:	080089ac 	.word	0x080089ac
 80064d4:	080089b0 	.word	0x080089b0

080064d8 <__retarget_lock_init_recursive>:
 80064d8:	4770      	bx	lr

080064da <__retarget_lock_acquire_recursive>:
 80064da:	4770      	bx	lr

080064dc <__retarget_lock_release_recursive>:
 80064dc:	4770      	bx	lr

080064de <quorem>:
 80064de:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e2:	6903      	ldr	r3, [r0, #16]
 80064e4:	690c      	ldr	r4, [r1, #16]
 80064e6:	42a3      	cmp	r3, r4
 80064e8:	4607      	mov	r7, r0
 80064ea:	db7e      	blt.n	80065ea <quorem+0x10c>
 80064ec:	3c01      	subs	r4, #1
 80064ee:	f101 0814 	add.w	r8, r1, #20
 80064f2:	00a3      	lsls	r3, r4, #2
 80064f4:	f100 0514 	add.w	r5, r0, #20
 80064f8:	9300      	str	r3, [sp, #0]
 80064fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064fe:	9301      	str	r3, [sp, #4]
 8006500:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006504:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006508:	3301      	adds	r3, #1
 800650a:	429a      	cmp	r2, r3
 800650c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006510:	fbb2 f6f3 	udiv	r6, r2, r3
 8006514:	d32e      	bcc.n	8006574 <quorem+0x96>
 8006516:	f04f 0a00 	mov.w	sl, #0
 800651a:	46c4      	mov	ip, r8
 800651c:	46ae      	mov	lr, r5
 800651e:	46d3      	mov	fp, sl
 8006520:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006524:	b298      	uxth	r0, r3
 8006526:	fb06 a000 	mla	r0, r6, r0, sl
 800652a:	0c02      	lsrs	r2, r0, #16
 800652c:	0c1b      	lsrs	r3, r3, #16
 800652e:	fb06 2303 	mla	r3, r6, r3, r2
 8006532:	f8de 2000 	ldr.w	r2, [lr]
 8006536:	b280      	uxth	r0, r0
 8006538:	b292      	uxth	r2, r2
 800653a:	1a12      	subs	r2, r2, r0
 800653c:	445a      	add	r2, fp
 800653e:	f8de 0000 	ldr.w	r0, [lr]
 8006542:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006546:	b29b      	uxth	r3, r3
 8006548:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800654c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006550:	b292      	uxth	r2, r2
 8006552:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006556:	45e1      	cmp	r9, ip
 8006558:	f84e 2b04 	str.w	r2, [lr], #4
 800655c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006560:	d2de      	bcs.n	8006520 <quorem+0x42>
 8006562:	9b00      	ldr	r3, [sp, #0]
 8006564:	58eb      	ldr	r3, [r5, r3]
 8006566:	b92b      	cbnz	r3, 8006574 <quorem+0x96>
 8006568:	9b01      	ldr	r3, [sp, #4]
 800656a:	3b04      	subs	r3, #4
 800656c:	429d      	cmp	r5, r3
 800656e:	461a      	mov	r2, r3
 8006570:	d32f      	bcc.n	80065d2 <quorem+0xf4>
 8006572:	613c      	str	r4, [r7, #16]
 8006574:	4638      	mov	r0, r7
 8006576:	f001 f97d 	bl	8007874 <__mcmp>
 800657a:	2800      	cmp	r0, #0
 800657c:	db25      	blt.n	80065ca <quorem+0xec>
 800657e:	4629      	mov	r1, r5
 8006580:	2000      	movs	r0, #0
 8006582:	f858 2b04 	ldr.w	r2, [r8], #4
 8006586:	f8d1 c000 	ldr.w	ip, [r1]
 800658a:	fa1f fe82 	uxth.w	lr, r2
 800658e:	fa1f f38c 	uxth.w	r3, ip
 8006592:	eba3 030e 	sub.w	r3, r3, lr
 8006596:	4403      	add	r3, r0
 8006598:	0c12      	lsrs	r2, r2, #16
 800659a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800659e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80065a2:	b29b      	uxth	r3, r3
 80065a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065a8:	45c1      	cmp	r9, r8
 80065aa:	f841 3b04 	str.w	r3, [r1], #4
 80065ae:	ea4f 4022 	mov.w	r0, r2, asr #16
 80065b2:	d2e6      	bcs.n	8006582 <quorem+0xa4>
 80065b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065bc:	b922      	cbnz	r2, 80065c8 <quorem+0xea>
 80065be:	3b04      	subs	r3, #4
 80065c0:	429d      	cmp	r5, r3
 80065c2:	461a      	mov	r2, r3
 80065c4:	d30b      	bcc.n	80065de <quorem+0x100>
 80065c6:	613c      	str	r4, [r7, #16]
 80065c8:	3601      	adds	r6, #1
 80065ca:	4630      	mov	r0, r6
 80065cc:	b003      	add	sp, #12
 80065ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065d2:	6812      	ldr	r2, [r2, #0]
 80065d4:	3b04      	subs	r3, #4
 80065d6:	2a00      	cmp	r2, #0
 80065d8:	d1cb      	bne.n	8006572 <quorem+0x94>
 80065da:	3c01      	subs	r4, #1
 80065dc:	e7c6      	b.n	800656c <quorem+0x8e>
 80065de:	6812      	ldr	r2, [r2, #0]
 80065e0:	3b04      	subs	r3, #4
 80065e2:	2a00      	cmp	r2, #0
 80065e4:	d1ef      	bne.n	80065c6 <quorem+0xe8>
 80065e6:	3c01      	subs	r4, #1
 80065e8:	e7ea      	b.n	80065c0 <quorem+0xe2>
 80065ea:	2000      	movs	r0, #0
 80065ec:	e7ee      	b.n	80065cc <quorem+0xee>
	...

080065f0 <_dtoa_r>:
 80065f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f4:	69c7      	ldr	r7, [r0, #28]
 80065f6:	b097      	sub	sp, #92	@ 0x5c
 80065f8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80065fc:	ec55 4b10 	vmov	r4, r5, d0
 8006600:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006602:	9107      	str	r1, [sp, #28]
 8006604:	4681      	mov	r9, r0
 8006606:	920c      	str	r2, [sp, #48]	@ 0x30
 8006608:	9311      	str	r3, [sp, #68]	@ 0x44
 800660a:	b97f      	cbnz	r7, 800662c <_dtoa_r+0x3c>
 800660c:	2010      	movs	r0, #16
 800660e:	f000 fe09 	bl	8007224 <malloc>
 8006612:	4602      	mov	r2, r0
 8006614:	f8c9 001c 	str.w	r0, [r9, #28]
 8006618:	b920      	cbnz	r0, 8006624 <_dtoa_r+0x34>
 800661a:	4ba9      	ldr	r3, [pc, #676]	@ (80068c0 <_dtoa_r+0x2d0>)
 800661c:	21ef      	movs	r1, #239	@ 0xef
 800661e:	48a9      	ldr	r0, [pc, #676]	@ (80068c4 <_dtoa_r+0x2d4>)
 8006620:	f001 fc6c 	bl	8007efc <__assert_func>
 8006624:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006628:	6007      	str	r7, [r0, #0]
 800662a:	60c7      	str	r7, [r0, #12]
 800662c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006630:	6819      	ldr	r1, [r3, #0]
 8006632:	b159      	cbz	r1, 800664c <_dtoa_r+0x5c>
 8006634:	685a      	ldr	r2, [r3, #4]
 8006636:	604a      	str	r2, [r1, #4]
 8006638:	2301      	movs	r3, #1
 800663a:	4093      	lsls	r3, r2
 800663c:	608b      	str	r3, [r1, #8]
 800663e:	4648      	mov	r0, r9
 8006640:	f000 fee6 	bl	8007410 <_Bfree>
 8006644:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006648:	2200      	movs	r2, #0
 800664a:	601a      	str	r2, [r3, #0]
 800664c:	1e2b      	subs	r3, r5, #0
 800664e:	bfb9      	ittee	lt
 8006650:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006654:	9305      	strlt	r3, [sp, #20]
 8006656:	2300      	movge	r3, #0
 8006658:	6033      	strge	r3, [r6, #0]
 800665a:	9f05      	ldr	r7, [sp, #20]
 800665c:	4b9a      	ldr	r3, [pc, #616]	@ (80068c8 <_dtoa_r+0x2d8>)
 800665e:	bfbc      	itt	lt
 8006660:	2201      	movlt	r2, #1
 8006662:	6032      	strlt	r2, [r6, #0]
 8006664:	43bb      	bics	r3, r7
 8006666:	d112      	bne.n	800668e <_dtoa_r+0x9e>
 8006668:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800666a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800666e:	6013      	str	r3, [r2, #0]
 8006670:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006674:	4323      	orrs	r3, r4
 8006676:	f000 855a 	beq.w	800712e <_dtoa_r+0xb3e>
 800667a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800667c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80068dc <_dtoa_r+0x2ec>
 8006680:	2b00      	cmp	r3, #0
 8006682:	f000 855c 	beq.w	800713e <_dtoa_r+0xb4e>
 8006686:	f10a 0303 	add.w	r3, sl, #3
 800668a:	f000 bd56 	b.w	800713a <_dtoa_r+0xb4a>
 800668e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006692:	2200      	movs	r2, #0
 8006694:	ec51 0b17 	vmov	r0, r1, d7
 8006698:	2300      	movs	r3, #0
 800669a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800669e:	f7fa fa1b 	bl	8000ad8 <__aeabi_dcmpeq>
 80066a2:	4680      	mov	r8, r0
 80066a4:	b158      	cbz	r0, 80066be <_dtoa_r+0xce>
 80066a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80066a8:	2301      	movs	r3, #1
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80066ae:	b113      	cbz	r3, 80066b6 <_dtoa_r+0xc6>
 80066b0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80066b2:	4b86      	ldr	r3, [pc, #536]	@ (80068cc <_dtoa_r+0x2dc>)
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80068e0 <_dtoa_r+0x2f0>
 80066ba:	f000 bd40 	b.w	800713e <_dtoa_r+0xb4e>
 80066be:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80066c2:	aa14      	add	r2, sp, #80	@ 0x50
 80066c4:	a915      	add	r1, sp, #84	@ 0x54
 80066c6:	4648      	mov	r0, r9
 80066c8:	f001 f984 	bl	80079d4 <__d2b>
 80066cc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80066d0:	9002      	str	r0, [sp, #8]
 80066d2:	2e00      	cmp	r6, #0
 80066d4:	d078      	beq.n	80067c8 <_dtoa_r+0x1d8>
 80066d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066d8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80066dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80066e4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80066e8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80066ec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80066f0:	4619      	mov	r1, r3
 80066f2:	2200      	movs	r2, #0
 80066f4:	4b76      	ldr	r3, [pc, #472]	@ (80068d0 <_dtoa_r+0x2e0>)
 80066f6:	f7f9 fdcf 	bl	8000298 <__aeabi_dsub>
 80066fa:	a36b      	add	r3, pc, #428	@ (adr r3, 80068a8 <_dtoa_r+0x2b8>)
 80066fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006700:	f7f9 ff82 	bl	8000608 <__aeabi_dmul>
 8006704:	a36a      	add	r3, pc, #424	@ (adr r3, 80068b0 <_dtoa_r+0x2c0>)
 8006706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670a:	f7f9 fdc7 	bl	800029c <__adddf3>
 800670e:	4604      	mov	r4, r0
 8006710:	4630      	mov	r0, r6
 8006712:	460d      	mov	r5, r1
 8006714:	f7f9 ff0e 	bl	8000534 <__aeabi_i2d>
 8006718:	a367      	add	r3, pc, #412	@ (adr r3, 80068b8 <_dtoa_r+0x2c8>)
 800671a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800671e:	f7f9 ff73 	bl	8000608 <__aeabi_dmul>
 8006722:	4602      	mov	r2, r0
 8006724:	460b      	mov	r3, r1
 8006726:	4620      	mov	r0, r4
 8006728:	4629      	mov	r1, r5
 800672a:	f7f9 fdb7 	bl	800029c <__adddf3>
 800672e:	4604      	mov	r4, r0
 8006730:	460d      	mov	r5, r1
 8006732:	f7fa fa19 	bl	8000b68 <__aeabi_d2iz>
 8006736:	2200      	movs	r2, #0
 8006738:	4607      	mov	r7, r0
 800673a:	2300      	movs	r3, #0
 800673c:	4620      	mov	r0, r4
 800673e:	4629      	mov	r1, r5
 8006740:	f7fa f9d4 	bl	8000aec <__aeabi_dcmplt>
 8006744:	b140      	cbz	r0, 8006758 <_dtoa_r+0x168>
 8006746:	4638      	mov	r0, r7
 8006748:	f7f9 fef4 	bl	8000534 <__aeabi_i2d>
 800674c:	4622      	mov	r2, r4
 800674e:	462b      	mov	r3, r5
 8006750:	f7fa f9c2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006754:	b900      	cbnz	r0, 8006758 <_dtoa_r+0x168>
 8006756:	3f01      	subs	r7, #1
 8006758:	2f16      	cmp	r7, #22
 800675a:	d852      	bhi.n	8006802 <_dtoa_r+0x212>
 800675c:	4b5d      	ldr	r3, [pc, #372]	@ (80068d4 <_dtoa_r+0x2e4>)
 800675e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006766:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800676a:	f7fa f9bf 	bl	8000aec <__aeabi_dcmplt>
 800676e:	2800      	cmp	r0, #0
 8006770:	d049      	beq.n	8006806 <_dtoa_r+0x216>
 8006772:	3f01      	subs	r7, #1
 8006774:	2300      	movs	r3, #0
 8006776:	9310      	str	r3, [sp, #64]	@ 0x40
 8006778:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800677a:	1b9b      	subs	r3, r3, r6
 800677c:	1e5a      	subs	r2, r3, #1
 800677e:	bf45      	ittet	mi
 8006780:	f1c3 0301 	rsbmi	r3, r3, #1
 8006784:	9300      	strmi	r3, [sp, #0]
 8006786:	2300      	movpl	r3, #0
 8006788:	2300      	movmi	r3, #0
 800678a:	9206      	str	r2, [sp, #24]
 800678c:	bf54      	ite	pl
 800678e:	9300      	strpl	r3, [sp, #0]
 8006790:	9306      	strmi	r3, [sp, #24]
 8006792:	2f00      	cmp	r7, #0
 8006794:	db39      	blt.n	800680a <_dtoa_r+0x21a>
 8006796:	9b06      	ldr	r3, [sp, #24]
 8006798:	970d      	str	r7, [sp, #52]	@ 0x34
 800679a:	443b      	add	r3, r7
 800679c:	9306      	str	r3, [sp, #24]
 800679e:	2300      	movs	r3, #0
 80067a0:	9308      	str	r3, [sp, #32]
 80067a2:	9b07      	ldr	r3, [sp, #28]
 80067a4:	2b09      	cmp	r3, #9
 80067a6:	d863      	bhi.n	8006870 <_dtoa_r+0x280>
 80067a8:	2b05      	cmp	r3, #5
 80067aa:	bfc4      	itt	gt
 80067ac:	3b04      	subgt	r3, #4
 80067ae:	9307      	strgt	r3, [sp, #28]
 80067b0:	9b07      	ldr	r3, [sp, #28]
 80067b2:	f1a3 0302 	sub.w	r3, r3, #2
 80067b6:	bfcc      	ite	gt
 80067b8:	2400      	movgt	r4, #0
 80067ba:	2401      	movle	r4, #1
 80067bc:	2b03      	cmp	r3, #3
 80067be:	d863      	bhi.n	8006888 <_dtoa_r+0x298>
 80067c0:	e8df f003 	tbb	[pc, r3]
 80067c4:	2b375452 	.word	0x2b375452
 80067c8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80067cc:	441e      	add	r6, r3
 80067ce:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80067d2:	2b20      	cmp	r3, #32
 80067d4:	bfc1      	itttt	gt
 80067d6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80067da:	409f      	lslgt	r7, r3
 80067dc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80067e0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80067e4:	bfd6      	itet	le
 80067e6:	f1c3 0320 	rsble	r3, r3, #32
 80067ea:	ea47 0003 	orrgt.w	r0, r7, r3
 80067ee:	fa04 f003 	lslle.w	r0, r4, r3
 80067f2:	f7f9 fe8f 	bl	8000514 <__aeabi_ui2d>
 80067f6:	2201      	movs	r2, #1
 80067f8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80067fc:	3e01      	subs	r6, #1
 80067fe:	9212      	str	r2, [sp, #72]	@ 0x48
 8006800:	e776      	b.n	80066f0 <_dtoa_r+0x100>
 8006802:	2301      	movs	r3, #1
 8006804:	e7b7      	b.n	8006776 <_dtoa_r+0x186>
 8006806:	9010      	str	r0, [sp, #64]	@ 0x40
 8006808:	e7b6      	b.n	8006778 <_dtoa_r+0x188>
 800680a:	9b00      	ldr	r3, [sp, #0]
 800680c:	1bdb      	subs	r3, r3, r7
 800680e:	9300      	str	r3, [sp, #0]
 8006810:	427b      	negs	r3, r7
 8006812:	9308      	str	r3, [sp, #32]
 8006814:	2300      	movs	r3, #0
 8006816:	930d      	str	r3, [sp, #52]	@ 0x34
 8006818:	e7c3      	b.n	80067a2 <_dtoa_r+0x1b2>
 800681a:	2301      	movs	r3, #1
 800681c:	9309      	str	r3, [sp, #36]	@ 0x24
 800681e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006820:	eb07 0b03 	add.w	fp, r7, r3
 8006824:	f10b 0301 	add.w	r3, fp, #1
 8006828:	2b01      	cmp	r3, #1
 800682a:	9303      	str	r3, [sp, #12]
 800682c:	bfb8      	it	lt
 800682e:	2301      	movlt	r3, #1
 8006830:	e006      	b.n	8006840 <_dtoa_r+0x250>
 8006832:	2301      	movs	r3, #1
 8006834:	9309      	str	r3, [sp, #36]	@ 0x24
 8006836:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006838:	2b00      	cmp	r3, #0
 800683a:	dd28      	ble.n	800688e <_dtoa_r+0x29e>
 800683c:	469b      	mov	fp, r3
 800683e:	9303      	str	r3, [sp, #12]
 8006840:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006844:	2100      	movs	r1, #0
 8006846:	2204      	movs	r2, #4
 8006848:	f102 0514 	add.w	r5, r2, #20
 800684c:	429d      	cmp	r5, r3
 800684e:	d926      	bls.n	800689e <_dtoa_r+0x2ae>
 8006850:	6041      	str	r1, [r0, #4]
 8006852:	4648      	mov	r0, r9
 8006854:	f000 fd9c 	bl	8007390 <_Balloc>
 8006858:	4682      	mov	sl, r0
 800685a:	2800      	cmp	r0, #0
 800685c:	d142      	bne.n	80068e4 <_dtoa_r+0x2f4>
 800685e:	4b1e      	ldr	r3, [pc, #120]	@ (80068d8 <_dtoa_r+0x2e8>)
 8006860:	4602      	mov	r2, r0
 8006862:	f240 11af 	movw	r1, #431	@ 0x1af
 8006866:	e6da      	b.n	800661e <_dtoa_r+0x2e>
 8006868:	2300      	movs	r3, #0
 800686a:	e7e3      	b.n	8006834 <_dtoa_r+0x244>
 800686c:	2300      	movs	r3, #0
 800686e:	e7d5      	b.n	800681c <_dtoa_r+0x22c>
 8006870:	2401      	movs	r4, #1
 8006872:	2300      	movs	r3, #0
 8006874:	9307      	str	r3, [sp, #28]
 8006876:	9409      	str	r4, [sp, #36]	@ 0x24
 8006878:	f04f 3bff 	mov.w	fp, #4294967295
 800687c:	2200      	movs	r2, #0
 800687e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006882:	2312      	movs	r3, #18
 8006884:	920c      	str	r2, [sp, #48]	@ 0x30
 8006886:	e7db      	b.n	8006840 <_dtoa_r+0x250>
 8006888:	2301      	movs	r3, #1
 800688a:	9309      	str	r3, [sp, #36]	@ 0x24
 800688c:	e7f4      	b.n	8006878 <_dtoa_r+0x288>
 800688e:	f04f 0b01 	mov.w	fp, #1
 8006892:	f8cd b00c 	str.w	fp, [sp, #12]
 8006896:	465b      	mov	r3, fp
 8006898:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800689c:	e7d0      	b.n	8006840 <_dtoa_r+0x250>
 800689e:	3101      	adds	r1, #1
 80068a0:	0052      	lsls	r2, r2, #1
 80068a2:	e7d1      	b.n	8006848 <_dtoa_r+0x258>
 80068a4:	f3af 8000 	nop.w
 80068a8:	636f4361 	.word	0x636f4361
 80068ac:	3fd287a7 	.word	0x3fd287a7
 80068b0:	8b60c8b3 	.word	0x8b60c8b3
 80068b4:	3fc68a28 	.word	0x3fc68a28
 80068b8:	509f79fb 	.word	0x509f79fb
 80068bc:	3fd34413 	.word	0x3fd34413
 80068c0:	0800866d 	.word	0x0800866d
 80068c4:	08008684 	.word	0x08008684
 80068c8:	7ff00000 	.word	0x7ff00000
 80068cc:	0800863d 	.word	0x0800863d
 80068d0:	3ff80000 	.word	0x3ff80000
 80068d4:	080087d8 	.word	0x080087d8
 80068d8:	080086dc 	.word	0x080086dc
 80068dc:	08008669 	.word	0x08008669
 80068e0:	0800863c 	.word	0x0800863c
 80068e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80068e8:	6018      	str	r0, [r3, #0]
 80068ea:	9b03      	ldr	r3, [sp, #12]
 80068ec:	2b0e      	cmp	r3, #14
 80068ee:	f200 80a1 	bhi.w	8006a34 <_dtoa_r+0x444>
 80068f2:	2c00      	cmp	r4, #0
 80068f4:	f000 809e 	beq.w	8006a34 <_dtoa_r+0x444>
 80068f8:	2f00      	cmp	r7, #0
 80068fa:	dd33      	ble.n	8006964 <_dtoa_r+0x374>
 80068fc:	4b9c      	ldr	r3, [pc, #624]	@ (8006b70 <_dtoa_r+0x580>)
 80068fe:	f007 020f 	and.w	r2, r7, #15
 8006902:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006906:	ed93 7b00 	vldr	d7, [r3]
 800690a:	05f8      	lsls	r0, r7, #23
 800690c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006910:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006914:	d516      	bpl.n	8006944 <_dtoa_r+0x354>
 8006916:	4b97      	ldr	r3, [pc, #604]	@ (8006b74 <_dtoa_r+0x584>)
 8006918:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800691c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006920:	f7f9 ff9c 	bl	800085c <__aeabi_ddiv>
 8006924:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006928:	f004 040f 	and.w	r4, r4, #15
 800692c:	2603      	movs	r6, #3
 800692e:	4d91      	ldr	r5, [pc, #580]	@ (8006b74 <_dtoa_r+0x584>)
 8006930:	b954      	cbnz	r4, 8006948 <_dtoa_r+0x358>
 8006932:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006936:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800693a:	f7f9 ff8f 	bl	800085c <__aeabi_ddiv>
 800693e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006942:	e028      	b.n	8006996 <_dtoa_r+0x3a6>
 8006944:	2602      	movs	r6, #2
 8006946:	e7f2      	b.n	800692e <_dtoa_r+0x33e>
 8006948:	07e1      	lsls	r1, r4, #31
 800694a:	d508      	bpl.n	800695e <_dtoa_r+0x36e>
 800694c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006950:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006954:	f7f9 fe58 	bl	8000608 <__aeabi_dmul>
 8006958:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800695c:	3601      	adds	r6, #1
 800695e:	1064      	asrs	r4, r4, #1
 8006960:	3508      	adds	r5, #8
 8006962:	e7e5      	b.n	8006930 <_dtoa_r+0x340>
 8006964:	f000 80af 	beq.w	8006ac6 <_dtoa_r+0x4d6>
 8006968:	427c      	negs	r4, r7
 800696a:	4b81      	ldr	r3, [pc, #516]	@ (8006b70 <_dtoa_r+0x580>)
 800696c:	4d81      	ldr	r5, [pc, #516]	@ (8006b74 <_dtoa_r+0x584>)
 800696e:	f004 020f 	and.w	r2, r4, #15
 8006972:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800697e:	f7f9 fe43 	bl	8000608 <__aeabi_dmul>
 8006982:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006986:	1124      	asrs	r4, r4, #4
 8006988:	2300      	movs	r3, #0
 800698a:	2602      	movs	r6, #2
 800698c:	2c00      	cmp	r4, #0
 800698e:	f040 808f 	bne.w	8006ab0 <_dtoa_r+0x4c0>
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1d3      	bne.n	800693e <_dtoa_r+0x34e>
 8006996:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006998:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800699c:	2b00      	cmp	r3, #0
 800699e:	f000 8094 	beq.w	8006aca <_dtoa_r+0x4da>
 80069a2:	4b75      	ldr	r3, [pc, #468]	@ (8006b78 <_dtoa_r+0x588>)
 80069a4:	2200      	movs	r2, #0
 80069a6:	4620      	mov	r0, r4
 80069a8:	4629      	mov	r1, r5
 80069aa:	f7fa f89f 	bl	8000aec <__aeabi_dcmplt>
 80069ae:	2800      	cmp	r0, #0
 80069b0:	f000 808b 	beq.w	8006aca <_dtoa_r+0x4da>
 80069b4:	9b03      	ldr	r3, [sp, #12]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	f000 8087 	beq.w	8006aca <_dtoa_r+0x4da>
 80069bc:	f1bb 0f00 	cmp.w	fp, #0
 80069c0:	dd34      	ble.n	8006a2c <_dtoa_r+0x43c>
 80069c2:	4620      	mov	r0, r4
 80069c4:	4b6d      	ldr	r3, [pc, #436]	@ (8006b7c <_dtoa_r+0x58c>)
 80069c6:	2200      	movs	r2, #0
 80069c8:	4629      	mov	r1, r5
 80069ca:	f7f9 fe1d 	bl	8000608 <__aeabi_dmul>
 80069ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80069d2:	f107 38ff 	add.w	r8, r7, #4294967295
 80069d6:	3601      	adds	r6, #1
 80069d8:	465c      	mov	r4, fp
 80069da:	4630      	mov	r0, r6
 80069dc:	f7f9 fdaa 	bl	8000534 <__aeabi_i2d>
 80069e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069e4:	f7f9 fe10 	bl	8000608 <__aeabi_dmul>
 80069e8:	4b65      	ldr	r3, [pc, #404]	@ (8006b80 <_dtoa_r+0x590>)
 80069ea:	2200      	movs	r2, #0
 80069ec:	f7f9 fc56 	bl	800029c <__adddf3>
 80069f0:	4605      	mov	r5, r0
 80069f2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80069f6:	2c00      	cmp	r4, #0
 80069f8:	d16a      	bne.n	8006ad0 <_dtoa_r+0x4e0>
 80069fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80069fe:	4b61      	ldr	r3, [pc, #388]	@ (8006b84 <_dtoa_r+0x594>)
 8006a00:	2200      	movs	r2, #0
 8006a02:	f7f9 fc49 	bl	8000298 <__aeabi_dsub>
 8006a06:	4602      	mov	r2, r0
 8006a08:	460b      	mov	r3, r1
 8006a0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a0e:	462a      	mov	r2, r5
 8006a10:	4633      	mov	r3, r6
 8006a12:	f7fa f889 	bl	8000b28 <__aeabi_dcmpgt>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	f040 8298 	bne.w	8006f4c <_dtoa_r+0x95c>
 8006a1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a20:	462a      	mov	r2, r5
 8006a22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006a26:	f7fa f861 	bl	8000aec <__aeabi_dcmplt>
 8006a2a:	bb38      	cbnz	r0, 8006a7c <_dtoa_r+0x48c>
 8006a2c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006a30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006a34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f2c0 8157 	blt.w	8006cea <_dtoa_r+0x6fa>
 8006a3c:	2f0e      	cmp	r7, #14
 8006a3e:	f300 8154 	bgt.w	8006cea <_dtoa_r+0x6fa>
 8006a42:	4b4b      	ldr	r3, [pc, #300]	@ (8006b70 <_dtoa_r+0x580>)
 8006a44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006a48:	ed93 7b00 	vldr	d7, [r3]
 8006a4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	ed8d 7b00 	vstr	d7, [sp]
 8006a54:	f280 80e5 	bge.w	8006c22 <_dtoa_r+0x632>
 8006a58:	9b03      	ldr	r3, [sp, #12]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f300 80e1 	bgt.w	8006c22 <_dtoa_r+0x632>
 8006a60:	d10c      	bne.n	8006a7c <_dtoa_r+0x48c>
 8006a62:	4b48      	ldr	r3, [pc, #288]	@ (8006b84 <_dtoa_r+0x594>)
 8006a64:	2200      	movs	r2, #0
 8006a66:	ec51 0b17 	vmov	r0, r1, d7
 8006a6a:	f7f9 fdcd 	bl	8000608 <__aeabi_dmul>
 8006a6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a72:	f7fa f84f 	bl	8000b14 <__aeabi_dcmpge>
 8006a76:	2800      	cmp	r0, #0
 8006a78:	f000 8266 	beq.w	8006f48 <_dtoa_r+0x958>
 8006a7c:	2400      	movs	r4, #0
 8006a7e:	4625      	mov	r5, r4
 8006a80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a82:	4656      	mov	r6, sl
 8006a84:	ea6f 0803 	mvn.w	r8, r3
 8006a88:	2700      	movs	r7, #0
 8006a8a:	4621      	mov	r1, r4
 8006a8c:	4648      	mov	r0, r9
 8006a8e:	f000 fcbf 	bl	8007410 <_Bfree>
 8006a92:	2d00      	cmp	r5, #0
 8006a94:	f000 80bd 	beq.w	8006c12 <_dtoa_r+0x622>
 8006a98:	b12f      	cbz	r7, 8006aa6 <_dtoa_r+0x4b6>
 8006a9a:	42af      	cmp	r7, r5
 8006a9c:	d003      	beq.n	8006aa6 <_dtoa_r+0x4b6>
 8006a9e:	4639      	mov	r1, r7
 8006aa0:	4648      	mov	r0, r9
 8006aa2:	f000 fcb5 	bl	8007410 <_Bfree>
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	4648      	mov	r0, r9
 8006aaa:	f000 fcb1 	bl	8007410 <_Bfree>
 8006aae:	e0b0      	b.n	8006c12 <_dtoa_r+0x622>
 8006ab0:	07e2      	lsls	r2, r4, #31
 8006ab2:	d505      	bpl.n	8006ac0 <_dtoa_r+0x4d0>
 8006ab4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006ab8:	f7f9 fda6 	bl	8000608 <__aeabi_dmul>
 8006abc:	3601      	adds	r6, #1
 8006abe:	2301      	movs	r3, #1
 8006ac0:	1064      	asrs	r4, r4, #1
 8006ac2:	3508      	adds	r5, #8
 8006ac4:	e762      	b.n	800698c <_dtoa_r+0x39c>
 8006ac6:	2602      	movs	r6, #2
 8006ac8:	e765      	b.n	8006996 <_dtoa_r+0x3a6>
 8006aca:	9c03      	ldr	r4, [sp, #12]
 8006acc:	46b8      	mov	r8, r7
 8006ace:	e784      	b.n	80069da <_dtoa_r+0x3ea>
 8006ad0:	4b27      	ldr	r3, [pc, #156]	@ (8006b70 <_dtoa_r+0x580>)
 8006ad2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006ad4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006ad8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006adc:	4454      	add	r4, sl
 8006ade:	2900      	cmp	r1, #0
 8006ae0:	d054      	beq.n	8006b8c <_dtoa_r+0x59c>
 8006ae2:	4929      	ldr	r1, [pc, #164]	@ (8006b88 <_dtoa_r+0x598>)
 8006ae4:	2000      	movs	r0, #0
 8006ae6:	f7f9 feb9 	bl	800085c <__aeabi_ddiv>
 8006aea:	4633      	mov	r3, r6
 8006aec:	462a      	mov	r2, r5
 8006aee:	f7f9 fbd3 	bl	8000298 <__aeabi_dsub>
 8006af2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006af6:	4656      	mov	r6, sl
 8006af8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006afc:	f7fa f834 	bl	8000b68 <__aeabi_d2iz>
 8006b00:	4605      	mov	r5, r0
 8006b02:	f7f9 fd17 	bl	8000534 <__aeabi_i2d>
 8006b06:	4602      	mov	r2, r0
 8006b08:	460b      	mov	r3, r1
 8006b0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b0e:	f7f9 fbc3 	bl	8000298 <__aeabi_dsub>
 8006b12:	3530      	adds	r5, #48	@ 0x30
 8006b14:	4602      	mov	r2, r0
 8006b16:	460b      	mov	r3, r1
 8006b18:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006b1c:	f806 5b01 	strb.w	r5, [r6], #1
 8006b20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b24:	f7f9 ffe2 	bl	8000aec <__aeabi_dcmplt>
 8006b28:	2800      	cmp	r0, #0
 8006b2a:	d172      	bne.n	8006c12 <_dtoa_r+0x622>
 8006b2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b30:	4911      	ldr	r1, [pc, #68]	@ (8006b78 <_dtoa_r+0x588>)
 8006b32:	2000      	movs	r0, #0
 8006b34:	f7f9 fbb0 	bl	8000298 <__aeabi_dsub>
 8006b38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b3c:	f7f9 ffd6 	bl	8000aec <__aeabi_dcmplt>
 8006b40:	2800      	cmp	r0, #0
 8006b42:	f040 80b4 	bne.w	8006cae <_dtoa_r+0x6be>
 8006b46:	42a6      	cmp	r6, r4
 8006b48:	f43f af70 	beq.w	8006a2c <_dtoa_r+0x43c>
 8006b4c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b50:	4b0a      	ldr	r3, [pc, #40]	@ (8006b7c <_dtoa_r+0x58c>)
 8006b52:	2200      	movs	r2, #0
 8006b54:	f7f9 fd58 	bl	8000608 <__aeabi_dmul>
 8006b58:	4b08      	ldr	r3, [pc, #32]	@ (8006b7c <_dtoa_r+0x58c>)
 8006b5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b5e:	2200      	movs	r2, #0
 8006b60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b64:	f7f9 fd50 	bl	8000608 <__aeabi_dmul>
 8006b68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b6c:	e7c4      	b.n	8006af8 <_dtoa_r+0x508>
 8006b6e:	bf00      	nop
 8006b70:	080087d8 	.word	0x080087d8
 8006b74:	080087b0 	.word	0x080087b0
 8006b78:	3ff00000 	.word	0x3ff00000
 8006b7c:	40240000 	.word	0x40240000
 8006b80:	401c0000 	.word	0x401c0000
 8006b84:	40140000 	.word	0x40140000
 8006b88:	3fe00000 	.word	0x3fe00000
 8006b8c:	4631      	mov	r1, r6
 8006b8e:	4628      	mov	r0, r5
 8006b90:	f7f9 fd3a 	bl	8000608 <__aeabi_dmul>
 8006b94:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006b98:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006b9a:	4656      	mov	r6, sl
 8006b9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ba0:	f7f9 ffe2 	bl	8000b68 <__aeabi_d2iz>
 8006ba4:	4605      	mov	r5, r0
 8006ba6:	f7f9 fcc5 	bl	8000534 <__aeabi_i2d>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bb2:	f7f9 fb71 	bl	8000298 <__aeabi_dsub>
 8006bb6:	3530      	adds	r5, #48	@ 0x30
 8006bb8:	f806 5b01 	strb.w	r5, [r6], #1
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	42a6      	cmp	r6, r4
 8006bc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006bc6:	f04f 0200 	mov.w	r2, #0
 8006bca:	d124      	bne.n	8006c16 <_dtoa_r+0x626>
 8006bcc:	4baf      	ldr	r3, [pc, #700]	@ (8006e8c <_dtoa_r+0x89c>)
 8006bce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006bd2:	f7f9 fb63 	bl	800029c <__adddf3>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bde:	f7f9 ffa3 	bl	8000b28 <__aeabi_dcmpgt>
 8006be2:	2800      	cmp	r0, #0
 8006be4:	d163      	bne.n	8006cae <_dtoa_r+0x6be>
 8006be6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006bea:	49a8      	ldr	r1, [pc, #672]	@ (8006e8c <_dtoa_r+0x89c>)
 8006bec:	2000      	movs	r0, #0
 8006bee:	f7f9 fb53 	bl	8000298 <__aeabi_dsub>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	460b      	mov	r3, r1
 8006bf6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006bfa:	f7f9 ff77 	bl	8000aec <__aeabi_dcmplt>
 8006bfe:	2800      	cmp	r0, #0
 8006c00:	f43f af14 	beq.w	8006a2c <_dtoa_r+0x43c>
 8006c04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006c06:	1e73      	subs	r3, r6, #1
 8006c08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006c0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006c0e:	2b30      	cmp	r3, #48	@ 0x30
 8006c10:	d0f8      	beq.n	8006c04 <_dtoa_r+0x614>
 8006c12:	4647      	mov	r7, r8
 8006c14:	e03b      	b.n	8006c8e <_dtoa_r+0x69e>
 8006c16:	4b9e      	ldr	r3, [pc, #632]	@ (8006e90 <_dtoa_r+0x8a0>)
 8006c18:	f7f9 fcf6 	bl	8000608 <__aeabi_dmul>
 8006c1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c20:	e7bc      	b.n	8006b9c <_dtoa_r+0x5ac>
 8006c22:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006c26:	4656      	mov	r6, sl
 8006c28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c2c:	4620      	mov	r0, r4
 8006c2e:	4629      	mov	r1, r5
 8006c30:	f7f9 fe14 	bl	800085c <__aeabi_ddiv>
 8006c34:	f7f9 ff98 	bl	8000b68 <__aeabi_d2iz>
 8006c38:	4680      	mov	r8, r0
 8006c3a:	f7f9 fc7b 	bl	8000534 <__aeabi_i2d>
 8006c3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c42:	f7f9 fce1 	bl	8000608 <__aeabi_dmul>
 8006c46:	4602      	mov	r2, r0
 8006c48:	460b      	mov	r3, r1
 8006c4a:	4620      	mov	r0, r4
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006c52:	f7f9 fb21 	bl	8000298 <__aeabi_dsub>
 8006c56:	f806 4b01 	strb.w	r4, [r6], #1
 8006c5a:	9d03      	ldr	r5, [sp, #12]
 8006c5c:	eba6 040a 	sub.w	r4, r6, sl
 8006c60:	42a5      	cmp	r5, r4
 8006c62:	4602      	mov	r2, r0
 8006c64:	460b      	mov	r3, r1
 8006c66:	d133      	bne.n	8006cd0 <_dtoa_r+0x6e0>
 8006c68:	f7f9 fb18 	bl	800029c <__adddf3>
 8006c6c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c70:	4604      	mov	r4, r0
 8006c72:	460d      	mov	r5, r1
 8006c74:	f7f9 ff58 	bl	8000b28 <__aeabi_dcmpgt>
 8006c78:	b9c0      	cbnz	r0, 8006cac <_dtoa_r+0x6bc>
 8006c7a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c7e:	4620      	mov	r0, r4
 8006c80:	4629      	mov	r1, r5
 8006c82:	f7f9 ff29 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c86:	b110      	cbz	r0, 8006c8e <_dtoa_r+0x69e>
 8006c88:	f018 0f01 	tst.w	r8, #1
 8006c8c:	d10e      	bne.n	8006cac <_dtoa_r+0x6bc>
 8006c8e:	9902      	ldr	r1, [sp, #8]
 8006c90:	4648      	mov	r0, r9
 8006c92:	f000 fbbd 	bl	8007410 <_Bfree>
 8006c96:	2300      	movs	r3, #0
 8006c98:	7033      	strb	r3, [r6, #0]
 8006c9a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006c9c:	3701      	adds	r7, #1
 8006c9e:	601f      	str	r7, [r3, #0]
 8006ca0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 824b 	beq.w	800713e <_dtoa_r+0xb4e>
 8006ca8:	601e      	str	r6, [r3, #0]
 8006caa:	e248      	b.n	800713e <_dtoa_r+0xb4e>
 8006cac:	46b8      	mov	r8, r7
 8006cae:	4633      	mov	r3, r6
 8006cb0:	461e      	mov	r6, r3
 8006cb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cb6:	2a39      	cmp	r2, #57	@ 0x39
 8006cb8:	d106      	bne.n	8006cc8 <_dtoa_r+0x6d8>
 8006cba:	459a      	cmp	sl, r3
 8006cbc:	d1f8      	bne.n	8006cb0 <_dtoa_r+0x6c0>
 8006cbe:	2230      	movs	r2, #48	@ 0x30
 8006cc0:	f108 0801 	add.w	r8, r8, #1
 8006cc4:	f88a 2000 	strb.w	r2, [sl]
 8006cc8:	781a      	ldrb	r2, [r3, #0]
 8006cca:	3201      	adds	r2, #1
 8006ccc:	701a      	strb	r2, [r3, #0]
 8006cce:	e7a0      	b.n	8006c12 <_dtoa_r+0x622>
 8006cd0:	4b6f      	ldr	r3, [pc, #444]	@ (8006e90 <_dtoa_r+0x8a0>)
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f7f9 fc98 	bl	8000608 <__aeabi_dmul>
 8006cd8:	2200      	movs	r2, #0
 8006cda:	2300      	movs	r3, #0
 8006cdc:	4604      	mov	r4, r0
 8006cde:	460d      	mov	r5, r1
 8006ce0:	f7f9 fefa 	bl	8000ad8 <__aeabi_dcmpeq>
 8006ce4:	2800      	cmp	r0, #0
 8006ce6:	d09f      	beq.n	8006c28 <_dtoa_r+0x638>
 8006ce8:	e7d1      	b.n	8006c8e <_dtoa_r+0x69e>
 8006cea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006cec:	2a00      	cmp	r2, #0
 8006cee:	f000 80ea 	beq.w	8006ec6 <_dtoa_r+0x8d6>
 8006cf2:	9a07      	ldr	r2, [sp, #28]
 8006cf4:	2a01      	cmp	r2, #1
 8006cf6:	f300 80cd 	bgt.w	8006e94 <_dtoa_r+0x8a4>
 8006cfa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006cfc:	2a00      	cmp	r2, #0
 8006cfe:	f000 80c1 	beq.w	8006e84 <_dtoa_r+0x894>
 8006d02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006d06:	9c08      	ldr	r4, [sp, #32]
 8006d08:	9e00      	ldr	r6, [sp, #0]
 8006d0a:	9a00      	ldr	r2, [sp, #0]
 8006d0c:	441a      	add	r2, r3
 8006d0e:	9200      	str	r2, [sp, #0]
 8006d10:	9a06      	ldr	r2, [sp, #24]
 8006d12:	2101      	movs	r1, #1
 8006d14:	441a      	add	r2, r3
 8006d16:	4648      	mov	r0, r9
 8006d18:	9206      	str	r2, [sp, #24]
 8006d1a:	f000 fc2d 	bl	8007578 <__i2b>
 8006d1e:	4605      	mov	r5, r0
 8006d20:	b166      	cbz	r6, 8006d3c <_dtoa_r+0x74c>
 8006d22:	9b06      	ldr	r3, [sp, #24]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	dd09      	ble.n	8006d3c <_dtoa_r+0x74c>
 8006d28:	42b3      	cmp	r3, r6
 8006d2a:	9a00      	ldr	r2, [sp, #0]
 8006d2c:	bfa8      	it	ge
 8006d2e:	4633      	movge	r3, r6
 8006d30:	1ad2      	subs	r2, r2, r3
 8006d32:	9200      	str	r2, [sp, #0]
 8006d34:	9a06      	ldr	r2, [sp, #24]
 8006d36:	1af6      	subs	r6, r6, r3
 8006d38:	1ad3      	subs	r3, r2, r3
 8006d3a:	9306      	str	r3, [sp, #24]
 8006d3c:	9b08      	ldr	r3, [sp, #32]
 8006d3e:	b30b      	cbz	r3, 8006d84 <_dtoa_r+0x794>
 8006d40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	f000 80c6 	beq.w	8006ed4 <_dtoa_r+0x8e4>
 8006d48:	2c00      	cmp	r4, #0
 8006d4a:	f000 80c0 	beq.w	8006ece <_dtoa_r+0x8de>
 8006d4e:	4629      	mov	r1, r5
 8006d50:	4622      	mov	r2, r4
 8006d52:	4648      	mov	r0, r9
 8006d54:	f000 fcc8 	bl	80076e8 <__pow5mult>
 8006d58:	9a02      	ldr	r2, [sp, #8]
 8006d5a:	4601      	mov	r1, r0
 8006d5c:	4605      	mov	r5, r0
 8006d5e:	4648      	mov	r0, r9
 8006d60:	f000 fc20 	bl	80075a4 <__multiply>
 8006d64:	9902      	ldr	r1, [sp, #8]
 8006d66:	4680      	mov	r8, r0
 8006d68:	4648      	mov	r0, r9
 8006d6a:	f000 fb51 	bl	8007410 <_Bfree>
 8006d6e:	9b08      	ldr	r3, [sp, #32]
 8006d70:	1b1b      	subs	r3, r3, r4
 8006d72:	9308      	str	r3, [sp, #32]
 8006d74:	f000 80b1 	beq.w	8006eda <_dtoa_r+0x8ea>
 8006d78:	9a08      	ldr	r2, [sp, #32]
 8006d7a:	4641      	mov	r1, r8
 8006d7c:	4648      	mov	r0, r9
 8006d7e:	f000 fcb3 	bl	80076e8 <__pow5mult>
 8006d82:	9002      	str	r0, [sp, #8]
 8006d84:	2101      	movs	r1, #1
 8006d86:	4648      	mov	r0, r9
 8006d88:	f000 fbf6 	bl	8007578 <__i2b>
 8006d8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d8e:	4604      	mov	r4, r0
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	f000 81d8 	beq.w	8007146 <_dtoa_r+0xb56>
 8006d96:	461a      	mov	r2, r3
 8006d98:	4601      	mov	r1, r0
 8006d9a:	4648      	mov	r0, r9
 8006d9c:	f000 fca4 	bl	80076e8 <__pow5mult>
 8006da0:	9b07      	ldr	r3, [sp, #28]
 8006da2:	2b01      	cmp	r3, #1
 8006da4:	4604      	mov	r4, r0
 8006da6:	f300 809f 	bgt.w	8006ee8 <_dtoa_r+0x8f8>
 8006daa:	9b04      	ldr	r3, [sp, #16]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	f040 8097 	bne.w	8006ee0 <_dtoa_r+0x8f0>
 8006db2:	9b05      	ldr	r3, [sp, #20]
 8006db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	f040 8093 	bne.w	8006ee4 <_dtoa_r+0x8f4>
 8006dbe:	9b05      	ldr	r3, [sp, #20]
 8006dc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006dc4:	0d1b      	lsrs	r3, r3, #20
 8006dc6:	051b      	lsls	r3, r3, #20
 8006dc8:	b133      	cbz	r3, 8006dd8 <_dtoa_r+0x7e8>
 8006dca:	9b00      	ldr	r3, [sp, #0]
 8006dcc:	3301      	adds	r3, #1
 8006dce:	9300      	str	r3, [sp, #0]
 8006dd0:	9b06      	ldr	r3, [sp, #24]
 8006dd2:	3301      	adds	r3, #1
 8006dd4:	9306      	str	r3, [sp, #24]
 8006dd6:	2301      	movs	r3, #1
 8006dd8:	9308      	str	r3, [sp, #32]
 8006dda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 81b8 	beq.w	8007152 <_dtoa_r+0xb62>
 8006de2:	6923      	ldr	r3, [r4, #16]
 8006de4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006de8:	6918      	ldr	r0, [r3, #16]
 8006dea:	f000 fb79 	bl	80074e0 <__hi0bits>
 8006dee:	f1c0 0020 	rsb	r0, r0, #32
 8006df2:	9b06      	ldr	r3, [sp, #24]
 8006df4:	4418      	add	r0, r3
 8006df6:	f010 001f 	ands.w	r0, r0, #31
 8006dfa:	f000 8082 	beq.w	8006f02 <_dtoa_r+0x912>
 8006dfe:	f1c0 0320 	rsb	r3, r0, #32
 8006e02:	2b04      	cmp	r3, #4
 8006e04:	dd73      	ble.n	8006eee <_dtoa_r+0x8fe>
 8006e06:	9b00      	ldr	r3, [sp, #0]
 8006e08:	f1c0 001c 	rsb	r0, r0, #28
 8006e0c:	4403      	add	r3, r0
 8006e0e:	9300      	str	r3, [sp, #0]
 8006e10:	9b06      	ldr	r3, [sp, #24]
 8006e12:	4403      	add	r3, r0
 8006e14:	4406      	add	r6, r0
 8006e16:	9306      	str	r3, [sp, #24]
 8006e18:	9b00      	ldr	r3, [sp, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	dd05      	ble.n	8006e2a <_dtoa_r+0x83a>
 8006e1e:	9902      	ldr	r1, [sp, #8]
 8006e20:	461a      	mov	r2, r3
 8006e22:	4648      	mov	r0, r9
 8006e24:	f000 fcba 	bl	800779c <__lshift>
 8006e28:	9002      	str	r0, [sp, #8]
 8006e2a:	9b06      	ldr	r3, [sp, #24]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	dd05      	ble.n	8006e3c <_dtoa_r+0x84c>
 8006e30:	4621      	mov	r1, r4
 8006e32:	461a      	mov	r2, r3
 8006e34:	4648      	mov	r0, r9
 8006e36:	f000 fcb1 	bl	800779c <__lshift>
 8006e3a:	4604      	mov	r4, r0
 8006e3c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d061      	beq.n	8006f06 <_dtoa_r+0x916>
 8006e42:	9802      	ldr	r0, [sp, #8]
 8006e44:	4621      	mov	r1, r4
 8006e46:	f000 fd15 	bl	8007874 <__mcmp>
 8006e4a:	2800      	cmp	r0, #0
 8006e4c:	da5b      	bge.n	8006f06 <_dtoa_r+0x916>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	9902      	ldr	r1, [sp, #8]
 8006e52:	220a      	movs	r2, #10
 8006e54:	4648      	mov	r0, r9
 8006e56:	f000 fafd 	bl	8007454 <__multadd>
 8006e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e5c:	9002      	str	r0, [sp, #8]
 8006e5e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	f000 8177 	beq.w	8007156 <_dtoa_r+0xb66>
 8006e68:	4629      	mov	r1, r5
 8006e6a:	2300      	movs	r3, #0
 8006e6c:	220a      	movs	r2, #10
 8006e6e:	4648      	mov	r0, r9
 8006e70:	f000 faf0 	bl	8007454 <__multadd>
 8006e74:	f1bb 0f00 	cmp.w	fp, #0
 8006e78:	4605      	mov	r5, r0
 8006e7a:	dc6f      	bgt.n	8006f5c <_dtoa_r+0x96c>
 8006e7c:	9b07      	ldr	r3, [sp, #28]
 8006e7e:	2b02      	cmp	r3, #2
 8006e80:	dc49      	bgt.n	8006f16 <_dtoa_r+0x926>
 8006e82:	e06b      	b.n	8006f5c <_dtoa_r+0x96c>
 8006e84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006e86:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006e8a:	e73c      	b.n	8006d06 <_dtoa_r+0x716>
 8006e8c:	3fe00000 	.word	0x3fe00000
 8006e90:	40240000 	.word	0x40240000
 8006e94:	9b03      	ldr	r3, [sp, #12]
 8006e96:	1e5c      	subs	r4, r3, #1
 8006e98:	9b08      	ldr	r3, [sp, #32]
 8006e9a:	42a3      	cmp	r3, r4
 8006e9c:	db09      	blt.n	8006eb2 <_dtoa_r+0x8c2>
 8006e9e:	1b1c      	subs	r4, r3, r4
 8006ea0:	9b03      	ldr	r3, [sp, #12]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	f6bf af30 	bge.w	8006d08 <_dtoa_r+0x718>
 8006ea8:	9b00      	ldr	r3, [sp, #0]
 8006eaa:	9a03      	ldr	r2, [sp, #12]
 8006eac:	1a9e      	subs	r6, r3, r2
 8006eae:	2300      	movs	r3, #0
 8006eb0:	e72b      	b.n	8006d0a <_dtoa_r+0x71a>
 8006eb2:	9b08      	ldr	r3, [sp, #32]
 8006eb4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006eb6:	9408      	str	r4, [sp, #32]
 8006eb8:	1ae3      	subs	r3, r4, r3
 8006eba:	441a      	add	r2, r3
 8006ebc:	9e00      	ldr	r6, [sp, #0]
 8006ebe:	9b03      	ldr	r3, [sp, #12]
 8006ec0:	920d      	str	r2, [sp, #52]	@ 0x34
 8006ec2:	2400      	movs	r4, #0
 8006ec4:	e721      	b.n	8006d0a <_dtoa_r+0x71a>
 8006ec6:	9c08      	ldr	r4, [sp, #32]
 8006ec8:	9e00      	ldr	r6, [sp, #0]
 8006eca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006ecc:	e728      	b.n	8006d20 <_dtoa_r+0x730>
 8006ece:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006ed2:	e751      	b.n	8006d78 <_dtoa_r+0x788>
 8006ed4:	9a08      	ldr	r2, [sp, #32]
 8006ed6:	9902      	ldr	r1, [sp, #8]
 8006ed8:	e750      	b.n	8006d7c <_dtoa_r+0x78c>
 8006eda:	f8cd 8008 	str.w	r8, [sp, #8]
 8006ede:	e751      	b.n	8006d84 <_dtoa_r+0x794>
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	e779      	b.n	8006dd8 <_dtoa_r+0x7e8>
 8006ee4:	9b04      	ldr	r3, [sp, #16]
 8006ee6:	e777      	b.n	8006dd8 <_dtoa_r+0x7e8>
 8006ee8:	2300      	movs	r3, #0
 8006eea:	9308      	str	r3, [sp, #32]
 8006eec:	e779      	b.n	8006de2 <_dtoa_r+0x7f2>
 8006eee:	d093      	beq.n	8006e18 <_dtoa_r+0x828>
 8006ef0:	9a00      	ldr	r2, [sp, #0]
 8006ef2:	331c      	adds	r3, #28
 8006ef4:	441a      	add	r2, r3
 8006ef6:	9200      	str	r2, [sp, #0]
 8006ef8:	9a06      	ldr	r2, [sp, #24]
 8006efa:	441a      	add	r2, r3
 8006efc:	441e      	add	r6, r3
 8006efe:	9206      	str	r2, [sp, #24]
 8006f00:	e78a      	b.n	8006e18 <_dtoa_r+0x828>
 8006f02:	4603      	mov	r3, r0
 8006f04:	e7f4      	b.n	8006ef0 <_dtoa_r+0x900>
 8006f06:	9b03      	ldr	r3, [sp, #12]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	46b8      	mov	r8, r7
 8006f0c:	dc20      	bgt.n	8006f50 <_dtoa_r+0x960>
 8006f0e:	469b      	mov	fp, r3
 8006f10:	9b07      	ldr	r3, [sp, #28]
 8006f12:	2b02      	cmp	r3, #2
 8006f14:	dd1e      	ble.n	8006f54 <_dtoa_r+0x964>
 8006f16:	f1bb 0f00 	cmp.w	fp, #0
 8006f1a:	f47f adb1 	bne.w	8006a80 <_dtoa_r+0x490>
 8006f1e:	4621      	mov	r1, r4
 8006f20:	465b      	mov	r3, fp
 8006f22:	2205      	movs	r2, #5
 8006f24:	4648      	mov	r0, r9
 8006f26:	f000 fa95 	bl	8007454 <__multadd>
 8006f2a:	4601      	mov	r1, r0
 8006f2c:	4604      	mov	r4, r0
 8006f2e:	9802      	ldr	r0, [sp, #8]
 8006f30:	f000 fca0 	bl	8007874 <__mcmp>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	f77f ada3 	ble.w	8006a80 <_dtoa_r+0x490>
 8006f3a:	4656      	mov	r6, sl
 8006f3c:	2331      	movs	r3, #49	@ 0x31
 8006f3e:	f806 3b01 	strb.w	r3, [r6], #1
 8006f42:	f108 0801 	add.w	r8, r8, #1
 8006f46:	e59f      	b.n	8006a88 <_dtoa_r+0x498>
 8006f48:	9c03      	ldr	r4, [sp, #12]
 8006f4a:	46b8      	mov	r8, r7
 8006f4c:	4625      	mov	r5, r4
 8006f4e:	e7f4      	b.n	8006f3a <_dtoa_r+0x94a>
 8006f50:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006f54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f000 8101 	beq.w	800715e <_dtoa_r+0xb6e>
 8006f5c:	2e00      	cmp	r6, #0
 8006f5e:	dd05      	ble.n	8006f6c <_dtoa_r+0x97c>
 8006f60:	4629      	mov	r1, r5
 8006f62:	4632      	mov	r2, r6
 8006f64:	4648      	mov	r0, r9
 8006f66:	f000 fc19 	bl	800779c <__lshift>
 8006f6a:	4605      	mov	r5, r0
 8006f6c:	9b08      	ldr	r3, [sp, #32]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d05c      	beq.n	800702c <_dtoa_r+0xa3c>
 8006f72:	6869      	ldr	r1, [r5, #4]
 8006f74:	4648      	mov	r0, r9
 8006f76:	f000 fa0b 	bl	8007390 <_Balloc>
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	b928      	cbnz	r0, 8006f8a <_dtoa_r+0x99a>
 8006f7e:	4b82      	ldr	r3, [pc, #520]	@ (8007188 <_dtoa_r+0xb98>)
 8006f80:	4602      	mov	r2, r0
 8006f82:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006f86:	f7ff bb4a 	b.w	800661e <_dtoa_r+0x2e>
 8006f8a:	692a      	ldr	r2, [r5, #16]
 8006f8c:	3202      	adds	r2, #2
 8006f8e:	0092      	lsls	r2, r2, #2
 8006f90:	f105 010c 	add.w	r1, r5, #12
 8006f94:	300c      	adds	r0, #12
 8006f96:	f000 ffa3 	bl	8007ee0 <memcpy>
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	4631      	mov	r1, r6
 8006f9e:	4648      	mov	r0, r9
 8006fa0:	f000 fbfc 	bl	800779c <__lshift>
 8006fa4:	f10a 0301 	add.w	r3, sl, #1
 8006fa8:	9300      	str	r3, [sp, #0]
 8006faa:	eb0a 030b 	add.w	r3, sl, fp
 8006fae:	9308      	str	r3, [sp, #32]
 8006fb0:	9b04      	ldr	r3, [sp, #16]
 8006fb2:	f003 0301 	and.w	r3, r3, #1
 8006fb6:	462f      	mov	r7, r5
 8006fb8:	9306      	str	r3, [sp, #24]
 8006fba:	4605      	mov	r5, r0
 8006fbc:	9b00      	ldr	r3, [sp, #0]
 8006fbe:	9802      	ldr	r0, [sp, #8]
 8006fc0:	4621      	mov	r1, r4
 8006fc2:	f103 3bff 	add.w	fp, r3, #4294967295
 8006fc6:	f7ff fa8a 	bl	80064de <quorem>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	3330      	adds	r3, #48	@ 0x30
 8006fce:	9003      	str	r0, [sp, #12]
 8006fd0:	4639      	mov	r1, r7
 8006fd2:	9802      	ldr	r0, [sp, #8]
 8006fd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006fd6:	f000 fc4d 	bl	8007874 <__mcmp>
 8006fda:	462a      	mov	r2, r5
 8006fdc:	9004      	str	r0, [sp, #16]
 8006fde:	4621      	mov	r1, r4
 8006fe0:	4648      	mov	r0, r9
 8006fe2:	f000 fc63 	bl	80078ac <__mdiff>
 8006fe6:	68c2      	ldr	r2, [r0, #12]
 8006fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fea:	4606      	mov	r6, r0
 8006fec:	bb02      	cbnz	r2, 8007030 <_dtoa_r+0xa40>
 8006fee:	4601      	mov	r1, r0
 8006ff0:	9802      	ldr	r0, [sp, #8]
 8006ff2:	f000 fc3f 	bl	8007874 <__mcmp>
 8006ff6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	4631      	mov	r1, r6
 8006ffc:	4648      	mov	r0, r9
 8006ffe:	920c      	str	r2, [sp, #48]	@ 0x30
 8007000:	9309      	str	r3, [sp, #36]	@ 0x24
 8007002:	f000 fa05 	bl	8007410 <_Bfree>
 8007006:	9b07      	ldr	r3, [sp, #28]
 8007008:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800700a:	9e00      	ldr	r6, [sp, #0]
 800700c:	ea42 0103 	orr.w	r1, r2, r3
 8007010:	9b06      	ldr	r3, [sp, #24]
 8007012:	4319      	orrs	r1, r3
 8007014:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007016:	d10d      	bne.n	8007034 <_dtoa_r+0xa44>
 8007018:	2b39      	cmp	r3, #57	@ 0x39
 800701a:	d027      	beq.n	800706c <_dtoa_r+0xa7c>
 800701c:	9a04      	ldr	r2, [sp, #16]
 800701e:	2a00      	cmp	r2, #0
 8007020:	dd01      	ble.n	8007026 <_dtoa_r+0xa36>
 8007022:	9b03      	ldr	r3, [sp, #12]
 8007024:	3331      	adds	r3, #49	@ 0x31
 8007026:	f88b 3000 	strb.w	r3, [fp]
 800702a:	e52e      	b.n	8006a8a <_dtoa_r+0x49a>
 800702c:	4628      	mov	r0, r5
 800702e:	e7b9      	b.n	8006fa4 <_dtoa_r+0x9b4>
 8007030:	2201      	movs	r2, #1
 8007032:	e7e2      	b.n	8006ffa <_dtoa_r+0xa0a>
 8007034:	9904      	ldr	r1, [sp, #16]
 8007036:	2900      	cmp	r1, #0
 8007038:	db04      	blt.n	8007044 <_dtoa_r+0xa54>
 800703a:	9807      	ldr	r0, [sp, #28]
 800703c:	4301      	orrs	r1, r0
 800703e:	9806      	ldr	r0, [sp, #24]
 8007040:	4301      	orrs	r1, r0
 8007042:	d120      	bne.n	8007086 <_dtoa_r+0xa96>
 8007044:	2a00      	cmp	r2, #0
 8007046:	ddee      	ble.n	8007026 <_dtoa_r+0xa36>
 8007048:	9902      	ldr	r1, [sp, #8]
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	2201      	movs	r2, #1
 800704e:	4648      	mov	r0, r9
 8007050:	f000 fba4 	bl	800779c <__lshift>
 8007054:	4621      	mov	r1, r4
 8007056:	9002      	str	r0, [sp, #8]
 8007058:	f000 fc0c 	bl	8007874 <__mcmp>
 800705c:	2800      	cmp	r0, #0
 800705e:	9b00      	ldr	r3, [sp, #0]
 8007060:	dc02      	bgt.n	8007068 <_dtoa_r+0xa78>
 8007062:	d1e0      	bne.n	8007026 <_dtoa_r+0xa36>
 8007064:	07da      	lsls	r2, r3, #31
 8007066:	d5de      	bpl.n	8007026 <_dtoa_r+0xa36>
 8007068:	2b39      	cmp	r3, #57	@ 0x39
 800706a:	d1da      	bne.n	8007022 <_dtoa_r+0xa32>
 800706c:	2339      	movs	r3, #57	@ 0x39
 800706e:	f88b 3000 	strb.w	r3, [fp]
 8007072:	4633      	mov	r3, r6
 8007074:	461e      	mov	r6, r3
 8007076:	3b01      	subs	r3, #1
 8007078:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800707c:	2a39      	cmp	r2, #57	@ 0x39
 800707e:	d04e      	beq.n	800711e <_dtoa_r+0xb2e>
 8007080:	3201      	adds	r2, #1
 8007082:	701a      	strb	r2, [r3, #0]
 8007084:	e501      	b.n	8006a8a <_dtoa_r+0x49a>
 8007086:	2a00      	cmp	r2, #0
 8007088:	dd03      	ble.n	8007092 <_dtoa_r+0xaa2>
 800708a:	2b39      	cmp	r3, #57	@ 0x39
 800708c:	d0ee      	beq.n	800706c <_dtoa_r+0xa7c>
 800708e:	3301      	adds	r3, #1
 8007090:	e7c9      	b.n	8007026 <_dtoa_r+0xa36>
 8007092:	9a00      	ldr	r2, [sp, #0]
 8007094:	9908      	ldr	r1, [sp, #32]
 8007096:	f802 3c01 	strb.w	r3, [r2, #-1]
 800709a:	428a      	cmp	r2, r1
 800709c:	d028      	beq.n	80070f0 <_dtoa_r+0xb00>
 800709e:	9902      	ldr	r1, [sp, #8]
 80070a0:	2300      	movs	r3, #0
 80070a2:	220a      	movs	r2, #10
 80070a4:	4648      	mov	r0, r9
 80070a6:	f000 f9d5 	bl	8007454 <__multadd>
 80070aa:	42af      	cmp	r7, r5
 80070ac:	9002      	str	r0, [sp, #8]
 80070ae:	f04f 0300 	mov.w	r3, #0
 80070b2:	f04f 020a 	mov.w	r2, #10
 80070b6:	4639      	mov	r1, r7
 80070b8:	4648      	mov	r0, r9
 80070ba:	d107      	bne.n	80070cc <_dtoa_r+0xadc>
 80070bc:	f000 f9ca 	bl	8007454 <__multadd>
 80070c0:	4607      	mov	r7, r0
 80070c2:	4605      	mov	r5, r0
 80070c4:	9b00      	ldr	r3, [sp, #0]
 80070c6:	3301      	adds	r3, #1
 80070c8:	9300      	str	r3, [sp, #0]
 80070ca:	e777      	b.n	8006fbc <_dtoa_r+0x9cc>
 80070cc:	f000 f9c2 	bl	8007454 <__multadd>
 80070d0:	4629      	mov	r1, r5
 80070d2:	4607      	mov	r7, r0
 80070d4:	2300      	movs	r3, #0
 80070d6:	220a      	movs	r2, #10
 80070d8:	4648      	mov	r0, r9
 80070da:	f000 f9bb 	bl	8007454 <__multadd>
 80070de:	4605      	mov	r5, r0
 80070e0:	e7f0      	b.n	80070c4 <_dtoa_r+0xad4>
 80070e2:	f1bb 0f00 	cmp.w	fp, #0
 80070e6:	bfcc      	ite	gt
 80070e8:	465e      	movgt	r6, fp
 80070ea:	2601      	movle	r6, #1
 80070ec:	4456      	add	r6, sl
 80070ee:	2700      	movs	r7, #0
 80070f0:	9902      	ldr	r1, [sp, #8]
 80070f2:	9300      	str	r3, [sp, #0]
 80070f4:	2201      	movs	r2, #1
 80070f6:	4648      	mov	r0, r9
 80070f8:	f000 fb50 	bl	800779c <__lshift>
 80070fc:	4621      	mov	r1, r4
 80070fe:	9002      	str	r0, [sp, #8]
 8007100:	f000 fbb8 	bl	8007874 <__mcmp>
 8007104:	2800      	cmp	r0, #0
 8007106:	dcb4      	bgt.n	8007072 <_dtoa_r+0xa82>
 8007108:	d102      	bne.n	8007110 <_dtoa_r+0xb20>
 800710a:	9b00      	ldr	r3, [sp, #0]
 800710c:	07db      	lsls	r3, r3, #31
 800710e:	d4b0      	bmi.n	8007072 <_dtoa_r+0xa82>
 8007110:	4633      	mov	r3, r6
 8007112:	461e      	mov	r6, r3
 8007114:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007118:	2a30      	cmp	r2, #48	@ 0x30
 800711a:	d0fa      	beq.n	8007112 <_dtoa_r+0xb22>
 800711c:	e4b5      	b.n	8006a8a <_dtoa_r+0x49a>
 800711e:	459a      	cmp	sl, r3
 8007120:	d1a8      	bne.n	8007074 <_dtoa_r+0xa84>
 8007122:	2331      	movs	r3, #49	@ 0x31
 8007124:	f108 0801 	add.w	r8, r8, #1
 8007128:	f88a 3000 	strb.w	r3, [sl]
 800712c:	e4ad      	b.n	8006a8a <_dtoa_r+0x49a>
 800712e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007130:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800718c <_dtoa_r+0xb9c>
 8007134:	b11b      	cbz	r3, 800713e <_dtoa_r+0xb4e>
 8007136:	f10a 0308 	add.w	r3, sl, #8
 800713a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	4650      	mov	r0, sl
 8007140:	b017      	add	sp, #92	@ 0x5c
 8007142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007146:	9b07      	ldr	r3, [sp, #28]
 8007148:	2b01      	cmp	r3, #1
 800714a:	f77f ae2e 	ble.w	8006daa <_dtoa_r+0x7ba>
 800714e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007150:	9308      	str	r3, [sp, #32]
 8007152:	2001      	movs	r0, #1
 8007154:	e64d      	b.n	8006df2 <_dtoa_r+0x802>
 8007156:	f1bb 0f00 	cmp.w	fp, #0
 800715a:	f77f aed9 	ble.w	8006f10 <_dtoa_r+0x920>
 800715e:	4656      	mov	r6, sl
 8007160:	9802      	ldr	r0, [sp, #8]
 8007162:	4621      	mov	r1, r4
 8007164:	f7ff f9bb 	bl	80064de <quorem>
 8007168:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800716c:	f806 3b01 	strb.w	r3, [r6], #1
 8007170:	eba6 020a 	sub.w	r2, r6, sl
 8007174:	4593      	cmp	fp, r2
 8007176:	ddb4      	ble.n	80070e2 <_dtoa_r+0xaf2>
 8007178:	9902      	ldr	r1, [sp, #8]
 800717a:	2300      	movs	r3, #0
 800717c:	220a      	movs	r2, #10
 800717e:	4648      	mov	r0, r9
 8007180:	f000 f968 	bl	8007454 <__multadd>
 8007184:	9002      	str	r0, [sp, #8]
 8007186:	e7eb      	b.n	8007160 <_dtoa_r+0xb70>
 8007188:	080086dc 	.word	0x080086dc
 800718c:	08008660 	.word	0x08008660

08007190 <_free_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	4605      	mov	r5, r0
 8007194:	2900      	cmp	r1, #0
 8007196:	d041      	beq.n	800721c <_free_r+0x8c>
 8007198:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800719c:	1f0c      	subs	r4, r1, #4
 800719e:	2b00      	cmp	r3, #0
 80071a0:	bfb8      	it	lt
 80071a2:	18e4      	addlt	r4, r4, r3
 80071a4:	f000 f8e8 	bl	8007378 <__malloc_lock>
 80071a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007220 <_free_r+0x90>)
 80071aa:	6813      	ldr	r3, [r2, #0]
 80071ac:	b933      	cbnz	r3, 80071bc <_free_r+0x2c>
 80071ae:	6063      	str	r3, [r4, #4]
 80071b0:	6014      	str	r4, [r2, #0]
 80071b2:	4628      	mov	r0, r5
 80071b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80071b8:	f000 b8e4 	b.w	8007384 <__malloc_unlock>
 80071bc:	42a3      	cmp	r3, r4
 80071be:	d908      	bls.n	80071d2 <_free_r+0x42>
 80071c0:	6820      	ldr	r0, [r4, #0]
 80071c2:	1821      	adds	r1, r4, r0
 80071c4:	428b      	cmp	r3, r1
 80071c6:	bf01      	itttt	eq
 80071c8:	6819      	ldreq	r1, [r3, #0]
 80071ca:	685b      	ldreq	r3, [r3, #4]
 80071cc:	1809      	addeq	r1, r1, r0
 80071ce:	6021      	streq	r1, [r4, #0]
 80071d0:	e7ed      	b.n	80071ae <_free_r+0x1e>
 80071d2:	461a      	mov	r2, r3
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	b10b      	cbz	r3, 80071dc <_free_r+0x4c>
 80071d8:	42a3      	cmp	r3, r4
 80071da:	d9fa      	bls.n	80071d2 <_free_r+0x42>
 80071dc:	6811      	ldr	r1, [r2, #0]
 80071de:	1850      	adds	r0, r2, r1
 80071e0:	42a0      	cmp	r0, r4
 80071e2:	d10b      	bne.n	80071fc <_free_r+0x6c>
 80071e4:	6820      	ldr	r0, [r4, #0]
 80071e6:	4401      	add	r1, r0
 80071e8:	1850      	adds	r0, r2, r1
 80071ea:	4283      	cmp	r3, r0
 80071ec:	6011      	str	r1, [r2, #0]
 80071ee:	d1e0      	bne.n	80071b2 <_free_r+0x22>
 80071f0:	6818      	ldr	r0, [r3, #0]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	6053      	str	r3, [r2, #4]
 80071f6:	4408      	add	r0, r1
 80071f8:	6010      	str	r0, [r2, #0]
 80071fa:	e7da      	b.n	80071b2 <_free_r+0x22>
 80071fc:	d902      	bls.n	8007204 <_free_r+0x74>
 80071fe:	230c      	movs	r3, #12
 8007200:	602b      	str	r3, [r5, #0]
 8007202:	e7d6      	b.n	80071b2 <_free_r+0x22>
 8007204:	6820      	ldr	r0, [r4, #0]
 8007206:	1821      	adds	r1, r4, r0
 8007208:	428b      	cmp	r3, r1
 800720a:	bf04      	itt	eq
 800720c:	6819      	ldreq	r1, [r3, #0]
 800720e:	685b      	ldreq	r3, [r3, #4]
 8007210:	6063      	str	r3, [r4, #4]
 8007212:	bf04      	itt	eq
 8007214:	1809      	addeq	r1, r1, r0
 8007216:	6021      	streq	r1, [r4, #0]
 8007218:	6054      	str	r4, [r2, #4]
 800721a:	e7ca      	b.n	80071b2 <_free_r+0x22>
 800721c:	bd38      	pop	{r3, r4, r5, pc}
 800721e:	bf00      	nop
 8007220:	20000538 	.word	0x20000538

08007224 <malloc>:
 8007224:	4b02      	ldr	r3, [pc, #8]	@ (8007230 <malloc+0xc>)
 8007226:	4601      	mov	r1, r0
 8007228:	6818      	ldr	r0, [r3, #0]
 800722a:	f000 b825 	b.w	8007278 <_malloc_r>
 800722e:	bf00      	nop
 8007230:	20000018 	.word	0x20000018

08007234 <sbrk_aligned>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	4e0f      	ldr	r6, [pc, #60]	@ (8007274 <sbrk_aligned+0x40>)
 8007238:	460c      	mov	r4, r1
 800723a:	6831      	ldr	r1, [r6, #0]
 800723c:	4605      	mov	r5, r0
 800723e:	b911      	cbnz	r1, 8007246 <sbrk_aligned+0x12>
 8007240:	f000 fe3e 	bl	8007ec0 <_sbrk_r>
 8007244:	6030      	str	r0, [r6, #0]
 8007246:	4621      	mov	r1, r4
 8007248:	4628      	mov	r0, r5
 800724a:	f000 fe39 	bl	8007ec0 <_sbrk_r>
 800724e:	1c43      	adds	r3, r0, #1
 8007250:	d103      	bne.n	800725a <sbrk_aligned+0x26>
 8007252:	f04f 34ff 	mov.w	r4, #4294967295
 8007256:	4620      	mov	r0, r4
 8007258:	bd70      	pop	{r4, r5, r6, pc}
 800725a:	1cc4      	adds	r4, r0, #3
 800725c:	f024 0403 	bic.w	r4, r4, #3
 8007260:	42a0      	cmp	r0, r4
 8007262:	d0f8      	beq.n	8007256 <sbrk_aligned+0x22>
 8007264:	1a21      	subs	r1, r4, r0
 8007266:	4628      	mov	r0, r5
 8007268:	f000 fe2a 	bl	8007ec0 <_sbrk_r>
 800726c:	3001      	adds	r0, #1
 800726e:	d1f2      	bne.n	8007256 <sbrk_aligned+0x22>
 8007270:	e7ef      	b.n	8007252 <sbrk_aligned+0x1e>
 8007272:	bf00      	nop
 8007274:	20000534 	.word	0x20000534

08007278 <_malloc_r>:
 8007278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800727c:	1ccd      	adds	r5, r1, #3
 800727e:	f025 0503 	bic.w	r5, r5, #3
 8007282:	3508      	adds	r5, #8
 8007284:	2d0c      	cmp	r5, #12
 8007286:	bf38      	it	cc
 8007288:	250c      	movcc	r5, #12
 800728a:	2d00      	cmp	r5, #0
 800728c:	4606      	mov	r6, r0
 800728e:	db01      	blt.n	8007294 <_malloc_r+0x1c>
 8007290:	42a9      	cmp	r1, r5
 8007292:	d904      	bls.n	800729e <_malloc_r+0x26>
 8007294:	230c      	movs	r3, #12
 8007296:	6033      	str	r3, [r6, #0]
 8007298:	2000      	movs	r0, #0
 800729a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800729e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007374 <_malloc_r+0xfc>
 80072a2:	f000 f869 	bl	8007378 <__malloc_lock>
 80072a6:	f8d8 3000 	ldr.w	r3, [r8]
 80072aa:	461c      	mov	r4, r3
 80072ac:	bb44      	cbnz	r4, 8007300 <_malloc_r+0x88>
 80072ae:	4629      	mov	r1, r5
 80072b0:	4630      	mov	r0, r6
 80072b2:	f7ff ffbf 	bl	8007234 <sbrk_aligned>
 80072b6:	1c43      	adds	r3, r0, #1
 80072b8:	4604      	mov	r4, r0
 80072ba:	d158      	bne.n	800736e <_malloc_r+0xf6>
 80072bc:	f8d8 4000 	ldr.w	r4, [r8]
 80072c0:	4627      	mov	r7, r4
 80072c2:	2f00      	cmp	r7, #0
 80072c4:	d143      	bne.n	800734e <_malloc_r+0xd6>
 80072c6:	2c00      	cmp	r4, #0
 80072c8:	d04b      	beq.n	8007362 <_malloc_r+0xea>
 80072ca:	6823      	ldr	r3, [r4, #0]
 80072cc:	4639      	mov	r1, r7
 80072ce:	4630      	mov	r0, r6
 80072d0:	eb04 0903 	add.w	r9, r4, r3
 80072d4:	f000 fdf4 	bl	8007ec0 <_sbrk_r>
 80072d8:	4581      	cmp	r9, r0
 80072da:	d142      	bne.n	8007362 <_malloc_r+0xea>
 80072dc:	6821      	ldr	r1, [r4, #0]
 80072de:	1a6d      	subs	r5, r5, r1
 80072e0:	4629      	mov	r1, r5
 80072e2:	4630      	mov	r0, r6
 80072e4:	f7ff ffa6 	bl	8007234 <sbrk_aligned>
 80072e8:	3001      	adds	r0, #1
 80072ea:	d03a      	beq.n	8007362 <_malloc_r+0xea>
 80072ec:	6823      	ldr	r3, [r4, #0]
 80072ee:	442b      	add	r3, r5
 80072f0:	6023      	str	r3, [r4, #0]
 80072f2:	f8d8 3000 	ldr.w	r3, [r8]
 80072f6:	685a      	ldr	r2, [r3, #4]
 80072f8:	bb62      	cbnz	r2, 8007354 <_malloc_r+0xdc>
 80072fa:	f8c8 7000 	str.w	r7, [r8]
 80072fe:	e00f      	b.n	8007320 <_malloc_r+0xa8>
 8007300:	6822      	ldr	r2, [r4, #0]
 8007302:	1b52      	subs	r2, r2, r5
 8007304:	d420      	bmi.n	8007348 <_malloc_r+0xd0>
 8007306:	2a0b      	cmp	r2, #11
 8007308:	d917      	bls.n	800733a <_malloc_r+0xc2>
 800730a:	1961      	adds	r1, r4, r5
 800730c:	42a3      	cmp	r3, r4
 800730e:	6025      	str	r5, [r4, #0]
 8007310:	bf18      	it	ne
 8007312:	6059      	strne	r1, [r3, #4]
 8007314:	6863      	ldr	r3, [r4, #4]
 8007316:	bf08      	it	eq
 8007318:	f8c8 1000 	streq.w	r1, [r8]
 800731c:	5162      	str	r2, [r4, r5]
 800731e:	604b      	str	r3, [r1, #4]
 8007320:	4630      	mov	r0, r6
 8007322:	f000 f82f 	bl	8007384 <__malloc_unlock>
 8007326:	f104 000b 	add.w	r0, r4, #11
 800732a:	1d23      	adds	r3, r4, #4
 800732c:	f020 0007 	bic.w	r0, r0, #7
 8007330:	1ac2      	subs	r2, r0, r3
 8007332:	bf1c      	itt	ne
 8007334:	1a1b      	subne	r3, r3, r0
 8007336:	50a3      	strne	r3, [r4, r2]
 8007338:	e7af      	b.n	800729a <_malloc_r+0x22>
 800733a:	6862      	ldr	r2, [r4, #4]
 800733c:	42a3      	cmp	r3, r4
 800733e:	bf0c      	ite	eq
 8007340:	f8c8 2000 	streq.w	r2, [r8]
 8007344:	605a      	strne	r2, [r3, #4]
 8007346:	e7eb      	b.n	8007320 <_malloc_r+0xa8>
 8007348:	4623      	mov	r3, r4
 800734a:	6864      	ldr	r4, [r4, #4]
 800734c:	e7ae      	b.n	80072ac <_malloc_r+0x34>
 800734e:	463c      	mov	r4, r7
 8007350:	687f      	ldr	r7, [r7, #4]
 8007352:	e7b6      	b.n	80072c2 <_malloc_r+0x4a>
 8007354:	461a      	mov	r2, r3
 8007356:	685b      	ldr	r3, [r3, #4]
 8007358:	42a3      	cmp	r3, r4
 800735a:	d1fb      	bne.n	8007354 <_malloc_r+0xdc>
 800735c:	2300      	movs	r3, #0
 800735e:	6053      	str	r3, [r2, #4]
 8007360:	e7de      	b.n	8007320 <_malloc_r+0xa8>
 8007362:	230c      	movs	r3, #12
 8007364:	6033      	str	r3, [r6, #0]
 8007366:	4630      	mov	r0, r6
 8007368:	f000 f80c 	bl	8007384 <__malloc_unlock>
 800736c:	e794      	b.n	8007298 <_malloc_r+0x20>
 800736e:	6005      	str	r5, [r0, #0]
 8007370:	e7d6      	b.n	8007320 <_malloc_r+0xa8>
 8007372:	bf00      	nop
 8007374:	20000538 	.word	0x20000538

08007378 <__malloc_lock>:
 8007378:	4801      	ldr	r0, [pc, #4]	@ (8007380 <__malloc_lock+0x8>)
 800737a:	f7ff b8ae 	b.w	80064da <__retarget_lock_acquire_recursive>
 800737e:	bf00      	nop
 8007380:	20000530 	.word	0x20000530

08007384 <__malloc_unlock>:
 8007384:	4801      	ldr	r0, [pc, #4]	@ (800738c <__malloc_unlock+0x8>)
 8007386:	f7ff b8a9 	b.w	80064dc <__retarget_lock_release_recursive>
 800738a:	bf00      	nop
 800738c:	20000530 	.word	0x20000530

08007390 <_Balloc>:
 8007390:	b570      	push	{r4, r5, r6, lr}
 8007392:	69c6      	ldr	r6, [r0, #28]
 8007394:	4604      	mov	r4, r0
 8007396:	460d      	mov	r5, r1
 8007398:	b976      	cbnz	r6, 80073b8 <_Balloc+0x28>
 800739a:	2010      	movs	r0, #16
 800739c:	f7ff ff42 	bl	8007224 <malloc>
 80073a0:	4602      	mov	r2, r0
 80073a2:	61e0      	str	r0, [r4, #28]
 80073a4:	b920      	cbnz	r0, 80073b0 <_Balloc+0x20>
 80073a6:	4b18      	ldr	r3, [pc, #96]	@ (8007408 <_Balloc+0x78>)
 80073a8:	4818      	ldr	r0, [pc, #96]	@ (800740c <_Balloc+0x7c>)
 80073aa:	216b      	movs	r1, #107	@ 0x6b
 80073ac:	f000 fda6 	bl	8007efc <__assert_func>
 80073b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073b4:	6006      	str	r6, [r0, #0]
 80073b6:	60c6      	str	r6, [r0, #12]
 80073b8:	69e6      	ldr	r6, [r4, #28]
 80073ba:	68f3      	ldr	r3, [r6, #12]
 80073bc:	b183      	cbz	r3, 80073e0 <_Balloc+0x50>
 80073be:	69e3      	ldr	r3, [r4, #28]
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80073c6:	b9b8      	cbnz	r0, 80073f8 <_Balloc+0x68>
 80073c8:	2101      	movs	r1, #1
 80073ca:	fa01 f605 	lsl.w	r6, r1, r5
 80073ce:	1d72      	adds	r2, r6, #5
 80073d0:	0092      	lsls	r2, r2, #2
 80073d2:	4620      	mov	r0, r4
 80073d4:	f000 fdb0 	bl	8007f38 <_calloc_r>
 80073d8:	b160      	cbz	r0, 80073f4 <_Balloc+0x64>
 80073da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80073de:	e00e      	b.n	80073fe <_Balloc+0x6e>
 80073e0:	2221      	movs	r2, #33	@ 0x21
 80073e2:	2104      	movs	r1, #4
 80073e4:	4620      	mov	r0, r4
 80073e6:	f000 fda7 	bl	8007f38 <_calloc_r>
 80073ea:	69e3      	ldr	r3, [r4, #28]
 80073ec:	60f0      	str	r0, [r6, #12]
 80073ee:	68db      	ldr	r3, [r3, #12]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d1e4      	bne.n	80073be <_Balloc+0x2e>
 80073f4:	2000      	movs	r0, #0
 80073f6:	bd70      	pop	{r4, r5, r6, pc}
 80073f8:	6802      	ldr	r2, [r0, #0]
 80073fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80073fe:	2300      	movs	r3, #0
 8007400:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007404:	e7f7      	b.n	80073f6 <_Balloc+0x66>
 8007406:	bf00      	nop
 8007408:	0800866d 	.word	0x0800866d
 800740c:	080086ed 	.word	0x080086ed

08007410 <_Bfree>:
 8007410:	b570      	push	{r4, r5, r6, lr}
 8007412:	69c6      	ldr	r6, [r0, #28]
 8007414:	4605      	mov	r5, r0
 8007416:	460c      	mov	r4, r1
 8007418:	b976      	cbnz	r6, 8007438 <_Bfree+0x28>
 800741a:	2010      	movs	r0, #16
 800741c:	f7ff ff02 	bl	8007224 <malloc>
 8007420:	4602      	mov	r2, r0
 8007422:	61e8      	str	r0, [r5, #28]
 8007424:	b920      	cbnz	r0, 8007430 <_Bfree+0x20>
 8007426:	4b09      	ldr	r3, [pc, #36]	@ (800744c <_Bfree+0x3c>)
 8007428:	4809      	ldr	r0, [pc, #36]	@ (8007450 <_Bfree+0x40>)
 800742a:	218f      	movs	r1, #143	@ 0x8f
 800742c:	f000 fd66 	bl	8007efc <__assert_func>
 8007430:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007434:	6006      	str	r6, [r0, #0]
 8007436:	60c6      	str	r6, [r0, #12]
 8007438:	b13c      	cbz	r4, 800744a <_Bfree+0x3a>
 800743a:	69eb      	ldr	r3, [r5, #28]
 800743c:	6862      	ldr	r2, [r4, #4]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007444:	6021      	str	r1, [r4, #0]
 8007446:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800744a:	bd70      	pop	{r4, r5, r6, pc}
 800744c:	0800866d 	.word	0x0800866d
 8007450:	080086ed 	.word	0x080086ed

08007454 <__multadd>:
 8007454:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007458:	690d      	ldr	r5, [r1, #16]
 800745a:	4607      	mov	r7, r0
 800745c:	460c      	mov	r4, r1
 800745e:	461e      	mov	r6, r3
 8007460:	f101 0c14 	add.w	ip, r1, #20
 8007464:	2000      	movs	r0, #0
 8007466:	f8dc 3000 	ldr.w	r3, [ip]
 800746a:	b299      	uxth	r1, r3
 800746c:	fb02 6101 	mla	r1, r2, r1, r6
 8007470:	0c1e      	lsrs	r6, r3, #16
 8007472:	0c0b      	lsrs	r3, r1, #16
 8007474:	fb02 3306 	mla	r3, r2, r6, r3
 8007478:	b289      	uxth	r1, r1
 800747a:	3001      	adds	r0, #1
 800747c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007480:	4285      	cmp	r5, r0
 8007482:	f84c 1b04 	str.w	r1, [ip], #4
 8007486:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800748a:	dcec      	bgt.n	8007466 <__multadd+0x12>
 800748c:	b30e      	cbz	r6, 80074d2 <__multadd+0x7e>
 800748e:	68a3      	ldr	r3, [r4, #8]
 8007490:	42ab      	cmp	r3, r5
 8007492:	dc19      	bgt.n	80074c8 <__multadd+0x74>
 8007494:	6861      	ldr	r1, [r4, #4]
 8007496:	4638      	mov	r0, r7
 8007498:	3101      	adds	r1, #1
 800749a:	f7ff ff79 	bl	8007390 <_Balloc>
 800749e:	4680      	mov	r8, r0
 80074a0:	b928      	cbnz	r0, 80074ae <__multadd+0x5a>
 80074a2:	4602      	mov	r2, r0
 80074a4:	4b0c      	ldr	r3, [pc, #48]	@ (80074d8 <__multadd+0x84>)
 80074a6:	480d      	ldr	r0, [pc, #52]	@ (80074dc <__multadd+0x88>)
 80074a8:	21ba      	movs	r1, #186	@ 0xba
 80074aa:	f000 fd27 	bl	8007efc <__assert_func>
 80074ae:	6922      	ldr	r2, [r4, #16]
 80074b0:	3202      	adds	r2, #2
 80074b2:	f104 010c 	add.w	r1, r4, #12
 80074b6:	0092      	lsls	r2, r2, #2
 80074b8:	300c      	adds	r0, #12
 80074ba:	f000 fd11 	bl	8007ee0 <memcpy>
 80074be:	4621      	mov	r1, r4
 80074c0:	4638      	mov	r0, r7
 80074c2:	f7ff ffa5 	bl	8007410 <_Bfree>
 80074c6:	4644      	mov	r4, r8
 80074c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80074cc:	3501      	adds	r5, #1
 80074ce:	615e      	str	r6, [r3, #20]
 80074d0:	6125      	str	r5, [r4, #16]
 80074d2:	4620      	mov	r0, r4
 80074d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074d8:	080086dc 	.word	0x080086dc
 80074dc:	080086ed 	.word	0x080086ed

080074e0 <__hi0bits>:
 80074e0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80074e4:	4603      	mov	r3, r0
 80074e6:	bf36      	itet	cc
 80074e8:	0403      	lslcc	r3, r0, #16
 80074ea:	2000      	movcs	r0, #0
 80074ec:	2010      	movcc	r0, #16
 80074ee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80074f2:	bf3c      	itt	cc
 80074f4:	021b      	lslcc	r3, r3, #8
 80074f6:	3008      	addcc	r0, #8
 80074f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074fc:	bf3c      	itt	cc
 80074fe:	011b      	lslcc	r3, r3, #4
 8007500:	3004      	addcc	r0, #4
 8007502:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007506:	bf3c      	itt	cc
 8007508:	009b      	lslcc	r3, r3, #2
 800750a:	3002      	addcc	r0, #2
 800750c:	2b00      	cmp	r3, #0
 800750e:	db05      	blt.n	800751c <__hi0bits+0x3c>
 8007510:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007514:	f100 0001 	add.w	r0, r0, #1
 8007518:	bf08      	it	eq
 800751a:	2020      	moveq	r0, #32
 800751c:	4770      	bx	lr

0800751e <__lo0bits>:
 800751e:	6803      	ldr	r3, [r0, #0]
 8007520:	4602      	mov	r2, r0
 8007522:	f013 0007 	ands.w	r0, r3, #7
 8007526:	d00b      	beq.n	8007540 <__lo0bits+0x22>
 8007528:	07d9      	lsls	r1, r3, #31
 800752a:	d421      	bmi.n	8007570 <__lo0bits+0x52>
 800752c:	0798      	lsls	r0, r3, #30
 800752e:	bf49      	itett	mi
 8007530:	085b      	lsrmi	r3, r3, #1
 8007532:	089b      	lsrpl	r3, r3, #2
 8007534:	2001      	movmi	r0, #1
 8007536:	6013      	strmi	r3, [r2, #0]
 8007538:	bf5c      	itt	pl
 800753a:	6013      	strpl	r3, [r2, #0]
 800753c:	2002      	movpl	r0, #2
 800753e:	4770      	bx	lr
 8007540:	b299      	uxth	r1, r3
 8007542:	b909      	cbnz	r1, 8007548 <__lo0bits+0x2a>
 8007544:	0c1b      	lsrs	r3, r3, #16
 8007546:	2010      	movs	r0, #16
 8007548:	b2d9      	uxtb	r1, r3
 800754a:	b909      	cbnz	r1, 8007550 <__lo0bits+0x32>
 800754c:	3008      	adds	r0, #8
 800754e:	0a1b      	lsrs	r3, r3, #8
 8007550:	0719      	lsls	r1, r3, #28
 8007552:	bf04      	itt	eq
 8007554:	091b      	lsreq	r3, r3, #4
 8007556:	3004      	addeq	r0, #4
 8007558:	0799      	lsls	r1, r3, #30
 800755a:	bf04      	itt	eq
 800755c:	089b      	lsreq	r3, r3, #2
 800755e:	3002      	addeq	r0, #2
 8007560:	07d9      	lsls	r1, r3, #31
 8007562:	d403      	bmi.n	800756c <__lo0bits+0x4e>
 8007564:	085b      	lsrs	r3, r3, #1
 8007566:	f100 0001 	add.w	r0, r0, #1
 800756a:	d003      	beq.n	8007574 <__lo0bits+0x56>
 800756c:	6013      	str	r3, [r2, #0]
 800756e:	4770      	bx	lr
 8007570:	2000      	movs	r0, #0
 8007572:	4770      	bx	lr
 8007574:	2020      	movs	r0, #32
 8007576:	4770      	bx	lr

08007578 <__i2b>:
 8007578:	b510      	push	{r4, lr}
 800757a:	460c      	mov	r4, r1
 800757c:	2101      	movs	r1, #1
 800757e:	f7ff ff07 	bl	8007390 <_Balloc>
 8007582:	4602      	mov	r2, r0
 8007584:	b928      	cbnz	r0, 8007592 <__i2b+0x1a>
 8007586:	4b05      	ldr	r3, [pc, #20]	@ (800759c <__i2b+0x24>)
 8007588:	4805      	ldr	r0, [pc, #20]	@ (80075a0 <__i2b+0x28>)
 800758a:	f240 1145 	movw	r1, #325	@ 0x145
 800758e:	f000 fcb5 	bl	8007efc <__assert_func>
 8007592:	2301      	movs	r3, #1
 8007594:	6144      	str	r4, [r0, #20]
 8007596:	6103      	str	r3, [r0, #16]
 8007598:	bd10      	pop	{r4, pc}
 800759a:	bf00      	nop
 800759c:	080086dc 	.word	0x080086dc
 80075a0:	080086ed 	.word	0x080086ed

080075a4 <__multiply>:
 80075a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075a8:	4617      	mov	r7, r2
 80075aa:	690a      	ldr	r2, [r1, #16]
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	429a      	cmp	r2, r3
 80075b0:	bfa8      	it	ge
 80075b2:	463b      	movge	r3, r7
 80075b4:	4689      	mov	r9, r1
 80075b6:	bfa4      	itt	ge
 80075b8:	460f      	movge	r7, r1
 80075ba:	4699      	movge	r9, r3
 80075bc:	693d      	ldr	r5, [r7, #16]
 80075be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	6879      	ldr	r1, [r7, #4]
 80075c6:	eb05 060a 	add.w	r6, r5, sl
 80075ca:	42b3      	cmp	r3, r6
 80075cc:	b085      	sub	sp, #20
 80075ce:	bfb8      	it	lt
 80075d0:	3101      	addlt	r1, #1
 80075d2:	f7ff fedd 	bl	8007390 <_Balloc>
 80075d6:	b930      	cbnz	r0, 80075e6 <__multiply+0x42>
 80075d8:	4602      	mov	r2, r0
 80075da:	4b41      	ldr	r3, [pc, #260]	@ (80076e0 <__multiply+0x13c>)
 80075dc:	4841      	ldr	r0, [pc, #260]	@ (80076e4 <__multiply+0x140>)
 80075de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80075e2:	f000 fc8b 	bl	8007efc <__assert_func>
 80075e6:	f100 0414 	add.w	r4, r0, #20
 80075ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80075ee:	4623      	mov	r3, r4
 80075f0:	2200      	movs	r2, #0
 80075f2:	4573      	cmp	r3, lr
 80075f4:	d320      	bcc.n	8007638 <__multiply+0x94>
 80075f6:	f107 0814 	add.w	r8, r7, #20
 80075fa:	f109 0114 	add.w	r1, r9, #20
 80075fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007602:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007606:	9302      	str	r3, [sp, #8]
 8007608:	1beb      	subs	r3, r5, r7
 800760a:	3b15      	subs	r3, #21
 800760c:	f023 0303 	bic.w	r3, r3, #3
 8007610:	3304      	adds	r3, #4
 8007612:	3715      	adds	r7, #21
 8007614:	42bd      	cmp	r5, r7
 8007616:	bf38      	it	cc
 8007618:	2304      	movcc	r3, #4
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	9b02      	ldr	r3, [sp, #8]
 800761e:	9103      	str	r1, [sp, #12]
 8007620:	428b      	cmp	r3, r1
 8007622:	d80c      	bhi.n	800763e <__multiply+0x9a>
 8007624:	2e00      	cmp	r6, #0
 8007626:	dd03      	ble.n	8007630 <__multiply+0x8c>
 8007628:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800762c:	2b00      	cmp	r3, #0
 800762e:	d055      	beq.n	80076dc <__multiply+0x138>
 8007630:	6106      	str	r6, [r0, #16]
 8007632:	b005      	add	sp, #20
 8007634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007638:	f843 2b04 	str.w	r2, [r3], #4
 800763c:	e7d9      	b.n	80075f2 <__multiply+0x4e>
 800763e:	f8b1 a000 	ldrh.w	sl, [r1]
 8007642:	f1ba 0f00 	cmp.w	sl, #0
 8007646:	d01f      	beq.n	8007688 <__multiply+0xe4>
 8007648:	46c4      	mov	ip, r8
 800764a:	46a1      	mov	r9, r4
 800764c:	2700      	movs	r7, #0
 800764e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007652:	f8d9 3000 	ldr.w	r3, [r9]
 8007656:	fa1f fb82 	uxth.w	fp, r2
 800765a:	b29b      	uxth	r3, r3
 800765c:	fb0a 330b 	mla	r3, sl, fp, r3
 8007660:	443b      	add	r3, r7
 8007662:	f8d9 7000 	ldr.w	r7, [r9]
 8007666:	0c12      	lsrs	r2, r2, #16
 8007668:	0c3f      	lsrs	r7, r7, #16
 800766a:	fb0a 7202 	mla	r2, sl, r2, r7
 800766e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007672:	b29b      	uxth	r3, r3
 8007674:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007678:	4565      	cmp	r5, ip
 800767a:	f849 3b04 	str.w	r3, [r9], #4
 800767e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007682:	d8e4      	bhi.n	800764e <__multiply+0xaa>
 8007684:	9b01      	ldr	r3, [sp, #4]
 8007686:	50e7      	str	r7, [r4, r3]
 8007688:	9b03      	ldr	r3, [sp, #12]
 800768a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800768e:	3104      	adds	r1, #4
 8007690:	f1b9 0f00 	cmp.w	r9, #0
 8007694:	d020      	beq.n	80076d8 <__multiply+0x134>
 8007696:	6823      	ldr	r3, [r4, #0]
 8007698:	4647      	mov	r7, r8
 800769a:	46a4      	mov	ip, r4
 800769c:	f04f 0a00 	mov.w	sl, #0
 80076a0:	f8b7 b000 	ldrh.w	fp, [r7]
 80076a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80076a8:	fb09 220b 	mla	r2, r9, fp, r2
 80076ac:	4452      	add	r2, sl
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076b4:	f84c 3b04 	str.w	r3, [ip], #4
 80076b8:	f857 3b04 	ldr.w	r3, [r7], #4
 80076bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076c0:	f8bc 3000 	ldrh.w	r3, [ip]
 80076c4:	fb09 330a 	mla	r3, r9, sl, r3
 80076c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80076cc:	42bd      	cmp	r5, r7
 80076ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80076d2:	d8e5      	bhi.n	80076a0 <__multiply+0xfc>
 80076d4:	9a01      	ldr	r2, [sp, #4]
 80076d6:	50a3      	str	r3, [r4, r2]
 80076d8:	3404      	adds	r4, #4
 80076da:	e79f      	b.n	800761c <__multiply+0x78>
 80076dc:	3e01      	subs	r6, #1
 80076de:	e7a1      	b.n	8007624 <__multiply+0x80>
 80076e0:	080086dc 	.word	0x080086dc
 80076e4:	080086ed 	.word	0x080086ed

080076e8 <__pow5mult>:
 80076e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076ec:	4615      	mov	r5, r2
 80076ee:	f012 0203 	ands.w	r2, r2, #3
 80076f2:	4607      	mov	r7, r0
 80076f4:	460e      	mov	r6, r1
 80076f6:	d007      	beq.n	8007708 <__pow5mult+0x20>
 80076f8:	4c25      	ldr	r4, [pc, #148]	@ (8007790 <__pow5mult+0xa8>)
 80076fa:	3a01      	subs	r2, #1
 80076fc:	2300      	movs	r3, #0
 80076fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007702:	f7ff fea7 	bl	8007454 <__multadd>
 8007706:	4606      	mov	r6, r0
 8007708:	10ad      	asrs	r5, r5, #2
 800770a:	d03d      	beq.n	8007788 <__pow5mult+0xa0>
 800770c:	69fc      	ldr	r4, [r7, #28]
 800770e:	b97c      	cbnz	r4, 8007730 <__pow5mult+0x48>
 8007710:	2010      	movs	r0, #16
 8007712:	f7ff fd87 	bl	8007224 <malloc>
 8007716:	4602      	mov	r2, r0
 8007718:	61f8      	str	r0, [r7, #28]
 800771a:	b928      	cbnz	r0, 8007728 <__pow5mult+0x40>
 800771c:	4b1d      	ldr	r3, [pc, #116]	@ (8007794 <__pow5mult+0xac>)
 800771e:	481e      	ldr	r0, [pc, #120]	@ (8007798 <__pow5mult+0xb0>)
 8007720:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007724:	f000 fbea 	bl	8007efc <__assert_func>
 8007728:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800772c:	6004      	str	r4, [r0, #0]
 800772e:	60c4      	str	r4, [r0, #12]
 8007730:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007734:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007738:	b94c      	cbnz	r4, 800774e <__pow5mult+0x66>
 800773a:	f240 2171 	movw	r1, #625	@ 0x271
 800773e:	4638      	mov	r0, r7
 8007740:	f7ff ff1a 	bl	8007578 <__i2b>
 8007744:	2300      	movs	r3, #0
 8007746:	f8c8 0008 	str.w	r0, [r8, #8]
 800774a:	4604      	mov	r4, r0
 800774c:	6003      	str	r3, [r0, #0]
 800774e:	f04f 0900 	mov.w	r9, #0
 8007752:	07eb      	lsls	r3, r5, #31
 8007754:	d50a      	bpl.n	800776c <__pow5mult+0x84>
 8007756:	4631      	mov	r1, r6
 8007758:	4622      	mov	r2, r4
 800775a:	4638      	mov	r0, r7
 800775c:	f7ff ff22 	bl	80075a4 <__multiply>
 8007760:	4631      	mov	r1, r6
 8007762:	4680      	mov	r8, r0
 8007764:	4638      	mov	r0, r7
 8007766:	f7ff fe53 	bl	8007410 <_Bfree>
 800776a:	4646      	mov	r6, r8
 800776c:	106d      	asrs	r5, r5, #1
 800776e:	d00b      	beq.n	8007788 <__pow5mult+0xa0>
 8007770:	6820      	ldr	r0, [r4, #0]
 8007772:	b938      	cbnz	r0, 8007784 <__pow5mult+0x9c>
 8007774:	4622      	mov	r2, r4
 8007776:	4621      	mov	r1, r4
 8007778:	4638      	mov	r0, r7
 800777a:	f7ff ff13 	bl	80075a4 <__multiply>
 800777e:	6020      	str	r0, [r4, #0]
 8007780:	f8c0 9000 	str.w	r9, [r0]
 8007784:	4604      	mov	r4, r0
 8007786:	e7e4      	b.n	8007752 <__pow5mult+0x6a>
 8007788:	4630      	mov	r0, r6
 800778a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800778e:	bf00      	nop
 8007790:	080087a0 	.word	0x080087a0
 8007794:	0800866d 	.word	0x0800866d
 8007798:	080086ed 	.word	0x080086ed

0800779c <__lshift>:
 800779c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077a0:	460c      	mov	r4, r1
 80077a2:	6849      	ldr	r1, [r1, #4]
 80077a4:	6923      	ldr	r3, [r4, #16]
 80077a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077aa:	68a3      	ldr	r3, [r4, #8]
 80077ac:	4607      	mov	r7, r0
 80077ae:	4691      	mov	r9, r2
 80077b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077b4:	f108 0601 	add.w	r6, r8, #1
 80077b8:	42b3      	cmp	r3, r6
 80077ba:	db0b      	blt.n	80077d4 <__lshift+0x38>
 80077bc:	4638      	mov	r0, r7
 80077be:	f7ff fde7 	bl	8007390 <_Balloc>
 80077c2:	4605      	mov	r5, r0
 80077c4:	b948      	cbnz	r0, 80077da <__lshift+0x3e>
 80077c6:	4602      	mov	r2, r0
 80077c8:	4b28      	ldr	r3, [pc, #160]	@ (800786c <__lshift+0xd0>)
 80077ca:	4829      	ldr	r0, [pc, #164]	@ (8007870 <__lshift+0xd4>)
 80077cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80077d0:	f000 fb94 	bl	8007efc <__assert_func>
 80077d4:	3101      	adds	r1, #1
 80077d6:	005b      	lsls	r3, r3, #1
 80077d8:	e7ee      	b.n	80077b8 <__lshift+0x1c>
 80077da:	2300      	movs	r3, #0
 80077dc:	f100 0114 	add.w	r1, r0, #20
 80077e0:	f100 0210 	add.w	r2, r0, #16
 80077e4:	4618      	mov	r0, r3
 80077e6:	4553      	cmp	r3, sl
 80077e8:	db33      	blt.n	8007852 <__lshift+0xb6>
 80077ea:	6920      	ldr	r0, [r4, #16]
 80077ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80077f0:	f104 0314 	add.w	r3, r4, #20
 80077f4:	f019 091f 	ands.w	r9, r9, #31
 80077f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80077fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007800:	d02b      	beq.n	800785a <__lshift+0xbe>
 8007802:	f1c9 0e20 	rsb	lr, r9, #32
 8007806:	468a      	mov	sl, r1
 8007808:	2200      	movs	r2, #0
 800780a:	6818      	ldr	r0, [r3, #0]
 800780c:	fa00 f009 	lsl.w	r0, r0, r9
 8007810:	4310      	orrs	r0, r2
 8007812:	f84a 0b04 	str.w	r0, [sl], #4
 8007816:	f853 2b04 	ldr.w	r2, [r3], #4
 800781a:	459c      	cmp	ip, r3
 800781c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007820:	d8f3      	bhi.n	800780a <__lshift+0x6e>
 8007822:	ebac 0304 	sub.w	r3, ip, r4
 8007826:	3b15      	subs	r3, #21
 8007828:	f023 0303 	bic.w	r3, r3, #3
 800782c:	3304      	adds	r3, #4
 800782e:	f104 0015 	add.w	r0, r4, #21
 8007832:	4560      	cmp	r0, ip
 8007834:	bf88      	it	hi
 8007836:	2304      	movhi	r3, #4
 8007838:	50ca      	str	r2, [r1, r3]
 800783a:	b10a      	cbz	r2, 8007840 <__lshift+0xa4>
 800783c:	f108 0602 	add.w	r6, r8, #2
 8007840:	3e01      	subs	r6, #1
 8007842:	4638      	mov	r0, r7
 8007844:	612e      	str	r6, [r5, #16]
 8007846:	4621      	mov	r1, r4
 8007848:	f7ff fde2 	bl	8007410 <_Bfree>
 800784c:	4628      	mov	r0, r5
 800784e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007852:	f842 0f04 	str.w	r0, [r2, #4]!
 8007856:	3301      	adds	r3, #1
 8007858:	e7c5      	b.n	80077e6 <__lshift+0x4a>
 800785a:	3904      	subs	r1, #4
 800785c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007860:	f841 2f04 	str.w	r2, [r1, #4]!
 8007864:	459c      	cmp	ip, r3
 8007866:	d8f9      	bhi.n	800785c <__lshift+0xc0>
 8007868:	e7ea      	b.n	8007840 <__lshift+0xa4>
 800786a:	bf00      	nop
 800786c:	080086dc 	.word	0x080086dc
 8007870:	080086ed 	.word	0x080086ed

08007874 <__mcmp>:
 8007874:	690a      	ldr	r2, [r1, #16]
 8007876:	4603      	mov	r3, r0
 8007878:	6900      	ldr	r0, [r0, #16]
 800787a:	1a80      	subs	r0, r0, r2
 800787c:	b530      	push	{r4, r5, lr}
 800787e:	d10e      	bne.n	800789e <__mcmp+0x2a>
 8007880:	3314      	adds	r3, #20
 8007882:	3114      	adds	r1, #20
 8007884:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007888:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800788c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007890:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007894:	4295      	cmp	r5, r2
 8007896:	d003      	beq.n	80078a0 <__mcmp+0x2c>
 8007898:	d205      	bcs.n	80078a6 <__mcmp+0x32>
 800789a:	f04f 30ff 	mov.w	r0, #4294967295
 800789e:	bd30      	pop	{r4, r5, pc}
 80078a0:	42a3      	cmp	r3, r4
 80078a2:	d3f3      	bcc.n	800788c <__mcmp+0x18>
 80078a4:	e7fb      	b.n	800789e <__mcmp+0x2a>
 80078a6:	2001      	movs	r0, #1
 80078a8:	e7f9      	b.n	800789e <__mcmp+0x2a>
	...

080078ac <__mdiff>:
 80078ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b0:	4689      	mov	r9, r1
 80078b2:	4606      	mov	r6, r0
 80078b4:	4611      	mov	r1, r2
 80078b6:	4648      	mov	r0, r9
 80078b8:	4614      	mov	r4, r2
 80078ba:	f7ff ffdb 	bl	8007874 <__mcmp>
 80078be:	1e05      	subs	r5, r0, #0
 80078c0:	d112      	bne.n	80078e8 <__mdiff+0x3c>
 80078c2:	4629      	mov	r1, r5
 80078c4:	4630      	mov	r0, r6
 80078c6:	f7ff fd63 	bl	8007390 <_Balloc>
 80078ca:	4602      	mov	r2, r0
 80078cc:	b928      	cbnz	r0, 80078da <__mdiff+0x2e>
 80078ce:	4b3f      	ldr	r3, [pc, #252]	@ (80079cc <__mdiff+0x120>)
 80078d0:	f240 2137 	movw	r1, #567	@ 0x237
 80078d4:	483e      	ldr	r0, [pc, #248]	@ (80079d0 <__mdiff+0x124>)
 80078d6:	f000 fb11 	bl	8007efc <__assert_func>
 80078da:	2301      	movs	r3, #1
 80078dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80078e0:	4610      	mov	r0, r2
 80078e2:	b003      	add	sp, #12
 80078e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078e8:	bfbc      	itt	lt
 80078ea:	464b      	movlt	r3, r9
 80078ec:	46a1      	movlt	r9, r4
 80078ee:	4630      	mov	r0, r6
 80078f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80078f4:	bfba      	itte	lt
 80078f6:	461c      	movlt	r4, r3
 80078f8:	2501      	movlt	r5, #1
 80078fa:	2500      	movge	r5, #0
 80078fc:	f7ff fd48 	bl	8007390 <_Balloc>
 8007900:	4602      	mov	r2, r0
 8007902:	b918      	cbnz	r0, 800790c <__mdiff+0x60>
 8007904:	4b31      	ldr	r3, [pc, #196]	@ (80079cc <__mdiff+0x120>)
 8007906:	f240 2145 	movw	r1, #581	@ 0x245
 800790a:	e7e3      	b.n	80078d4 <__mdiff+0x28>
 800790c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007910:	6926      	ldr	r6, [r4, #16]
 8007912:	60c5      	str	r5, [r0, #12]
 8007914:	f109 0310 	add.w	r3, r9, #16
 8007918:	f109 0514 	add.w	r5, r9, #20
 800791c:	f104 0e14 	add.w	lr, r4, #20
 8007920:	f100 0b14 	add.w	fp, r0, #20
 8007924:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007928:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800792c:	9301      	str	r3, [sp, #4]
 800792e:	46d9      	mov	r9, fp
 8007930:	f04f 0c00 	mov.w	ip, #0
 8007934:	9b01      	ldr	r3, [sp, #4]
 8007936:	f85e 0b04 	ldr.w	r0, [lr], #4
 800793a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800793e:	9301      	str	r3, [sp, #4]
 8007940:	fa1f f38a 	uxth.w	r3, sl
 8007944:	4619      	mov	r1, r3
 8007946:	b283      	uxth	r3, r0
 8007948:	1acb      	subs	r3, r1, r3
 800794a:	0c00      	lsrs	r0, r0, #16
 800794c:	4463      	add	r3, ip
 800794e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007952:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007956:	b29b      	uxth	r3, r3
 8007958:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800795c:	4576      	cmp	r6, lr
 800795e:	f849 3b04 	str.w	r3, [r9], #4
 8007962:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007966:	d8e5      	bhi.n	8007934 <__mdiff+0x88>
 8007968:	1b33      	subs	r3, r6, r4
 800796a:	3b15      	subs	r3, #21
 800796c:	f023 0303 	bic.w	r3, r3, #3
 8007970:	3415      	adds	r4, #21
 8007972:	3304      	adds	r3, #4
 8007974:	42a6      	cmp	r6, r4
 8007976:	bf38      	it	cc
 8007978:	2304      	movcc	r3, #4
 800797a:	441d      	add	r5, r3
 800797c:	445b      	add	r3, fp
 800797e:	461e      	mov	r6, r3
 8007980:	462c      	mov	r4, r5
 8007982:	4544      	cmp	r4, r8
 8007984:	d30e      	bcc.n	80079a4 <__mdiff+0xf8>
 8007986:	f108 0103 	add.w	r1, r8, #3
 800798a:	1b49      	subs	r1, r1, r5
 800798c:	f021 0103 	bic.w	r1, r1, #3
 8007990:	3d03      	subs	r5, #3
 8007992:	45a8      	cmp	r8, r5
 8007994:	bf38      	it	cc
 8007996:	2100      	movcc	r1, #0
 8007998:	440b      	add	r3, r1
 800799a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800799e:	b191      	cbz	r1, 80079c6 <__mdiff+0x11a>
 80079a0:	6117      	str	r7, [r2, #16]
 80079a2:	e79d      	b.n	80078e0 <__mdiff+0x34>
 80079a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80079a8:	46e6      	mov	lr, ip
 80079aa:	0c08      	lsrs	r0, r1, #16
 80079ac:	fa1c fc81 	uxtah	ip, ip, r1
 80079b0:	4471      	add	r1, lr
 80079b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80079b6:	b289      	uxth	r1, r1
 80079b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80079bc:	f846 1b04 	str.w	r1, [r6], #4
 80079c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80079c4:	e7dd      	b.n	8007982 <__mdiff+0xd6>
 80079c6:	3f01      	subs	r7, #1
 80079c8:	e7e7      	b.n	800799a <__mdiff+0xee>
 80079ca:	bf00      	nop
 80079cc:	080086dc 	.word	0x080086dc
 80079d0:	080086ed 	.word	0x080086ed

080079d4 <__d2b>:
 80079d4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80079d8:	460f      	mov	r7, r1
 80079da:	2101      	movs	r1, #1
 80079dc:	ec59 8b10 	vmov	r8, r9, d0
 80079e0:	4616      	mov	r6, r2
 80079e2:	f7ff fcd5 	bl	8007390 <_Balloc>
 80079e6:	4604      	mov	r4, r0
 80079e8:	b930      	cbnz	r0, 80079f8 <__d2b+0x24>
 80079ea:	4602      	mov	r2, r0
 80079ec:	4b23      	ldr	r3, [pc, #140]	@ (8007a7c <__d2b+0xa8>)
 80079ee:	4824      	ldr	r0, [pc, #144]	@ (8007a80 <__d2b+0xac>)
 80079f0:	f240 310f 	movw	r1, #783	@ 0x30f
 80079f4:	f000 fa82 	bl	8007efc <__assert_func>
 80079f8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079fc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a00:	b10d      	cbz	r5, 8007a06 <__d2b+0x32>
 8007a02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a06:	9301      	str	r3, [sp, #4]
 8007a08:	f1b8 0300 	subs.w	r3, r8, #0
 8007a0c:	d023      	beq.n	8007a56 <__d2b+0x82>
 8007a0e:	4668      	mov	r0, sp
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	f7ff fd84 	bl	800751e <__lo0bits>
 8007a16:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a1a:	b1d0      	cbz	r0, 8007a52 <__d2b+0x7e>
 8007a1c:	f1c0 0320 	rsb	r3, r0, #32
 8007a20:	fa02 f303 	lsl.w	r3, r2, r3
 8007a24:	430b      	orrs	r3, r1
 8007a26:	40c2      	lsrs	r2, r0
 8007a28:	6163      	str	r3, [r4, #20]
 8007a2a:	9201      	str	r2, [sp, #4]
 8007a2c:	9b01      	ldr	r3, [sp, #4]
 8007a2e:	61a3      	str	r3, [r4, #24]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	bf0c      	ite	eq
 8007a34:	2201      	moveq	r2, #1
 8007a36:	2202      	movne	r2, #2
 8007a38:	6122      	str	r2, [r4, #16]
 8007a3a:	b1a5      	cbz	r5, 8007a66 <__d2b+0x92>
 8007a3c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007a40:	4405      	add	r5, r0
 8007a42:	603d      	str	r5, [r7, #0]
 8007a44:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007a48:	6030      	str	r0, [r6, #0]
 8007a4a:	4620      	mov	r0, r4
 8007a4c:	b003      	add	sp, #12
 8007a4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007a52:	6161      	str	r1, [r4, #20]
 8007a54:	e7ea      	b.n	8007a2c <__d2b+0x58>
 8007a56:	a801      	add	r0, sp, #4
 8007a58:	f7ff fd61 	bl	800751e <__lo0bits>
 8007a5c:	9b01      	ldr	r3, [sp, #4]
 8007a5e:	6163      	str	r3, [r4, #20]
 8007a60:	3020      	adds	r0, #32
 8007a62:	2201      	movs	r2, #1
 8007a64:	e7e8      	b.n	8007a38 <__d2b+0x64>
 8007a66:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a6a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007a6e:	6038      	str	r0, [r7, #0]
 8007a70:	6918      	ldr	r0, [r3, #16]
 8007a72:	f7ff fd35 	bl	80074e0 <__hi0bits>
 8007a76:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007a7a:	e7e5      	b.n	8007a48 <__d2b+0x74>
 8007a7c:	080086dc 	.word	0x080086dc
 8007a80:	080086ed 	.word	0x080086ed

08007a84 <__ssputs_r>:
 8007a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a88:	688e      	ldr	r6, [r1, #8]
 8007a8a:	461f      	mov	r7, r3
 8007a8c:	42be      	cmp	r6, r7
 8007a8e:	680b      	ldr	r3, [r1, #0]
 8007a90:	4682      	mov	sl, r0
 8007a92:	460c      	mov	r4, r1
 8007a94:	4690      	mov	r8, r2
 8007a96:	d82d      	bhi.n	8007af4 <__ssputs_r+0x70>
 8007a98:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007a9c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007aa0:	d026      	beq.n	8007af0 <__ssputs_r+0x6c>
 8007aa2:	6965      	ldr	r5, [r4, #20]
 8007aa4:	6909      	ldr	r1, [r1, #16]
 8007aa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007aaa:	eba3 0901 	sub.w	r9, r3, r1
 8007aae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007ab2:	1c7b      	adds	r3, r7, #1
 8007ab4:	444b      	add	r3, r9
 8007ab6:	106d      	asrs	r5, r5, #1
 8007ab8:	429d      	cmp	r5, r3
 8007aba:	bf38      	it	cc
 8007abc:	461d      	movcc	r5, r3
 8007abe:	0553      	lsls	r3, r2, #21
 8007ac0:	d527      	bpl.n	8007b12 <__ssputs_r+0x8e>
 8007ac2:	4629      	mov	r1, r5
 8007ac4:	f7ff fbd8 	bl	8007278 <_malloc_r>
 8007ac8:	4606      	mov	r6, r0
 8007aca:	b360      	cbz	r0, 8007b26 <__ssputs_r+0xa2>
 8007acc:	6921      	ldr	r1, [r4, #16]
 8007ace:	464a      	mov	r2, r9
 8007ad0:	f000 fa06 	bl	8007ee0 <memcpy>
 8007ad4:	89a3      	ldrh	r3, [r4, #12]
 8007ad6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007ada:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ade:	81a3      	strh	r3, [r4, #12]
 8007ae0:	6126      	str	r6, [r4, #16]
 8007ae2:	6165      	str	r5, [r4, #20]
 8007ae4:	444e      	add	r6, r9
 8007ae6:	eba5 0509 	sub.w	r5, r5, r9
 8007aea:	6026      	str	r6, [r4, #0]
 8007aec:	60a5      	str	r5, [r4, #8]
 8007aee:	463e      	mov	r6, r7
 8007af0:	42be      	cmp	r6, r7
 8007af2:	d900      	bls.n	8007af6 <__ssputs_r+0x72>
 8007af4:	463e      	mov	r6, r7
 8007af6:	6820      	ldr	r0, [r4, #0]
 8007af8:	4632      	mov	r2, r6
 8007afa:	4641      	mov	r1, r8
 8007afc:	f000 f9c6 	bl	8007e8c <memmove>
 8007b00:	68a3      	ldr	r3, [r4, #8]
 8007b02:	1b9b      	subs	r3, r3, r6
 8007b04:	60a3      	str	r3, [r4, #8]
 8007b06:	6823      	ldr	r3, [r4, #0]
 8007b08:	4433      	add	r3, r6
 8007b0a:	6023      	str	r3, [r4, #0]
 8007b0c:	2000      	movs	r0, #0
 8007b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b12:	462a      	mov	r2, r5
 8007b14:	f000 fa36 	bl	8007f84 <_realloc_r>
 8007b18:	4606      	mov	r6, r0
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d1e0      	bne.n	8007ae0 <__ssputs_r+0x5c>
 8007b1e:	6921      	ldr	r1, [r4, #16]
 8007b20:	4650      	mov	r0, sl
 8007b22:	f7ff fb35 	bl	8007190 <_free_r>
 8007b26:	230c      	movs	r3, #12
 8007b28:	f8ca 3000 	str.w	r3, [sl]
 8007b2c:	89a3      	ldrh	r3, [r4, #12]
 8007b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b32:	81a3      	strh	r3, [r4, #12]
 8007b34:	f04f 30ff 	mov.w	r0, #4294967295
 8007b38:	e7e9      	b.n	8007b0e <__ssputs_r+0x8a>
	...

08007b3c <_svfiprintf_r>:
 8007b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b40:	4698      	mov	r8, r3
 8007b42:	898b      	ldrh	r3, [r1, #12]
 8007b44:	061b      	lsls	r3, r3, #24
 8007b46:	b09d      	sub	sp, #116	@ 0x74
 8007b48:	4607      	mov	r7, r0
 8007b4a:	460d      	mov	r5, r1
 8007b4c:	4614      	mov	r4, r2
 8007b4e:	d510      	bpl.n	8007b72 <_svfiprintf_r+0x36>
 8007b50:	690b      	ldr	r3, [r1, #16]
 8007b52:	b973      	cbnz	r3, 8007b72 <_svfiprintf_r+0x36>
 8007b54:	2140      	movs	r1, #64	@ 0x40
 8007b56:	f7ff fb8f 	bl	8007278 <_malloc_r>
 8007b5a:	6028      	str	r0, [r5, #0]
 8007b5c:	6128      	str	r0, [r5, #16]
 8007b5e:	b930      	cbnz	r0, 8007b6e <_svfiprintf_r+0x32>
 8007b60:	230c      	movs	r3, #12
 8007b62:	603b      	str	r3, [r7, #0]
 8007b64:	f04f 30ff 	mov.w	r0, #4294967295
 8007b68:	b01d      	add	sp, #116	@ 0x74
 8007b6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b6e:	2340      	movs	r3, #64	@ 0x40
 8007b70:	616b      	str	r3, [r5, #20]
 8007b72:	2300      	movs	r3, #0
 8007b74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b76:	2320      	movs	r3, #32
 8007b78:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007b7c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b80:	2330      	movs	r3, #48	@ 0x30
 8007b82:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007d20 <_svfiprintf_r+0x1e4>
 8007b86:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007b8a:	f04f 0901 	mov.w	r9, #1
 8007b8e:	4623      	mov	r3, r4
 8007b90:	469a      	mov	sl, r3
 8007b92:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b96:	b10a      	cbz	r2, 8007b9c <_svfiprintf_r+0x60>
 8007b98:	2a25      	cmp	r2, #37	@ 0x25
 8007b9a:	d1f9      	bne.n	8007b90 <_svfiprintf_r+0x54>
 8007b9c:	ebba 0b04 	subs.w	fp, sl, r4
 8007ba0:	d00b      	beq.n	8007bba <_svfiprintf_r+0x7e>
 8007ba2:	465b      	mov	r3, fp
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	4638      	mov	r0, r7
 8007baa:	f7ff ff6b 	bl	8007a84 <__ssputs_r>
 8007bae:	3001      	adds	r0, #1
 8007bb0:	f000 80a7 	beq.w	8007d02 <_svfiprintf_r+0x1c6>
 8007bb4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bb6:	445a      	add	r2, fp
 8007bb8:	9209      	str	r2, [sp, #36]	@ 0x24
 8007bba:	f89a 3000 	ldrb.w	r3, [sl]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	f000 809f 	beq.w	8007d02 <_svfiprintf_r+0x1c6>
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	f04f 32ff 	mov.w	r2, #4294967295
 8007bca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007bce:	f10a 0a01 	add.w	sl, sl, #1
 8007bd2:	9304      	str	r3, [sp, #16]
 8007bd4:	9307      	str	r3, [sp, #28]
 8007bd6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007bda:	931a      	str	r3, [sp, #104]	@ 0x68
 8007bdc:	4654      	mov	r4, sl
 8007bde:	2205      	movs	r2, #5
 8007be0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007be4:	484e      	ldr	r0, [pc, #312]	@ (8007d20 <_svfiprintf_r+0x1e4>)
 8007be6:	f7f8 fafb 	bl	80001e0 <memchr>
 8007bea:	9a04      	ldr	r2, [sp, #16]
 8007bec:	b9d8      	cbnz	r0, 8007c26 <_svfiprintf_r+0xea>
 8007bee:	06d0      	lsls	r0, r2, #27
 8007bf0:	bf44      	itt	mi
 8007bf2:	2320      	movmi	r3, #32
 8007bf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007bf8:	0711      	lsls	r1, r2, #28
 8007bfa:	bf44      	itt	mi
 8007bfc:	232b      	movmi	r3, #43	@ 0x2b
 8007bfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007c02:	f89a 3000 	ldrb.w	r3, [sl]
 8007c06:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c08:	d015      	beq.n	8007c36 <_svfiprintf_r+0xfa>
 8007c0a:	9a07      	ldr	r2, [sp, #28]
 8007c0c:	4654      	mov	r4, sl
 8007c0e:	2000      	movs	r0, #0
 8007c10:	f04f 0c0a 	mov.w	ip, #10
 8007c14:	4621      	mov	r1, r4
 8007c16:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c1a:	3b30      	subs	r3, #48	@ 0x30
 8007c1c:	2b09      	cmp	r3, #9
 8007c1e:	d94b      	bls.n	8007cb8 <_svfiprintf_r+0x17c>
 8007c20:	b1b0      	cbz	r0, 8007c50 <_svfiprintf_r+0x114>
 8007c22:	9207      	str	r2, [sp, #28]
 8007c24:	e014      	b.n	8007c50 <_svfiprintf_r+0x114>
 8007c26:	eba0 0308 	sub.w	r3, r0, r8
 8007c2a:	fa09 f303 	lsl.w	r3, r9, r3
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	9304      	str	r3, [sp, #16]
 8007c32:	46a2      	mov	sl, r4
 8007c34:	e7d2      	b.n	8007bdc <_svfiprintf_r+0xa0>
 8007c36:	9b03      	ldr	r3, [sp, #12]
 8007c38:	1d19      	adds	r1, r3, #4
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	9103      	str	r1, [sp, #12]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	bfbb      	ittet	lt
 8007c42:	425b      	neglt	r3, r3
 8007c44:	f042 0202 	orrlt.w	r2, r2, #2
 8007c48:	9307      	strge	r3, [sp, #28]
 8007c4a:	9307      	strlt	r3, [sp, #28]
 8007c4c:	bfb8      	it	lt
 8007c4e:	9204      	strlt	r2, [sp, #16]
 8007c50:	7823      	ldrb	r3, [r4, #0]
 8007c52:	2b2e      	cmp	r3, #46	@ 0x2e
 8007c54:	d10a      	bne.n	8007c6c <_svfiprintf_r+0x130>
 8007c56:	7863      	ldrb	r3, [r4, #1]
 8007c58:	2b2a      	cmp	r3, #42	@ 0x2a
 8007c5a:	d132      	bne.n	8007cc2 <_svfiprintf_r+0x186>
 8007c5c:	9b03      	ldr	r3, [sp, #12]
 8007c5e:	1d1a      	adds	r2, r3, #4
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	9203      	str	r2, [sp, #12]
 8007c64:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007c68:	3402      	adds	r4, #2
 8007c6a:	9305      	str	r3, [sp, #20]
 8007c6c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007d30 <_svfiprintf_r+0x1f4>
 8007c70:	7821      	ldrb	r1, [r4, #0]
 8007c72:	2203      	movs	r2, #3
 8007c74:	4650      	mov	r0, sl
 8007c76:	f7f8 fab3 	bl	80001e0 <memchr>
 8007c7a:	b138      	cbz	r0, 8007c8c <_svfiprintf_r+0x150>
 8007c7c:	9b04      	ldr	r3, [sp, #16]
 8007c7e:	eba0 000a 	sub.w	r0, r0, sl
 8007c82:	2240      	movs	r2, #64	@ 0x40
 8007c84:	4082      	lsls	r2, r0
 8007c86:	4313      	orrs	r3, r2
 8007c88:	3401      	adds	r4, #1
 8007c8a:	9304      	str	r3, [sp, #16]
 8007c8c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c90:	4824      	ldr	r0, [pc, #144]	@ (8007d24 <_svfiprintf_r+0x1e8>)
 8007c92:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c96:	2206      	movs	r2, #6
 8007c98:	f7f8 faa2 	bl	80001e0 <memchr>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	d036      	beq.n	8007d0e <_svfiprintf_r+0x1d2>
 8007ca0:	4b21      	ldr	r3, [pc, #132]	@ (8007d28 <_svfiprintf_r+0x1ec>)
 8007ca2:	bb1b      	cbnz	r3, 8007cec <_svfiprintf_r+0x1b0>
 8007ca4:	9b03      	ldr	r3, [sp, #12]
 8007ca6:	3307      	adds	r3, #7
 8007ca8:	f023 0307 	bic.w	r3, r3, #7
 8007cac:	3308      	adds	r3, #8
 8007cae:	9303      	str	r3, [sp, #12]
 8007cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cb2:	4433      	add	r3, r6
 8007cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cb6:	e76a      	b.n	8007b8e <_svfiprintf_r+0x52>
 8007cb8:	fb0c 3202 	mla	r2, ip, r2, r3
 8007cbc:	460c      	mov	r4, r1
 8007cbe:	2001      	movs	r0, #1
 8007cc0:	e7a8      	b.n	8007c14 <_svfiprintf_r+0xd8>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	3401      	adds	r4, #1
 8007cc6:	9305      	str	r3, [sp, #20]
 8007cc8:	4619      	mov	r1, r3
 8007cca:	f04f 0c0a 	mov.w	ip, #10
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007cd4:	3a30      	subs	r2, #48	@ 0x30
 8007cd6:	2a09      	cmp	r2, #9
 8007cd8:	d903      	bls.n	8007ce2 <_svfiprintf_r+0x1a6>
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d0c6      	beq.n	8007c6c <_svfiprintf_r+0x130>
 8007cde:	9105      	str	r1, [sp, #20]
 8007ce0:	e7c4      	b.n	8007c6c <_svfiprintf_r+0x130>
 8007ce2:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ce6:	4604      	mov	r4, r0
 8007ce8:	2301      	movs	r3, #1
 8007cea:	e7f0      	b.n	8007cce <_svfiprintf_r+0x192>
 8007cec:	ab03      	add	r3, sp, #12
 8007cee:	9300      	str	r3, [sp, #0]
 8007cf0:	462a      	mov	r2, r5
 8007cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8007d2c <_svfiprintf_r+0x1f0>)
 8007cf4:	a904      	add	r1, sp, #16
 8007cf6:	4638      	mov	r0, r7
 8007cf8:	f7fd fe94 	bl	8005a24 <_printf_float>
 8007cfc:	1c42      	adds	r2, r0, #1
 8007cfe:	4606      	mov	r6, r0
 8007d00:	d1d6      	bne.n	8007cb0 <_svfiprintf_r+0x174>
 8007d02:	89ab      	ldrh	r3, [r5, #12]
 8007d04:	065b      	lsls	r3, r3, #25
 8007d06:	f53f af2d 	bmi.w	8007b64 <_svfiprintf_r+0x28>
 8007d0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007d0c:	e72c      	b.n	8007b68 <_svfiprintf_r+0x2c>
 8007d0e:	ab03      	add	r3, sp, #12
 8007d10:	9300      	str	r3, [sp, #0]
 8007d12:	462a      	mov	r2, r5
 8007d14:	4b05      	ldr	r3, [pc, #20]	@ (8007d2c <_svfiprintf_r+0x1f0>)
 8007d16:	a904      	add	r1, sp, #16
 8007d18:	4638      	mov	r0, r7
 8007d1a:	f7fe f91b 	bl	8005f54 <_printf_i>
 8007d1e:	e7ed      	b.n	8007cfc <_svfiprintf_r+0x1c0>
 8007d20:	08008746 	.word	0x08008746
 8007d24:	08008750 	.word	0x08008750
 8007d28:	08005a25 	.word	0x08005a25
 8007d2c:	08007a85 	.word	0x08007a85
 8007d30:	0800874c 	.word	0x0800874c

08007d34 <__sflush_r>:
 8007d34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d3c:	0716      	lsls	r6, r2, #28
 8007d3e:	4605      	mov	r5, r0
 8007d40:	460c      	mov	r4, r1
 8007d42:	d454      	bmi.n	8007dee <__sflush_r+0xba>
 8007d44:	684b      	ldr	r3, [r1, #4]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	dc02      	bgt.n	8007d50 <__sflush_r+0x1c>
 8007d4a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	dd48      	ble.n	8007de2 <__sflush_r+0xae>
 8007d50:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d52:	2e00      	cmp	r6, #0
 8007d54:	d045      	beq.n	8007de2 <__sflush_r+0xae>
 8007d56:	2300      	movs	r3, #0
 8007d58:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d5c:	682f      	ldr	r7, [r5, #0]
 8007d5e:	6a21      	ldr	r1, [r4, #32]
 8007d60:	602b      	str	r3, [r5, #0]
 8007d62:	d030      	beq.n	8007dc6 <__sflush_r+0x92>
 8007d64:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d66:	89a3      	ldrh	r3, [r4, #12]
 8007d68:	0759      	lsls	r1, r3, #29
 8007d6a:	d505      	bpl.n	8007d78 <__sflush_r+0x44>
 8007d6c:	6863      	ldr	r3, [r4, #4]
 8007d6e:	1ad2      	subs	r2, r2, r3
 8007d70:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d72:	b10b      	cbz	r3, 8007d78 <__sflush_r+0x44>
 8007d74:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d76:	1ad2      	subs	r2, r2, r3
 8007d78:	2300      	movs	r3, #0
 8007d7a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d7c:	6a21      	ldr	r1, [r4, #32]
 8007d7e:	4628      	mov	r0, r5
 8007d80:	47b0      	blx	r6
 8007d82:	1c43      	adds	r3, r0, #1
 8007d84:	89a3      	ldrh	r3, [r4, #12]
 8007d86:	d106      	bne.n	8007d96 <__sflush_r+0x62>
 8007d88:	6829      	ldr	r1, [r5, #0]
 8007d8a:	291d      	cmp	r1, #29
 8007d8c:	d82b      	bhi.n	8007de6 <__sflush_r+0xb2>
 8007d8e:	4a2a      	ldr	r2, [pc, #168]	@ (8007e38 <__sflush_r+0x104>)
 8007d90:	40ca      	lsrs	r2, r1
 8007d92:	07d6      	lsls	r6, r2, #31
 8007d94:	d527      	bpl.n	8007de6 <__sflush_r+0xb2>
 8007d96:	2200      	movs	r2, #0
 8007d98:	6062      	str	r2, [r4, #4]
 8007d9a:	04d9      	lsls	r1, r3, #19
 8007d9c:	6922      	ldr	r2, [r4, #16]
 8007d9e:	6022      	str	r2, [r4, #0]
 8007da0:	d504      	bpl.n	8007dac <__sflush_r+0x78>
 8007da2:	1c42      	adds	r2, r0, #1
 8007da4:	d101      	bne.n	8007daa <__sflush_r+0x76>
 8007da6:	682b      	ldr	r3, [r5, #0]
 8007da8:	b903      	cbnz	r3, 8007dac <__sflush_r+0x78>
 8007daa:	6560      	str	r0, [r4, #84]	@ 0x54
 8007dac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007dae:	602f      	str	r7, [r5, #0]
 8007db0:	b1b9      	cbz	r1, 8007de2 <__sflush_r+0xae>
 8007db2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007db6:	4299      	cmp	r1, r3
 8007db8:	d002      	beq.n	8007dc0 <__sflush_r+0x8c>
 8007dba:	4628      	mov	r0, r5
 8007dbc:	f7ff f9e8 	bl	8007190 <_free_r>
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007dc4:	e00d      	b.n	8007de2 <__sflush_r+0xae>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	4628      	mov	r0, r5
 8007dca:	47b0      	blx	r6
 8007dcc:	4602      	mov	r2, r0
 8007dce:	1c50      	adds	r0, r2, #1
 8007dd0:	d1c9      	bne.n	8007d66 <__sflush_r+0x32>
 8007dd2:	682b      	ldr	r3, [r5, #0]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d0c6      	beq.n	8007d66 <__sflush_r+0x32>
 8007dd8:	2b1d      	cmp	r3, #29
 8007dda:	d001      	beq.n	8007de0 <__sflush_r+0xac>
 8007ddc:	2b16      	cmp	r3, #22
 8007dde:	d11e      	bne.n	8007e1e <__sflush_r+0xea>
 8007de0:	602f      	str	r7, [r5, #0]
 8007de2:	2000      	movs	r0, #0
 8007de4:	e022      	b.n	8007e2c <__sflush_r+0xf8>
 8007de6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dea:	b21b      	sxth	r3, r3
 8007dec:	e01b      	b.n	8007e26 <__sflush_r+0xf2>
 8007dee:	690f      	ldr	r7, [r1, #16]
 8007df0:	2f00      	cmp	r7, #0
 8007df2:	d0f6      	beq.n	8007de2 <__sflush_r+0xae>
 8007df4:	0793      	lsls	r3, r2, #30
 8007df6:	680e      	ldr	r6, [r1, #0]
 8007df8:	bf08      	it	eq
 8007dfa:	694b      	ldreq	r3, [r1, #20]
 8007dfc:	600f      	str	r7, [r1, #0]
 8007dfe:	bf18      	it	ne
 8007e00:	2300      	movne	r3, #0
 8007e02:	eba6 0807 	sub.w	r8, r6, r7
 8007e06:	608b      	str	r3, [r1, #8]
 8007e08:	f1b8 0f00 	cmp.w	r8, #0
 8007e0c:	dde9      	ble.n	8007de2 <__sflush_r+0xae>
 8007e0e:	6a21      	ldr	r1, [r4, #32]
 8007e10:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007e12:	4643      	mov	r3, r8
 8007e14:	463a      	mov	r2, r7
 8007e16:	4628      	mov	r0, r5
 8007e18:	47b0      	blx	r6
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	dc08      	bgt.n	8007e30 <__sflush_r+0xfc>
 8007e1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e26:	81a3      	strh	r3, [r4, #12]
 8007e28:	f04f 30ff 	mov.w	r0, #4294967295
 8007e2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e30:	4407      	add	r7, r0
 8007e32:	eba8 0800 	sub.w	r8, r8, r0
 8007e36:	e7e7      	b.n	8007e08 <__sflush_r+0xd4>
 8007e38:	20400001 	.word	0x20400001

08007e3c <_fflush_r>:
 8007e3c:	b538      	push	{r3, r4, r5, lr}
 8007e3e:	690b      	ldr	r3, [r1, #16]
 8007e40:	4605      	mov	r5, r0
 8007e42:	460c      	mov	r4, r1
 8007e44:	b913      	cbnz	r3, 8007e4c <_fflush_r+0x10>
 8007e46:	2500      	movs	r5, #0
 8007e48:	4628      	mov	r0, r5
 8007e4a:	bd38      	pop	{r3, r4, r5, pc}
 8007e4c:	b118      	cbz	r0, 8007e56 <_fflush_r+0x1a>
 8007e4e:	6a03      	ldr	r3, [r0, #32]
 8007e50:	b90b      	cbnz	r3, 8007e56 <_fflush_r+0x1a>
 8007e52:	f7fe fa29 	bl	80062a8 <__sinit>
 8007e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d0f3      	beq.n	8007e46 <_fflush_r+0xa>
 8007e5e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e60:	07d0      	lsls	r0, r2, #31
 8007e62:	d404      	bmi.n	8007e6e <_fflush_r+0x32>
 8007e64:	0599      	lsls	r1, r3, #22
 8007e66:	d402      	bmi.n	8007e6e <_fflush_r+0x32>
 8007e68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e6a:	f7fe fb36 	bl	80064da <__retarget_lock_acquire_recursive>
 8007e6e:	4628      	mov	r0, r5
 8007e70:	4621      	mov	r1, r4
 8007e72:	f7ff ff5f 	bl	8007d34 <__sflush_r>
 8007e76:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e78:	07da      	lsls	r2, r3, #31
 8007e7a:	4605      	mov	r5, r0
 8007e7c:	d4e4      	bmi.n	8007e48 <_fflush_r+0xc>
 8007e7e:	89a3      	ldrh	r3, [r4, #12]
 8007e80:	059b      	lsls	r3, r3, #22
 8007e82:	d4e1      	bmi.n	8007e48 <_fflush_r+0xc>
 8007e84:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e86:	f7fe fb29 	bl	80064dc <__retarget_lock_release_recursive>
 8007e8a:	e7dd      	b.n	8007e48 <_fflush_r+0xc>

08007e8c <memmove>:
 8007e8c:	4288      	cmp	r0, r1
 8007e8e:	b510      	push	{r4, lr}
 8007e90:	eb01 0402 	add.w	r4, r1, r2
 8007e94:	d902      	bls.n	8007e9c <memmove+0x10>
 8007e96:	4284      	cmp	r4, r0
 8007e98:	4623      	mov	r3, r4
 8007e9a:	d807      	bhi.n	8007eac <memmove+0x20>
 8007e9c:	1e43      	subs	r3, r0, #1
 8007e9e:	42a1      	cmp	r1, r4
 8007ea0:	d008      	beq.n	8007eb4 <memmove+0x28>
 8007ea2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007ea6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007eaa:	e7f8      	b.n	8007e9e <memmove+0x12>
 8007eac:	4402      	add	r2, r0
 8007eae:	4601      	mov	r1, r0
 8007eb0:	428a      	cmp	r2, r1
 8007eb2:	d100      	bne.n	8007eb6 <memmove+0x2a>
 8007eb4:	bd10      	pop	{r4, pc}
 8007eb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007eba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007ebe:	e7f7      	b.n	8007eb0 <memmove+0x24>

08007ec0 <_sbrk_r>:
 8007ec0:	b538      	push	{r3, r4, r5, lr}
 8007ec2:	4d06      	ldr	r5, [pc, #24]	@ (8007edc <_sbrk_r+0x1c>)
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	4604      	mov	r4, r0
 8007ec8:	4608      	mov	r0, r1
 8007eca:	602b      	str	r3, [r5, #0]
 8007ecc:	f7fa f8fa 	bl	80020c4 <_sbrk>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	d102      	bne.n	8007eda <_sbrk_r+0x1a>
 8007ed4:	682b      	ldr	r3, [r5, #0]
 8007ed6:	b103      	cbz	r3, 8007eda <_sbrk_r+0x1a>
 8007ed8:	6023      	str	r3, [r4, #0]
 8007eda:	bd38      	pop	{r3, r4, r5, pc}
 8007edc:	2000052c 	.word	0x2000052c

08007ee0 <memcpy>:
 8007ee0:	440a      	add	r2, r1
 8007ee2:	4291      	cmp	r1, r2
 8007ee4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007ee8:	d100      	bne.n	8007eec <memcpy+0xc>
 8007eea:	4770      	bx	lr
 8007eec:	b510      	push	{r4, lr}
 8007eee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ef2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ef6:	4291      	cmp	r1, r2
 8007ef8:	d1f9      	bne.n	8007eee <memcpy+0xe>
 8007efa:	bd10      	pop	{r4, pc}

08007efc <__assert_func>:
 8007efc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007efe:	4614      	mov	r4, r2
 8007f00:	461a      	mov	r2, r3
 8007f02:	4b09      	ldr	r3, [pc, #36]	@ (8007f28 <__assert_func+0x2c>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4605      	mov	r5, r0
 8007f08:	68d8      	ldr	r0, [r3, #12]
 8007f0a:	b14c      	cbz	r4, 8007f20 <__assert_func+0x24>
 8007f0c:	4b07      	ldr	r3, [pc, #28]	@ (8007f2c <__assert_func+0x30>)
 8007f0e:	9100      	str	r1, [sp, #0]
 8007f10:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f14:	4906      	ldr	r1, [pc, #24]	@ (8007f30 <__assert_func+0x34>)
 8007f16:	462b      	mov	r3, r5
 8007f18:	f000 f870 	bl	8007ffc <fiprintf>
 8007f1c:	f000 f880 	bl	8008020 <abort>
 8007f20:	4b04      	ldr	r3, [pc, #16]	@ (8007f34 <__assert_func+0x38>)
 8007f22:	461c      	mov	r4, r3
 8007f24:	e7f3      	b.n	8007f0e <__assert_func+0x12>
 8007f26:	bf00      	nop
 8007f28:	20000018 	.word	0x20000018
 8007f2c:	08008761 	.word	0x08008761
 8007f30:	0800876e 	.word	0x0800876e
 8007f34:	0800879c 	.word	0x0800879c

08007f38 <_calloc_r>:
 8007f38:	b570      	push	{r4, r5, r6, lr}
 8007f3a:	fba1 5402 	umull	r5, r4, r1, r2
 8007f3e:	b934      	cbnz	r4, 8007f4e <_calloc_r+0x16>
 8007f40:	4629      	mov	r1, r5
 8007f42:	f7ff f999 	bl	8007278 <_malloc_r>
 8007f46:	4606      	mov	r6, r0
 8007f48:	b928      	cbnz	r0, 8007f56 <_calloc_r+0x1e>
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	bd70      	pop	{r4, r5, r6, pc}
 8007f4e:	220c      	movs	r2, #12
 8007f50:	6002      	str	r2, [r0, #0]
 8007f52:	2600      	movs	r6, #0
 8007f54:	e7f9      	b.n	8007f4a <_calloc_r+0x12>
 8007f56:	462a      	mov	r2, r5
 8007f58:	4621      	mov	r1, r4
 8007f5a:	f7fe fa40 	bl	80063de <memset>
 8007f5e:	e7f4      	b.n	8007f4a <_calloc_r+0x12>

08007f60 <__ascii_mbtowc>:
 8007f60:	b082      	sub	sp, #8
 8007f62:	b901      	cbnz	r1, 8007f66 <__ascii_mbtowc+0x6>
 8007f64:	a901      	add	r1, sp, #4
 8007f66:	b142      	cbz	r2, 8007f7a <__ascii_mbtowc+0x1a>
 8007f68:	b14b      	cbz	r3, 8007f7e <__ascii_mbtowc+0x1e>
 8007f6a:	7813      	ldrb	r3, [r2, #0]
 8007f6c:	600b      	str	r3, [r1, #0]
 8007f6e:	7812      	ldrb	r2, [r2, #0]
 8007f70:	1e10      	subs	r0, r2, #0
 8007f72:	bf18      	it	ne
 8007f74:	2001      	movne	r0, #1
 8007f76:	b002      	add	sp, #8
 8007f78:	4770      	bx	lr
 8007f7a:	4610      	mov	r0, r2
 8007f7c:	e7fb      	b.n	8007f76 <__ascii_mbtowc+0x16>
 8007f7e:	f06f 0001 	mvn.w	r0, #1
 8007f82:	e7f8      	b.n	8007f76 <__ascii_mbtowc+0x16>

08007f84 <_realloc_r>:
 8007f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f88:	4607      	mov	r7, r0
 8007f8a:	4614      	mov	r4, r2
 8007f8c:	460d      	mov	r5, r1
 8007f8e:	b921      	cbnz	r1, 8007f9a <_realloc_r+0x16>
 8007f90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f94:	4611      	mov	r1, r2
 8007f96:	f7ff b96f 	b.w	8007278 <_malloc_r>
 8007f9a:	b92a      	cbnz	r2, 8007fa8 <_realloc_r+0x24>
 8007f9c:	f7ff f8f8 	bl	8007190 <_free_r>
 8007fa0:	4625      	mov	r5, r4
 8007fa2:	4628      	mov	r0, r5
 8007fa4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fa8:	f000 f841 	bl	800802e <_malloc_usable_size_r>
 8007fac:	4284      	cmp	r4, r0
 8007fae:	4606      	mov	r6, r0
 8007fb0:	d802      	bhi.n	8007fb8 <_realloc_r+0x34>
 8007fb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007fb6:	d8f4      	bhi.n	8007fa2 <_realloc_r+0x1e>
 8007fb8:	4621      	mov	r1, r4
 8007fba:	4638      	mov	r0, r7
 8007fbc:	f7ff f95c 	bl	8007278 <_malloc_r>
 8007fc0:	4680      	mov	r8, r0
 8007fc2:	b908      	cbnz	r0, 8007fc8 <_realloc_r+0x44>
 8007fc4:	4645      	mov	r5, r8
 8007fc6:	e7ec      	b.n	8007fa2 <_realloc_r+0x1e>
 8007fc8:	42b4      	cmp	r4, r6
 8007fca:	4622      	mov	r2, r4
 8007fcc:	4629      	mov	r1, r5
 8007fce:	bf28      	it	cs
 8007fd0:	4632      	movcs	r2, r6
 8007fd2:	f7ff ff85 	bl	8007ee0 <memcpy>
 8007fd6:	4629      	mov	r1, r5
 8007fd8:	4638      	mov	r0, r7
 8007fda:	f7ff f8d9 	bl	8007190 <_free_r>
 8007fde:	e7f1      	b.n	8007fc4 <_realloc_r+0x40>

08007fe0 <__ascii_wctomb>:
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	4608      	mov	r0, r1
 8007fe4:	b141      	cbz	r1, 8007ff8 <__ascii_wctomb+0x18>
 8007fe6:	2aff      	cmp	r2, #255	@ 0xff
 8007fe8:	d904      	bls.n	8007ff4 <__ascii_wctomb+0x14>
 8007fea:	228a      	movs	r2, #138	@ 0x8a
 8007fec:	601a      	str	r2, [r3, #0]
 8007fee:	f04f 30ff 	mov.w	r0, #4294967295
 8007ff2:	4770      	bx	lr
 8007ff4:	700a      	strb	r2, [r1, #0]
 8007ff6:	2001      	movs	r0, #1
 8007ff8:	4770      	bx	lr
	...

08007ffc <fiprintf>:
 8007ffc:	b40e      	push	{r1, r2, r3}
 8007ffe:	b503      	push	{r0, r1, lr}
 8008000:	4601      	mov	r1, r0
 8008002:	ab03      	add	r3, sp, #12
 8008004:	4805      	ldr	r0, [pc, #20]	@ (800801c <fiprintf+0x20>)
 8008006:	f853 2b04 	ldr.w	r2, [r3], #4
 800800a:	6800      	ldr	r0, [r0, #0]
 800800c:	9301      	str	r3, [sp, #4]
 800800e:	f000 f83f 	bl	8008090 <_vfiprintf_r>
 8008012:	b002      	add	sp, #8
 8008014:	f85d eb04 	ldr.w	lr, [sp], #4
 8008018:	b003      	add	sp, #12
 800801a:	4770      	bx	lr
 800801c:	20000018 	.word	0x20000018

08008020 <abort>:
 8008020:	b508      	push	{r3, lr}
 8008022:	2006      	movs	r0, #6
 8008024:	f000 fa08 	bl	8008438 <raise>
 8008028:	2001      	movs	r0, #1
 800802a:	f7f9 ffd3 	bl	8001fd4 <_exit>

0800802e <_malloc_usable_size_r>:
 800802e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008032:	1f18      	subs	r0, r3, #4
 8008034:	2b00      	cmp	r3, #0
 8008036:	bfbc      	itt	lt
 8008038:	580b      	ldrlt	r3, [r1, r0]
 800803a:	18c0      	addlt	r0, r0, r3
 800803c:	4770      	bx	lr

0800803e <__sfputc_r>:
 800803e:	6893      	ldr	r3, [r2, #8]
 8008040:	3b01      	subs	r3, #1
 8008042:	2b00      	cmp	r3, #0
 8008044:	b410      	push	{r4}
 8008046:	6093      	str	r3, [r2, #8]
 8008048:	da08      	bge.n	800805c <__sfputc_r+0x1e>
 800804a:	6994      	ldr	r4, [r2, #24]
 800804c:	42a3      	cmp	r3, r4
 800804e:	db01      	blt.n	8008054 <__sfputc_r+0x16>
 8008050:	290a      	cmp	r1, #10
 8008052:	d103      	bne.n	800805c <__sfputc_r+0x1e>
 8008054:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008058:	f000 b932 	b.w	80082c0 <__swbuf_r>
 800805c:	6813      	ldr	r3, [r2, #0]
 800805e:	1c58      	adds	r0, r3, #1
 8008060:	6010      	str	r0, [r2, #0]
 8008062:	7019      	strb	r1, [r3, #0]
 8008064:	4608      	mov	r0, r1
 8008066:	f85d 4b04 	ldr.w	r4, [sp], #4
 800806a:	4770      	bx	lr

0800806c <__sfputs_r>:
 800806c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800806e:	4606      	mov	r6, r0
 8008070:	460f      	mov	r7, r1
 8008072:	4614      	mov	r4, r2
 8008074:	18d5      	adds	r5, r2, r3
 8008076:	42ac      	cmp	r4, r5
 8008078:	d101      	bne.n	800807e <__sfputs_r+0x12>
 800807a:	2000      	movs	r0, #0
 800807c:	e007      	b.n	800808e <__sfputs_r+0x22>
 800807e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008082:	463a      	mov	r2, r7
 8008084:	4630      	mov	r0, r6
 8008086:	f7ff ffda 	bl	800803e <__sfputc_r>
 800808a:	1c43      	adds	r3, r0, #1
 800808c:	d1f3      	bne.n	8008076 <__sfputs_r+0xa>
 800808e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008090 <_vfiprintf_r>:
 8008090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008094:	460d      	mov	r5, r1
 8008096:	b09d      	sub	sp, #116	@ 0x74
 8008098:	4614      	mov	r4, r2
 800809a:	4698      	mov	r8, r3
 800809c:	4606      	mov	r6, r0
 800809e:	b118      	cbz	r0, 80080a8 <_vfiprintf_r+0x18>
 80080a0:	6a03      	ldr	r3, [r0, #32]
 80080a2:	b90b      	cbnz	r3, 80080a8 <_vfiprintf_r+0x18>
 80080a4:	f7fe f900 	bl	80062a8 <__sinit>
 80080a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080aa:	07d9      	lsls	r1, r3, #31
 80080ac:	d405      	bmi.n	80080ba <_vfiprintf_r+0x2a>
 80080ae:	89ab      	ldrh	r3, [r5, #12]
 80080b0:	059a      	lsls	r2, r3, #22
 80080b2:	d402      	bmi.n	80080ba <_vfiprintf_r+0x2a>
 80080b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080b6:	f7fe fa10 	bl	80064da <__retarget_lock_acquire_recursive>
 80080ba:	89ab      	ldrh	r3, [r5, #12]
 80080bc:	071b      	lsls	r3, r3, #28
 80080be:	d501      	bpl.n	80080c4 <_vfiprintf_r+0x34>
 80080c0:	692b      	ldr	r3, [r5, #16]
 80080c2:	b99b      	cbnz	r3, 80080ec <_vfiprintf_r+0x5c>
 80080c4:	4629      	mov	r1, r5
 80080c6:	4630      	mov	r0, r6
 80080c8:	f000 f938 	bl	800833c <__swsetup_r>
 80080cc:	b170      	cbz	r0, 80080ec <_vfiprintf_r+0x5c>
 80080ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080d0:	07dc      	lsls	r4, r3, #31
 80080d2:	d504      	bpl.n	80080de <_vfiprintf_r+0x4e>
 80080d4:	f04f 30ff 	mov.w	r0, #4294967295
 80080d8:	b01d      	add	sp, #116	@ 0x74
 80080da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080de:	89ab      	ldrh	r3, [r5, #12]
 80080e0:	0598      	lsls	r0, r3, #22
 80080e2:	d4f7      	bmi.n	80080d4 <_vfiprintf_r+0x44>
 80080e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080e6:	f7fe f9f9 	bl	80064dc <__retarget_lock_release_recursive>
 80080ea:	e7f3      	b.n	80080d4 <_vfiprintf_r+0x44>
 80080ec:	2300      	movs	r3, #0
 80080ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80080f0:	2320      	movs	r3, #32
 80080f2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80080f6:	f8cd 800c 	str.w	r8, [sp, #12]
 80080fa:	2330      	movs	r3, #48	@ 0x30
 80080fc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80082ac <_vfiprintf_r+0x21c>
 8008100:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008104:	f04f 0901 	mov.w	r9, #1
 8008108:	4623      	mov	r3, r4
 800810a:	469a      	mov	sl, r3
 800810c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008110:	b10a      	cbz	r2, 8008116 <_vfiprintf_r+0x86>
 8008112:	2a25      	cmp	r2, #37	@ 0x25
 8008114:	d1f9      	bne.n	800810a <_vfiprintf_r+0x7a>
 8008116:	ebba 0b04 	subs.w	fp, sl, r4
 800811a:	d00b      	beq.n	8008134 <_vfiprintf_r+0xa4>
 800811c:	465b      	mov	r3, fp
 800811e:	4622      	mov	r2, r4
 8008120:	4629      	mov	r1, r5
 8008122:	4630      	mov	r0, r6
 8008124:	f7ff ffa2 	bl	800806c <__sfputs_r>
 8008128:	3001      	adds	r0, #1
 800812a:	f000 80a7 	beq.w	800827c <_vfiprintf_r+0x1ec>
 800812e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008130:	445a      	add	r2, fp
 8008132:	9209      	str	r2, [sp, #36]	@ 0x24
 8008134:	f89a 3000 	ldrb.w	r3, [sl]
 8008138:	2b00      	cmp	r3, #0
 800813a:	f000 809f 	beq.w	800827c <_vfiprintf_r+0x1ec>
 800813e:	2300      	movs	r3, #0
 8008140:	f04f 32ff 	mov.w	r2, #4294967295
 8008144:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008148:	f10a 0a01 	add.w	sl, sl, #1
 800814c:	9304      	str	r3, [sp, #16]
 800814e:	9307      	str	r3, [sp, #28]
 8008150:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008154:	931a      	str	r3, [sp, #104]	@ 0x68
 8008156:	4654      	mov	r4, sl
 8008158:	2205      	movs	r2, #5
 800815a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800815e:	4853      	ldr	r0, [pc, #332]	@ (80082ac <_vfiprintf_r+0x21c>)
 8008160:	f7f8 f83e 	bl	80001e0 <memchr>
 8008164:	9a04      	ldr	r2, [sp, #16]
 8008166:	b9d8      	cbnz	r0, 80081a0 <_vfiprintf_r+0x110>
 8008168:	06d1      	lsls	r1, r2, #27
 800816a:	bf44      	itt	mi
 800816c:	2320      	movmi	r3, #32
 800816e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008172:	0713      	lsls	r3, r2, #28
 8008174:	bf44      	itt	mi
 8008176:	232b      	movmi	r3, #43	@ 0x2b
 8008178:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800817c:	f89a 3000 	ldrb.w	r3, [sl]
 8008180:	2b2a      	cmp	r3, #42	@ 0x2a
 8008182:	d015      	beq.n	80081b0 <_vfiprintf_r+0x120>
 8008184:	9a07      	ldr	r2, [sp, #28]
 8008186:	4654      	mov	r4, sl
 8008188:	2000      	movs	r0, #0
 800818a:	f04f 0c0a 	mov.w	ip, #10
 800818e:	4621      	mov	r1, r4
 8008190:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008194:	3b30      	subs	r3, #48	@ 0x30
 8008196:	2b09      	cmp	r3, #9
 8008198:	d94b      	bls.n	8008232 <_vfiprintf_r+0x1a2>
 800819a:	b1b0      	cbz	r0, 80081ca <_vfiprintf_r+0x13a>
 800819c:	9207      	str	r2, [sp, #28]
 800819e:	e014      	b.n	80081ca <_vfiprintf_r+0x13a>
 80081a0:	eba0 0308 	sub.w	r3, r0, r8
 80081a4:	fa09 f303 	lsl.w	r3, r9, r3
 80081a8:	4313      	orrs	r3, r2
 80081aa:	9304      	str	r3, [sp, #16]
 80081ac:	46a2      	mov	sl, r4
 80081ae:	e7d2      	b.n	8008156 <_vfiprintf_r+0xc6>
 80081b0:	9b03      	ldr	r3, [sp, #12]
 80081b2:	1d19      	adds	r1, r3, #4
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	9103      	str	r1, [sp, #12]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	bfbb      	ittet	lt
 80081bc:	425b      	neglt	r3, r3
 80081be:	f042 0202 	orrlt.w	r2, r2, #2
 80081c2:	9307      	strge	r3, [sp, #28]
 80081c4:	9307      	strlt	r3, [sp, #28]
 80081c6:	bfb8      	it	lt
 80081c8:	9204      	strlt	r2, [sp, #16]
 80081ca:	7823      	ldrb	r3, [r4, #0]
 80081cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80081ce:	d10a      	bne.n	80081e6 <_vfiprintf_r+0x156>
 80081d0:	7863      	ldrb	r3, [r4, #1]
 80081d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80081d4:	d132      	bne.n	800823c <_vfiprintf_r+0x1ac>
 80081d6:	9b03      	ldr	r3, [sp, #12]
 80081d8:	1d1a      	adds	r2, r3, #4
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	9203      	str	r2, [sp, #12]
 80081de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80081e2:	3402      	adds	r4, #2
 80081e4:	9305      	str	r3, [sp, #20]
 80081e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80082bc <_vfiprintf_r+0x22c>
 80081ea:	7821      	ldrb	r1, [r4, #0]
 80081ec:	2203      	movs	r2, #3
 80081ee:	4650      	mov	r0, sl
 80081f0:	f7f7 fff6 	bl	80001e0 <memchr>
 80081f4:	b138      	cbz	r0, 8008206 <_vfiprintf_r+0x176>
 80081f6:	9b04      	ldr	r3, [sp, #16]
 80081f8:	eba0 000a 	sub.w	r0, r0, sl
 80081fc:	2240      	movs	r2, #64	@ 0x40
 80081fe:	4082      	lsls	r2, r0
 8008200:	4313      	orrs	r3, r2
 8008202:	3401      	adds	r4, #1
 8008204:	9304      	str	r3, [sp, #16]
 8008206:	f814 1b01 	ldrb.w	r1, [r4], #1
 800820a:	4829      	ldr	r0, [pc, #164]	@ (80082b0 <_vfiprintf_r+0x220>)
 800820c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008210:	2206      	movs	r2, #6
 8008212:	f7f7 ffe5 	bl	80001e0 <memchr>
 8008216:	2800      	cmp	r0, #0
 8008218:	d03f      	beq.n	800829a <_vfiprintf_r+0x20a>
 800821a:	4b26      	ldr	r3, [pc, #152]	@ (80082b4 <_vfiprintf_r+0x224>)
 800821c:	bb1b      	cbnz	r3, 8008266 <_vfiprintf_r+0x1d6>
 800821e:	9b03      	ldr	r3, [sp, #12]
 8008220:	3307      	adds	r3, #7
 8008222:	f023 0307 	bic.w	r3, r3, #7
 8008226:	3308      	adds	r3, #8
 8008228:	9303      	str	r3, [sp, #12]
 800822a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800822c:	443b      	add	r3, r7
 800822e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008230:	e76a      	b.n	8008108 <_vfiprintf_r+0x78>
 8008232:	fb0c 3202 	mla	r2, ip, r2, r3
 8008236:	460c      	mov	r4, r1
 8008238:	2001      	movs	r0, #1
 800823a:	e7a8      	b.n	800818e <_vfiprintf_r+0xfe>
 800823c:	2300      	movs	r3, #0
 800823e:	3401      	adds	r4, #1
 8008240:	9305      	str	r3, [sp, #20]
 8008242:	4619      	mov	r1, r3
 8008244:	f04f 0c0a 	mov.w	ip, #10
 8008248:	4620      	mov	r0, r4
 800824a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800824e:	3a30      	subs	r2, #48	@ 0x30
 8008250:	2a09      	cmp	r2, #9
 8008252:	d903      	bls.n	800825c <_vfiprintf_r+0x1cc>
 8008254:	2b00      	cmp	r3, #0
 8008256:	d0c6      	beq.n	80081e6 <_vfiprintf_r+0x156>
 8008258:	9105      	str	r1, [sp, #20]
 800825a:	e7c4      	b.n	80081e6 <_vfiprintf_r+0x156>
 800825c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008260:	4604      	mov	r4, r0
 8008262:	2301      	movs	r3, #1
 8008264:	e7f0      	b.n	8008248 <_vfiprintf_r+0x1b8>
 8008266:	ab03      	add	r3, sp, #12
 8008268:	9300      	str	r3, [sp, #0]
 800826a:	462a      	mov	r2, r5
 800826c:	4b12      	ldr	r3, [pc, #72]	@ (80082b8 <_vfiprintf_r+0x228>)
 800826e:	a904      	add	r1, sp, #16
 8008270:	4630      	mov	r0, r6
 8008272:	f7fd fbd7 	bl	8005a24 <_printf_float>
 8008276:	4607      	mov	r7, r0
 8008278:	1c78      	adds	r0, r7, #1
 800827a:	d1d6      	bne.n	800822a <_vfiprintf_r+0x19a>
 800827c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800827e:	07d9      	lsls	r1, r3, #31
 8008280:	d405      	bmi.n	800828e <_vfiprintf_r+0x1fe>
 8008282:	89ab      	ldrh	r3, [r5, #12]
 8008284:	059a      	lsls	r2, r3, #22
 8008286:	d402      	bmi.n	800828e <_vfiprintf_r+0x1fe>
 8008288:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800828a:	f7fe f927 	bl	80064dc <__retarget_lock_release_recursive>
 800828e:	89ab      	ldrh	r3, [r5, #12]
 8008290:	065b      	lsls	r3, r3, #25
 8008292:	f53f af1f 	bmi.w	80080d4 <_vfiprintf_r+0x44>
 8008296:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008298:	e71e      	b.n	80080d8 <_vfiprintf_r+0x48>
 800829a:	ab03      	add	r3, sp, #12
 800829c:	9300      	str	r3, [sp, #0]
 800829e:	462a      	mov	r2, r5
 80082a0:	4b05      	ldr	r3, [pc, #20]	@ (80082b8 <_vfiprintf_r+0x228>)
 80082a2:	a904      	add	r1, sp, #16
 80082a4:	4630      	mov	r0, r6
 80082a6:	f7fd fe55 	bl	8005f54 <_printf_i>
 80082aa:	e7e4      	b.n	8008276 <_vfiprintf_r+0x1e6>
 80082ac:	08008746 	.word	0x08008746
 80082b0:	08008750 	.word	0x08008750
 80082b4:	08005a25 	.word	0x08005a25
 80082b8:	0800806d 	.word	0x0800806d
 80082bc:	0800874c 	.word	0x0800874c

080082c0 <__swbuf_r>:
 80082c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082c2:	460e      	mov	r6, r1
 80082c4:	4614      	mov	r4, r2
 80082c6:	4605      	mov	r5, r0
 80082c8:	b118      	cbz	r0, 80082d2 <__swbuf_r+0x12>
 80082ca:	6a03      	ldr	r3, [r0, #32]
 80082cc:	b90b      	cbnz	r3, 80082d2 <__swbuf_r+0x12>
 80082ce:	f7fd ffeb 	bl	80062a8 <__sinit>
 80082d2:	69a3      	ldr	r3, [r4, #24]
 80082d4:	60a3      	str	r3, [r4, #8]
 80082d6:	89a3      	ldrh	r3, [r4, #12]
 80082d8:	071a      	lsls	r2, r3, #28
 80082da:	d501      	bpl.n	80082e0 <__swbuf_r+0x20>
 80082dc:	6923      	ldr	r3, [r4, #16]
 80082de:	b943      	cbnz	r3, 80082f2 <__swbuf_r+0x32>
 80082e0:	4621      	mov	r1, r4
 80082e2:	4628      	mov	r0, r5
 80082e4:	f000 f82a 	bl	800833c <__swsetup_r>
 80082e8:	b118      	cbz	r0, 80082f2 <__swbuf_r+0x32>
 80082ea:	f04f 37ff 	mov.w	r7, #4294967295
 80082ee:	4638      	mov	r0, r7
 80082f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082f2:	6823      	ldr	r3, [r4, #0]
 80082f4:	6922      	ldr	r2, [r4, #16]
 80082f6:	1a98      	subs	r0, r3, r2
 80082f8:	6963      	ldr	r3, [r4, #20]
 80082fa:	b2f6      	uxtb	r6, r6
 80082fc:	4283      	cmp	r3, r0
 80082fe:	4637      	mov	r7, r6
 8008300:	dc05      	bgt.n	800830e <__swbuf_r+0x4e>
 8008302:	4621      	mov	r1, r4
 8008304:	4628      	mov	r0, r5
 8008306:	f7ff fd99 	bl	8007e3c <_fflush_r>
 800830a:	2800      	cmp	r0, #0
 800830c:	d1ed      	bne.n	80082ea <__swbuf_r+0x2a>
 800830e:	68a3      	ldr	r3, [r4, #8]
 8008310:	3b01      	subs	r3, #1
 8008312:	60a3      	str	r3, [r4, #8]
 8008314:	6823      	ldr	r3, [r4, #0]
 8008316:	1c5a      	adds	r2, r3, #1
 8008318:	6022      	str	r2, [r4, #0]
 800831a:	701e      	strb	r6, [r3, #0]
 800831c:	6962      	ldr	r2, [r4, #20]
 800831e:	1c43      	adds	r3, r0, #1
 8008320:	429a      	cmp	r2, r3
 8008322:	d004      	beq.n	800832e <__swbuf_r+0x6e>
 8008324:	89a3      	ldrh	r3, [r4, #12]
 8008326:	07db      	lsls	r3, r3, #31
 8008328:	d5e1      	bpl.n	80082ee <__swbuf_r+0x2e>
 800832a:	2e0a      	cmp	r6, #10
 800832c:	d1df      	bne.n	80082ee <__swbuf_r+0x2e>
 800832e:	4621      	mov	r1, r4
 8008330:	4628      	mov	r0, r5
 8008332:	f7ff fd83 	bl	8007e3c <_fflush_r>
 8008336:	2800      	cmp	r0, #0
 8008338:	d0d9      	beq.n	80082ee <__swbuf_r+0x2e>
 800833a:	e7d6      	b.n	80082ea <__swbuf_r+0x2a>

0800833c <__swsetup_r>:
 800833c:	b538      	push	{r3, r4, r5, lr}
 800833e:	4b29      	ldr	r3, [pc, #164]	@ (80083e4 <__swsetup_r+0xa8>)
 8008340:	4605      	mov	r5, r0
 8008342:	6818      	ldr	r0, [r3, #0]
 8008344:	460c      	mov	r4, r1
 8008346:	b118      	cbz	r0, 8008350 <__swsetup_r+0x14>
 8008348:	6a03      	ldr	r3, [r0, #32]
 800834a:	b90b      	cbnz	r3, 8008350 <__swsetup_r+0x14>
 800834c:	f7fd ffac 	bl	80062a8 <__sinit>
 8008350:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008354:	0719      	lsls	r1, r3, #28
 8008356:	d422      	bmi.n	800839e <__swsetup_r+0x62>
 8008358:	06da      	lsls	r2, r3, #27
 800835a:	d407      	bmi.n	800836c <__swsetup_r+0x30>
 800835c:	2209      	movs	r2, #9
 800835e:	602a      	str	r2, [r5, #0]
 8008360:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008364:	81a3      	strh	r3, [r4, #12]
 8008366:	f04f 30ff 	mov.w	r0, #4294967295
 800836a:	e033      	b.n	80083d4 <__swsetup_r+0x98>
 800836c:	0758      	lsls	r0, r3, #29
 800836e:	d512      	bpl.n	8008396 <__swsetup_r+0x5a>
 8008370:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008372:	b141      	cbz	r1, 8008386 <__swsetup_r+0x4a>
 8008374:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008378:	4299      	cmp	r1, r3
 800837a:	d002      	beq.n	8008382 <__swsetup_r+0x46>
 800837c:	4628      	mov	r0, r5
 800837e:	f7fe ff07 	bl	8007190 <_free_r>
 8008382:	2300      	movs	r3, #0
 8008384:	6363      	str	r3, [r4, #52]	@ 0x34
 8008386:	89a3      	ldrh	r3, [r4, #12]
 8008388:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800838c:	81a3      	strh	r3, [r4, #12]
 800838e:	2300      	movs	r3, #0
 8008390:	6063      	str	r3, [r4, #4]
 8008392:	6923      	ldr	r3, [r4, #16]
 8008394:	6023      	str	r3, [r4, #0]
 8008396:	89a3      	ldrh	r3, [r4, #12]
 8008398:	f043 0308 	orr.w	r3, r3, #8
 800839c:	81a3      	strh	r3, [r4, #12]
 800839e:	6923      	ldr	r3, [r4, #16]
 80083a0:	b94b      	cbnz	r3, 80083b6 <__swsetup_r+0x7a>
 80083a2:	89a3      	ldrh	r3, [r4, #12]
 80083a4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80083a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083ac:	d003      	beq.n	80083b6 <__swsetup_r+0x7a>
 80083ae:	4621      	mov	r1, r4
 80083b0:	4628      	mov	r0, r5
 80083b2:	f000 f883 	bl	80084bc <__smakebuf_r>
 80083b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083ba:	f013 0201 	ands.w	r2, r3, #1
 80083be:	d00a      	beq.n	80083d6 <__swsetup_r+0x9a>
 80083c0:	2200      	movs	r2, #0
 80083c2:	60a2      	str	r2, [r4, #8]
 80083c4:	6962      	ldr	r2, [r4, #20]
 80083c6:	4252      	negs	r2, r2
 80083c8:	61a2      	str	r2, [r4, #24]
 80083ca:	6922      	ldr	r2, [r4, #16]
 80083cc:	b942      	cbnz	r2, 80083e0 <__swsetup_r+0xa4>
 80083ce:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80083d2:	d1c5      	bne.n	8008360 <__swsetup_r+0x24>
 80083d4:	bd38      	pop	{r3, r4, r5, pc}
 80083d6:	0799      	lsls	r1, r3, #30
 80083d8:	bf58      	it	pl
 80083da:	6962      	ldrpl	r2, [r4, #20]
 80083dc:	60a2      	str	r2, [r4, #8]
 80083de:	e7f4      	b.n	80083ca <__swsetup_r+0x8e>
 80083e0:	2000      	movs	r0, #0
 80083e2:	e7f7      	b.n	80083d4 <__swsetup_r+0x98>
 80083e4:	20000018 	.word	0x20000018

080083e8 <_raise_r>:
 80083e8:	291f      	cmp	r1, #31
 80083ea:	b538      	push	{r3, r4, r5, lr}
 80083ec:	4605      	mov	r5, r0
 80083ee:	460c      	mov	r4, r1
 80083f0:	d904      	bls.n	80083fc <_raise_r+0x14>
 80083f2:	2316      	movs	r3, #22
 80083f4:	6003      	str	r3, [r0, #0]
 80083f6:	f04f 30ff 	mov.w	r0, #4294967295
 80083fa:	bd38      	pop	{r3, r4, r5, pc}
 80083fc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80083fe:	b112      	cbz	r2, 8008406 <_raise_r+0x1e>
 8008400:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008404:	b94b      	cbnz	r3, 800841a <_raise_r+0x32>
 8008406:	4628      	mov	r0, r5
 8008408:	f000 f830 	bl	800846c <_getpid_r>
 800840c:	4622      	mov	r2, r4
 800840e:	4601      	mov	r1, r0
 8008410:	4628      	mov	r0, r5
 8008412:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008416:	f000 b817 	b.w	8008448 <_kill_r>
 800841a:	2b01      	cmp	r3, #1
 800841c:	d00a      	beq.n	8008434 <_raise_r+0x4c>
 800841e:	1c59      	adds	r1, r3, #1
 8008420:	d103      	bne.n	800842a <_raise_r+0x42>
 8008422:	2316      	movs	r3, #22
 8008424:	6003      	str	r3, [r0, #0]
 8008426:	2001      	movs	r0, #1
 8008428:	e7e7      	b.n	80083fa <_raise_r+0x12>
 800842a:	2100      	movs	r1, #0
 800842c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008430:	4620      	mov	r0, r4
 8008432:	4798      	blx	r3
 8008434:	2000      	movs	r0, #0
 8008436:	e7e0      	b.n	80083fa <_raise_r+0x12>

08008438 <raise>:
 8008438:	4b02      	ldr	r3, [pc, #8]	@ (8008444 <raise+0xc>)
 800843a:	4601      	mov	r1, r0
 800843c:	6818      	ldr	r0, [r3, #0]
 800843e:	f7ff bfd3 	b.w	80083e8 <_raise_r>
 8008442:	bf00      	nop
 8008444:	20000018 	.word	0x20000018

08008448 <_kill_r>:
 8008448:	b538      	push	{r3, r4, r5, lr}
 800844a:	4d07      	ldr	r5, [pc, #28]	@ (8008468 <_kill_r+0x20>)
 800844c:	2300      	movs	r3, #0
 800844e:	4604      	mov	r4, r0
 8008450:	4608      	mov	r0, r1
 8008452:	4611      	mov	r1, r2
 8008454:	602b      	str	r3, [r5, #0]
 8008456:	f7f9 fdad 	bl	8001fb4 <_kill>
 800845a:	1c43      	adds	r3, r0, #1
 800845c:	d102      	bne.n	8008464 <_kill_r+0x1c>
 800845e:	682b      	ldr	r3, [r5, #0]
 8008460:	b103      	cbz	r3, 8008464 <_kill_r+0x1c>
 8008462:	6023      	str	r3, [r4, #0]
 8008464:	bd38      	pop	{r3, r4, r5, pc}
 8008466:	bf00      	nop
 8008468:	2000052c 	.word	0x2000052c

0800846c <_getpid_r>:
 800846c:	f7f9 bd9a 	b.w	8001fa4 <_getpid>

08008470 <__swhatbuf_r>:
 8008470:	b570      	push	{r4, r5, r6, lr}
 8008472:	460c      	mov	r4, r1
 8008474:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008478:	2900      	cmp	r1, #0
 800847a:	b096      	sub	sp, #88	@ 0x58
 800847c:	4615      	mov	r5, r2
 800847e:	461e      	mov	r6, r3
 8008480:	da0d      	bge.n	800849e <__swhatbuf_r+0x2e>
 8008482:	89a3      	ldrh	r3, [r4, #12]
 8008484:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008488:	f04f 0100 	mov.w	r1, #0
 800848c:	bf14      	ite	ne
 800848e:	2340      	movne	r3, #64	@ 0x40
 8008490:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008494:	2000      	movs	r0, #0
 8008496:	6031      	str	r1, [r6, #0]
 8008498:	602b      	str	r3, [r5, #0]
 800849a:	b016      	add	sp, #88	@ 0x58
 800849c:	bd70      	pop	{r4, r5, r6, pc}
 800849e:	466a      	mov	r2, sp
 80084a0:	f000 f848 	bl	8008534 <_fstat_r>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	dbec      	blt.n	8008482 <__swhatbuf_r+0x12>
 80084a8:	9901      	ldr	r1, [sp, #4]
 80084aa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80084ae:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80084b2:	4259      	negs	r1, r3
 80084b4:	4159      	adcs	r1, r3
 80084b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084ba:	e7eb      	b.n	8008494 <__swhatbuf_r+0x24>

080084bc <__smakebuf_r>:
 80084bc:	898b      	ldrh	r3, [r1, #12]
 80084be:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80084c0:	079d      	lsls	r5, r3, #30
 80084c2:	4606      	mov	r6, r0
 80084c4:	460c      	mov	r4, r1
 80084c6:	d507      	bpl.n	80084d8 <__smakebuf_r+0x1c>
 80084c8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80084cc:	6023      	str	r3, [r4, #0]
 80084ce:	6123      	str	r3, [r4, #16]
 80084d0:	2301      	movs	r3, #1
 80084d2:	6163      	str	r3, [r4, #20]
 80084d4:	b003      	add	sp, #12
 80084d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80084d8:	ab01      	add	r3, sp, #4
 80084da:	466a      	mov	r2, sp
 80084dc:	f7ff ffc8 	bl	8008470 <__swhatbuf_r>
 80084e0:	9f00      	ldr	r7, [sp, #0]
 80084e2:	4605      	mov	r5, r0
 80084e4:	4639      	mov	r1, r7
 80084e6:	4630      	mov	r0, r6
 80084e8:	f7fe fec6 	bl	8007278 <_malloc_r>
 80084ec:	b948      	cbnz	r0, 8008502 <__smakebuf_r+0x46>
 80084ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084f2:	059a      	lsls	r2, r3, #22
 80084f4:	d4ee      	bmi.n	80084d4 <__smakebuf_r+0x18>
 80084f6:	f023 0303 	bic.w	r3, r3, #3
 80084fa:	f043 0302 	orr.w	r3, r3, #2
 80084fe:	81a3      	strh	r3, [r4, #12]
 8008500:	e7e2      	b.n	80084c8 <__smakebuf_r+0xc>
 8008502:	89a3      	ldrh	r3, [r4, #12]
 8008504:	6020      	str	r0, [r4, #0]
 8008506:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	9b01      	ldr	r3, [sp, #4]
 800850e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008512:	b15b      	cbz	r3, 800852c <__smakebuf_r+0x70>
 8008514:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008518:	4630      	mov	r0, r6
 800851a:	f000 f81d 	bl	8008558 <_isatty_r>
 800851e:	b128      	cbz	r0, 800852c <__smakebuf_r+0x70>
 8008520:	89a3      	ldrh	r3, [r4, #12]
 8008522:	f023 0303 	bic.w	r3, r3, #3
 8008526:	f043 0301 	orr.w	r3, r3, #1
 800852a:	81a3      	strh	r3, [r4, #12]
 800852c:	89a3      	ldrh	r3, [r4, #12]
 800852e:	431d      	orrs	r5, r3
 8008530:	81a5      	strh	r5, [r4, #12]
 8008532:	e7cf      	b.n	80084d4 <__smakebuf_r+0x18>

08008534 <_fstat_r>:
 8008534:	b538      	push	{r3, r4, r5, lr}
 8008536:	4d07      	ldr	r5, [pc, #28]	@ (8008554 <_fstat_r+0x20>)
 8008538:	2300      	movs	r3, #0
 800853a:	4604      	mov	r4, r0
 800853c:	4608      	mov	r0, r1
 800853e:	4611      	mov	r1, r2
 8008540:	602b      	str	r3, [r5, #0]
 8008542:	f7f9 fd97 	bl	8002074 <_fstat>
 8008546:	1c43      	adds	r3, r0, #1
 8008548:	d102      	bne.n	8008550 <_fstat_r+0x1c>
 800854a:	682b      	ldr	r3, [r5, #0]
 800854c:	b103      	cbz	r3, 8008550 <_fstat_r+0x1c>
 800854e:	6023      	str	r3, [r4, #0]
 8008550:	bd38      	pop	{r3, r4, r5, pc}
 8008552:	bf00      	nop
 8008554:	2000052c 	.word	0x2000052c

08008558 <_isatty_r>:
 8008558:	b538      	push	{r3, r4, r5, lr}
 800855a:	4d06      	ldr	r5, [pc, #24]	@ (8008574 <_isatty_r+0x1c>)
 800855c:	2300      	movs	r3, #0
 800855e:	4604      	mov	r4, r0
 8008560:	4608      	mov	r0, r1
 8008562:	602b      	str	r3, [r5, #0]
 8008564:	f7f9 fd96 	bl	8002094 <_isatty>
 8008568:	1c43      	adds	r3, r0, #1
 800856a:	d102      	bne.n	8008572 <_isatty_r+0x1a>
 800856c:	682b      	ldr	r3, [r5, #0]
 800856e:	b103      	cbz	r3, 8008572 <_isatty_r+0x1a>
 8008570:	6023      	str	r3, [r4, #0]
 8008572:	bd38      	pop	{r3, r4, r5, pc}
 8008574:	2000052c 	.word	0x2000052c

08008578 <_init>:
 8008578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800857a:	bf00      	nop
 800857c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800857e:	bc08      	pop	{r3}
 8008580:	469e      	mov	lr, r3
 8008582:	4770      	bx	lr

08008584 <_fini>:
 8008584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008586:	bf00      	nop
 8008588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800858a:	bc08      	pop	{r3}
 800858c:	469e      	mov	lr, r3
 800858e:	4770      	bx	lr
