{
  "design": {
    "design_info": {
      "boundary_crc": "0x4A9C02AE9338F8E1",
      "device": "xc7z010clg400-1",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "rst_ps7_0_125M": "",
      "Rotation": {
        "axi_gpio_0": "",
        "Debouncer_0": "",
        "rotation_status": "",
        "RotationalControl_0": ""
      },
      "ps7_0_axi_periph": {
        "xbar": "",
        "tier2_xbar_0": "",
        "tier2_xbar_1": "",
        "tier2_xbar_2": "",
        "i00_couplers": {},
        "i01_couplers": {},
        "i02_couplers": {},
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {},
        "m16_couplers": {},
        "m17_couplers": {},
        "m18_couplers": {},
        "m19_couplers": {},
        "m20_couplers": {},
        "m21_couplers": {}
      },
      "Lateral": {
        "axi_gpio_0": "",
        "axi_gpio_1": "",
        "Debouncer_0": "",
        "Debouncer_1": "",
        "LateralControl_0": ""
      },
      "clk_wiz_0": "",
      "ch1_threshold_settings": "",
      "ch2_threshold_settings": "",
      "threshold_invert_settings": "",
      "sensor_readout": "",
      "xlconcat_0": "",
      "thresholded_data": "",
      "InputParse_0": "",
      "direct_adc": "",
      "ch1_offset_settings": "",
      "ch2_offset_settings": "",
      "Coincidence_Block": {
        "coinc_timeout_counts": "",
        "ch1_ch2_counts": "",
        "ch1over_ch2over_counts": "",
        "coinc_state_timer": "",
        "coincidence_settings": "",
        "xlconcat_0": "",
        "coincidence_runtime": "",
        "Coincidence_0": ""
      },
      "dac_select": "",
      "lat_dac_signal": "",
      "rot_dac_signal": "",
      "fifo_generator_0": "",
      "PHA_Readout": "",
      "PHA_Pulses_Stored": "",
      "toggle_test": "",
      "FIFOReadout_0": "",
      "CrudePHA_0": "",
      "PulseExtender_0": "",
      "PulseExtender_1": "",
      "DACSelect_0": "",
      "DirectThresholder_0": "",
      "DirectThresholder_1": "",
      "Pulse_Storage_0": "",
      "Pulse_Storage_1": ""
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_DACSelect_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "rot_zero_in": {
        "direction": "I"
      },
      "lat_zero_in": {
        "direction": "I"
      },
      "lat_max_in": {
        "direction": "I"
      },
      "rot_drive_out": {
        "direction": "O"
      },
      "rot_dir_out": {
        "direction": "O"
      },
      "lat_drive_out": {
        "direction": "O"
      },
      "lat_dir_out": {
        "direction": "O"
      },
      "led_1": {
        "direction": "O"
      },
      "led_2": {
        "direction": "O"
      },
      "led3": {
        "direction": "O"
      },
      "led4": {
        "direction": "O"
      },
      "led5": {
        "direction": "O"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "system_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666666"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "125000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "EMIO"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "1"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "1"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "1"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "1"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "250"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_GRP_INT_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_I2C0_IO": {
            "value": "MIO 50 .. 51"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_I2C0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_I2C_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "cfg/red_pitaya.xml"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "out"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.080"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.057"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.068"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.047"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.025"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.017"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 2.5V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "125"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_GRP_SS2_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI1_SPI1_IO": {
            "value": "MIO 10 .. 15"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_TTC0_TTC0_IO": {
            "value": "EMIO"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 8 .. 9"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.25"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "54.563"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "101.239"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "79.5025"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "60.536"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "71.7715"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "0.0"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "104.5365"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "70.676"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "59.1615"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "81.319"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333333"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 48"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_GP0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x40000000",
                "maximum": "0x7FFFFFFF"
              }
            },
            "S_AXI_HP0": {
              "mode": "Slave",
              "memory_map_ref": "S_AXI_HP0"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > system axi_bram_ctrl_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "system_util_ds_buf_1_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "system_util_ds_buf_2_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "rst_ps7_0_125M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_rst_ps7_0_125M_0"
      },
      "Rotation": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "rot_zero_in": {
            "direction": "I"
          },
          "rot_dir_out": {
            "direction": "O"
          },
          "rot_drive_out": {
            "direction": "O"
          },
          "debounced": {
            "direction": "O"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "Debouncer_0": {
            "vlnv": "xilinx.com:module_ref:Debouncer:1.0",
            "xci_name": "system_Debouncer_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Debouncer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1.25e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "signal_in": {
                "direction": "I"
              },
              "debounced": {
                "direction": "O"
              }
            }
          },
          "rotation_status": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_1_2",
            "parameters": {
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "RotationalControl_0": {
            "vlnv": "xilinx.com:module_ref:RotationalControl:1.0",
            "xci_name": "system_RotationalControl_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "RotationalControl",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "GPIO": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TRI_T": {
                    "physical_name": "gpio_io_t",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TRI_O": {
                    "physical_name": "gpio_io_i",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TRI_I": {
                    "physical_name": "gpio_io_o",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1.25e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "run_pulses": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "zero_sensor": {
                "direction": "I"
              },
              "motor_pulses": {
                "direction": "O"
              },
              "motor_dir": {
                "direction": "O"
              },
              "motor_position": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "motor_state": {
                "direction": "O",
                "left": "5",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI1",
              "rotation_status/S_AXI"
            ]
          },
          "axi_gpio_0_GPIO": {
            "interface_ports": [
              "RotationalControl_0/GPIO",
              "axi_gpio_0/GPIO"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "Debouncer_0_debounced": {
            "ports": [
              "Debouncer_0/debounced",
              "debounced",
              "RotationalControl_0/zero_sensor"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "axi_gpio_0/s_axi_aclk",
              "Debouncer_0/clk",
              "rotation_status/s_axi_aclk",
              "RotationalControl_0/clk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "rotation_status/s_axi_aresetn"
            ]
          },
          "rot_zero_in_1": {
            "ports": [
              "rot_zero_in",
              "Debouncer_0/signal_in"
            ]
          },
          "RotationalControl_0_motor_dir": {
            "ports": [
              "RotationalControl_0/motor_dir",
              "rot_dir_out"
            ]
          },
          "RotationalControl_0_motor_pulses": {
            "ports": [
              "RotationalControl_0/motor_pulses",
              "rot_drive_out"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "RotationalControl_0/run_pulses"
            ]
          },
          "RotationalControl_0_motor_state": {
            "ports": [
              "RotationalControl_0/motor_state",
              "rotation_status/gpio_io_i"
            ]
          },
          "RotationalControl_0_motor_position": {
            "ports": [
              "RotationalControl_0/motor_position",
              "rotation_status/gpio2_io_i"
            ]
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "22"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M16_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M17_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M18_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M19_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M20_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M21_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M16_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M16_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M16_ARESETN"
              }
            }
          },
          "M16_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M17_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M17_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M17_ARESETN"
              }
            }
          },
          "M17_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M18_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M18_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M18_ARESETN"
              }
            }
          },
          "M18_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M19_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M19_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M19_ARESETN"
              }
            }
          },
          "M19_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M20_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M20_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M20_ARESETN"
              }
            }
          },
          "M20_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M21_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M21_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M21_ARESETN"
              }
            }
          },
          "M21_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI"
                  ]
                }
              }
            }
          },
          "tier2_xbar_0": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_tier2_xbar_0_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI",
                    "M06_AXI",
                    "M07_AXI"
                  ]
                }
              }
            }
          },
          "tier2_xbar_1": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_tier2_xbar_1_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI",
                    "M06_AXI",
                    "M07_AXI"
                  ]
                }
              }
            }
          },
          "tier2_xbar_2": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_tier2_xbar_2_0",
            "parameters": {
              "NUM_MI": {
                "value": "6"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI",
                    "M03_AXI",
                    "M04_AXI",
                    "M05_AXI"
                  ]
                }
              }
            }
          },
          "i00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i00_couplers_to_i00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i01_couplers_to_i01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "i02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "i02_couplers_to_i02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m16_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m16_couplers_to_m16_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m17_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m17_couplers_to_m17_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m18_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m18_couplers_to_m18_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m19_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m19_couplers_to_m19_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m20_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m20_couplers_to_m20_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m21_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m21_couplers_to_m21_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "tier2_xbar_1_to_m09_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M01_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m21_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M05_AXI",
              "m21_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m19_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M03_AXI",
              "m19_couplers/S_AXI"
            ]
          },
          "m20_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M20_AXI",
              "m20_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m20_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M04_AXI",
              "m20_couplers/S_AXI"
            ]
          },
          "m21_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M21_AXI",
              "m21_couplers/M_AXI"
            ]
          },
          "m07_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m06_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "tier2_xbar_0_to_m03_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m04_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m05_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m15_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m14_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M06_AXI",
              "m14_couplers/S_AXI"
            ]
          },
          "m08_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m07_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m08_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M00_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m10_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M02_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m11_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M03_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m12_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M04_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "tier2_xbar_1_to_m13_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M05_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "xbar_to_i00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "i00_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "m19_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M19_AXI",
              "m19_couplers/M_AXI"
            ]
          },
          "m18_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M18_AXI",
              "m18_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m18_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M02_AXI",
              "m18_couplers/S_AXI"
            ]
          },
          "tier2_xbar_1_to_m15_couplers": {
            "interface_ports": [
              "tier2_xbar_1/M07_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m16_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M16_AXI",
              "m16_couplers/M_AXI"
            ]
          },
          "tier2_xbar_2_to_m16_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M00_AXI",
              "m16_couplers/S_AXI"
            ]
          },
          "tier2_xbar_2_to_m17_couplers": {
            "interface_ports": [
              "tier2_xbar_2/M01_AXI",
              "m17_couplers/S_AXI"
            ]
          },
          "m17_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M17_AXI",
              "m17_couplers/M_AXI"
            ]
          },
          "xbar_to_i01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "i01_couplers/S_AXI"
            ]
          },
          "i00_couplers_to_tier2_xbar_0": {
            "interface_ports": [
              "i00_couplers/M_AXI",
              "tier2_xbar_0/S00_AXI"
            ]
          },
          "xbar_to_i02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "i02_couplers/S_AXI"
            ]
          },
          "i01_couplers_to_tier2_xbar_1": {
            "interface_ports": [
              "i01_couplers/M_AXI",
              "tier2_xbar_1/S00_AXI"
            ]
          },
          "i02_couplers_to_tier2_xbar_2": {
            "interface_ports": [
              "i02_couplers/M_AXI",
              "tier2_xbar_2/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m00_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m02_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "tier2_xbar_0_to_m01_couplers": {
            "interface_ports": [
              "tier2_xbar_0/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "tier2_xbar_0/aclk",
              "tier2_xbar_1/aclk",
              "tier2_xbar_2/aclk",
              "i00_couplers/S_ACLK",
              "i00_couplers/M_ACLK",
              "i01_couplers/S_ACLK",
              "i01_couplers/M_ACLK",
              "i02_couplers/S_ACLK",
              "i02_couplers/M_ACLK",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m16_couplers/M_ACLK",
              "m17_couplers/M_ACLK",
              "m18_couplers/M_ACLK",
              "m19_couplers/M_ACLK",
              "m20_couplers/M_ACLK",
              "m21_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK",
              "m16_couplers/S_ACLK",
              "m17_couplers/S_ACLK",
              "m18_couplers/S_ACLK",
              "m19_couplers/S_ACLK",
              "m20_couplers/S_ACLK",
              "m21_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "tier2_xbar_0/aresetn",
              "tier2_xbar_1/aresetn",
              "tier2_xbar_2/aresetn",
              "i00_couplers/S_ARESETN",
              "i00_couplers/M_ARESETN",
              "i01_couplers/S_ARESETN",
              "i01_couplers/M_ARESETN",
              "i02_couplers/S_ARESETN",
              "i02_couplers/M_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m16_couplers/M_ARESETN",
              "m17_couplers/M_ARESETN",
              "m18_couplers/M_ARESETN",
              "m19_couplers/M_ARESETN",
              "m20_couplers/M_ARESETN",
              "m21_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN",
              "m16_couplers/S_ARESETN",
              "m17_couplers/S_ARESETN",
              "m18_couplers/S_ARESETN",
              "m19_couplers/S_ARESETN",
              "m20_couplers/S_ARESETN",
              "m21_couplers/S_ARESETN"
            ]
          }
        }
      },
      "Lateral": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "lat_max_in": {
            "direction": "I"
          },
          "lat_zero_in": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "lat_drive_out": {
            "direction": "O"
          },
          "lat_dir_out": {
            "direction": "O"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "debounced": {
            "direction": "O"
          },
          "debounced1": {
            "direction": "O"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "led3": {
            "direction": "O"
          },
          "led4": {
            "direction": "O"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_gpio_1": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_1_1",
            "parameters": {
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "Debouncer_0": {
            "vlnv": "xilinx.com:module_ref:Debouncer:1.0",
            "xci_name": "system_Debouncer_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Debouncer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1.25e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "signal_in": {
                "direction": "I"
              },
              "debounced": {
                "direction": "O"
              }
            }
          },
          "Debouncer_1": {
            "vlnv": "xilinx.com:module_ref:Debouncer:1.0",
            "xci_name": "system_Debouncer_1_0",
            "parameters": {
              "inverted": {
                "value": "0"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Debouncer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1.25e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "signal_in": {
                "direction": "I"
              },
              "debounced": {
                "direction": "O"
              }
            }
          },
          "LateralControl_0": {
            "vlnv": "xilinx.com:module_ref:LateralControl:1.0",
            "xci_name": "system_LateralControl_0_0",
            "parameters": {
              "pulse_off": {
                "value": "25000"
              },
              "reset_timeout": {
                "value": "100000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "LateralControl",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "GPIO": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TRI_T": {
                    "physical_name": "gpio_io_t",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TRI_O": {
                    "physical_name": "gpio_io_i",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TRI_I": {
                    "physical_name": "gpio_io_o",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "ports": {
              "python_feedback": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1.25e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "run_pulses": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "zero_sensor": {
                "direction": "I"
              },
              "max_sensor": {
                "direction": "I"
              },
              "motor_pulses": {
                "direction": "O"
              },
              "motor_dir": {
                "direction": "O"
              },
              "motor_position": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "error_code": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "max_sensor_state": {
                "direction": "O"
              },
              "zero_sensor_state": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXI1",
              "axi_gpio_1/S_AXI"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          },
          "axi_gpio_0_GPIO": {
            "interface_ports": [
              "axi_gpio_0/GPIO",
              "LateralControl_0/GPIO"
            ]
          }
        },
        "nets": {
          "lat_max_in_1": {
            "ports": [
              "lat_max_in",
              "Debouncer_0/signal_in"
            ]
          },
          "lat_zero_in_1": {
            "ports": [
              "lat_zero_in",
              "Debouncer_1/signal_in"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "axi_gpio_0/s_axi_aclk",
              "axi_gpio_1/s_axi_aclk",
              "Debouncer_0/clk",
              "Debouncer_1/clk",
              "LateralControl_0/clk"
            ]
          },
          "Debouncer_0_debounced": {
            "ports": [
              "Debouncer_0/debounced",
              "LateralControl_0/max_sensor"
            ]
          },
          "Debouncer_1_debounced": {
            "ports": [
              "Debouncer_1/debounced",
              "LateralControl_0/zero_sensor"
            ]
          },
          "LateralControl_0_motor_pulses": {
            "ports": [
              "LateralControl_0/motor_pulses",
              "lat_drive_out"
            ]
          },
          "LateralControl_0_motor_dir": {
            "ports": [
              "LateralControl_0/motor_dir",
              "lat_dir_out"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn",
              "axi_gpio_1/s_axi_aresetn"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "LateralControl_0/run_pulses"
            ]
          },
          "LateralControl_0_error_code": {
            "ports": [
              "LateralControl_0/error_code",
              "axi_gpio_1/gpio_io_i"
            ]
          },
          "LateralControl_0_motor_position": {
            "ports": [
              "LateralControl_0/motor_position",
              "axi_gpio_1/gpio2_io_i"
            ]
          },
          "LateralControl_0_max_sensor_state": {
            "ports": [
              "LateralControl_0/max_sensor_state",
              "led3",
              "debounced1"
            ]
          },
          "LateralControl_0_zero_sensor_state": {
            "ports": [
              "LateralControl_0/zero_sensor_state",
              "led4",
              "debounced"
            ]
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "104.759"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "250"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.000"
          },
          "PRIM_IN_FREQ": {
            "value": "125"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "ch1_threshold_settings": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_2",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x000000FA"
          },
          "C_DOUT_DEFAULT_2": {
            "value": "0x000004F4"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "ch2_threshold_settings": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_3",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x000000FA"
          },
          "C_DOUT_DEFAULT_2": {
            "value": "0x000004F4"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "threshold_invert_settings": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_4",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_DOUT_DEFAULT": {
            "value": "0x00000000"
          },
          "C_DOUT_DEFAULT_2": {
            "value": "0x00000000"
          },
          "C_GPIO2_WIDTH": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "sensor_readout": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_4_0",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_xlconcat_0_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "8"
          }
        }
      },
      "thresholded_data": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_4_1"
      },
      "InputParse_0": {
        "vlnv": "xilinx.com:module_ref:InputParse:1.0",
        "xci_name": "system_InputParse_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "InputParse",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rot_sense": {
            "direction": "I"
          },
          "lat_zero": {
            "direction": "I"
          },
          "lat_max": {
            "direction": "I"
          },
          "valid": {
            "direction": "I"
          },
          "acd_data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "adc_data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "sensor_data_out": {
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "direct_adc": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_4_3",
        "parameters": {
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "ch1_offset_settings": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_4_4",
        "parameters": {
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "ch2_offset_settings": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_4_5",
        "parameters": {
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "Coincidence_Block": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ch2h": {
            "direction": "I"
          },
          "ch2l": {
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ch1l": {
            "direction": "I"
          },
          "ch1h": {
            "direction": "I"
          },
          "led_2": {
            "direction": "O"
          }
        },
        "components": {
          "coinc_timeout_counts": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_6",
            "parameters": {
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "ch1_ch2_counts": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_1_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "ch1over_ch2over_counts": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_2_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "coinc_state_timer": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_3_0",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "coincidence_settings": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_5",
            "parameters": {
              "C_DOUT_DEFAULT": {
                "value": "0x00000002"
              },
              "C_IS_DUAL": {
                "value": "0"
              },
              "C_TRI_DEFAULT": {
                "value": "0xFFFF0000"
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "system_xlconcat_0_1",
            "parameters": {
              "IN0_WIDTH": {
                "value": "32"
              },
              "IN1_WIDTH": {
                "value": "32"
              }
            }
          },
          "coincidence_runtime": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_11",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "Coincidence_0": {
            "vlnv": "xilinx.com:module_ref:Coincidence:1.0",
            "xci_name": "system_Coincidence_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Coincidence",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "GPIO": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:gpio_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TRI_T": {
                    "physical_name": "gpio_io_t",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TRI_O": {
                    "physical_name": "gpio_io_i",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TRI_I": {
                    "physical_name": "gpio_io_o",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "CLK_DOMAIN": {
                    "value": "system_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "1.25e+08",
                    "value_src": "user_prop"
                  }
                }
              },
              "ch1l": {
                "direction": "I"
              },
              "ch1h": {
                "direction": "I"
              },
              "ch2l": {
                "direction": "I"
              },
              "ch2h": {
                "direction": "I"
              },
              "runtime": {
                "direction": "I",
                "left": "63",
                "right": "0",
                "parameters": {
                  "PortWidth": {
                    "value": "64",
                    "value_src": "ip_prop"
                  }
                }
              },
              "coinc_sig": {
                "direction": "O"
              },
              "counts_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ch1_counts_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ch2_counts_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ch1_counts_over_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ch2_counts_over_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "timeout_counts_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "coinc_state": {
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "timer_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn4": {
            "interface_ports": [
              "S_AXI2",
              "ch1over_ch2over_counts/S_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "S_AXI",
              "coinc_timeout_counts/S_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "S_AXI1",
              "ch1_ch2_counts/S_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "S_AXI5",
              "coincidence_runtime/S_AXI"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "S_AXI3",
              "coinc_state_timer/S_AXI"
            ]
          },
          "coincidence_settings_GPIO": {
            "interface_ports": [
              "Coincidence_0/GPIO",
              "coincidence_settings/GPIO"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI4",
              "coincidence_settings/S_AXI"
            ]
          }
        },
        "nets": {
          "clk_1": {
            "ports": [
              "clk",
              "coinc_timeout_counts/s_axi_aclk",
              "ch1_ch2_counts/s_axi_aclk",
              "ch1over_ch2over_counts/s_axi_aclk",
              "coinc_state_timer/s_axi_aclk",
              "coincidence_settings/s_axi_aclk",
              "coincidence_runtime/s_axi_aclk",
              "Coincidence_0/clk"
            ]
          },
          "ch2h_1": {
            "ports": [
              "ch2h",
              "Coincidence_0/ch2h"
            ]
          },
          "ch2l_1": {
            "ports": [
              "ch2l",
              "Coincidence_0/ch2l"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "coinc_timeout_counts/s_axi_aresetn",
              "ch1_ch2_counts/s_axi_aresetn",
              "ch1over_ch2over_counts/s_axi_aresetn",
              "coinc_state_timer/s_axi_aresetn",
              "coincidence_settings/s_axi_aresetn",
              "coincidence_runtime/s_axi_aresetn"
            ]
          },
          "Coincidence_0_timeout_counts_out": {
            "ports": [
              "Coincidence_0/timeout_counts_out",
              "coinc_timeout_counts/gpio2_io_i"
            ]
          },
          "Coincidence_0_counts_out": {
            "ports": [
              "Coincidence_0/counts_out",
              "coinc_timeout_counts/gpio_io_i"
            ]
          },
          "Coincidence_0_ch1_counts_out": {
            "ports": [
              "Coincidence_0/ch1_counts_out",
              "ch1_ch2_counts/gpio_io_i"
            ]
          },
          "Coincidence_0_ch2_counts_out": {
            "ports": [
              "Coincidence_0/ch2_counts_out",
              "ch1_ch2_counts/gpio2_io_i"
            ]
          },
          "Coincidence_0_ch1_counts_over_out": {
            "ports": [
              "Coincidence_0/ch1_counts_over_out",
              "ch1over_ch2over_counts/gpio_io_i"
            ]
          },
          "Coincidence_0_ch2_counts_over_out": {
            "ports": [
              "Coincidence_0/ch2_counts_over_out",
              "ch1over_ch2over_counts/gpio2_io_i"
            ]
          },
          "Coincidence_0_coinc_state": {
            "ports": [
              "Coincidence_0/coinc_state",
              "coinc_state_timer/gpio_io_i"
            ]
          },
          "Coincidence_0_timer_out": {
            "ports": [
              "Coincidence_0/timer_out",
              "coinc_state_timer/gpio2_io_i"
            ]
          },
          "ch1l_1": {
            "ports": [
              "ch1l",
              "Coincidence_0/ch1l"
            ]
          },
          "ch1h_1": {
            "ports": [
              "ch1h",
              "Coincidence_0/ch1h"
            ]
          },
          "Coincidence_0_coinc_sig": {
            "ports": [
              "Coincidence_0/coinc_sig",
              "led_2"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "Coincidence_0/runtime"
            ]
          },
          "coincidence_runtime_gpio2_io_o": {
            "ports": [
              "coincidence_runtime/gpio2_io_o",
              "xlconcat_0/In1"
            ]
          },
          "coincidence_runtime_gpio_io_o": {
            "ports": [
              "coincidence_runtime/gpio_io_o",
              "xlconcat_0/In0"
            ]
          }
        }
      },
      "dac_select": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_7",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_DOUT_DEFAULT_2": {
            "value": "0x00000002"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "lat_dac_signal": {
        "vlnv": "xilinx.com:module_ref:TranslateToDAC:1.0",
        "xci_name": "system_TranslateToDAC_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TranslateToDAC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_sig": {
            "direction": "I"
          },
          "i_sign": {
            "direction": "I"
          },
          "o_signal": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "rot_dac_signal": {
        "vlnv": "xilinx.com:module_ref:TranslateToDAC:1.0",
        "xci_name": "system_TranslateToDAC_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "TranslateToDAC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_sig": {
            "direction": "I"
          },
          "i_sign": {
            "direction": "I"
          },
          "o_signal": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "fifo_generator_0": {
        "vlnv": "xilinx.com:ip:fifo_generator:13.2",
        "xci_name": "system_fifo_generator_0_0",
        "parameters": {
          "Almost_Full_Flag": {
            "value": "true"
          },
          "Data_Count": {
            "value": "true"
          },
          "Input_Data_Width": {
            "value": "32"
          },
          "Output_Data_Width": {
            "value": "32"
          },
          "Valid_Flag": {
            "value": "false"
          }
        }
      },
      "PHA_Readout": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_8",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "PHA_Pulses_Stored": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_9",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "toggle_test": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "system_axi_gpio_0_10",
        "parameters": {
          "C_ALL_INPUTS_2": {
            "value": "1"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "FIFOReadout_0": {
        "vlnv": "xilinx.com:module_ref:FIFOReadout:1.0",
        "xci_name": "system_FIFOReadout_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "FIFOReadout",
          "boundary_crc": "0x0"
        },
        "ports": {
          "read_request": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FIFO_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "FIFO_empty": {
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              }
            }
          },
          "write_done": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FIFO_buffer": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "FIFO_read": {
            "direction": "O"
          }
        }
      },
      "CrudePHA_0": {
        "vlnv": "xilinx.com:module_ref:CrudePHA:1.0",
        "xci_name": "system_CrudePHA_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "CrudePHA",
          "boundary_crc": "0x0"
        },
        "ports": {
          "raw_adc_data": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              }
            }
          },
          "l_threshold": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "invert": {
            "direction": "I"
          },
          "fifo_full": {
            "direction": "I"
          },
          "pulse_height": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ph_valid": {
            "direction": "O"
          },
          "o_state": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "PulseExtender_0": {
        "vlnv": "xilinx.com:module_ref:PulseExtender:1.0",
        "xci_name": "system_PulseExtender_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PulseExtender",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pulse_in": {
            "direction": "I"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "extend_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "PulseExtender_1": {
        "vlnv": "xilinx.com:module_ref:PulseExtender:1.0",
        "xci_name": "system_PulseExtender_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "PulseExtender",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pulse_in": {
            "direction": "I"
          },
          "clk_in": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "extend_out": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "DACSelect_0": {
        "vlnv": "xilinx.com:module_ref:DACSelect:1.0",
        "xci_name": "system_DACSelect_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DACSelect",
          "boundary_crc": "0x0"
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              }
            }
          },
          "ddr_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "250000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "locked": {
            "direction": "I"
          },
          "dac_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "dac_rst",
                "value_src": "constant"
              }
            }
          },
          "dac_rst": {
            "type": "rst",
            "direction": "O"
          },
          "dac_sel": {
            "direction": "O"
          },
          "dac_wrt": {
            "direction": "O"
          },
          "dac_dat": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "signal_0": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_1": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_2": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_3": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_4": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_5": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_6": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_7": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_8": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_9": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_10": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "signal_11": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "select_a": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "select_b": {
            "direction": "I",
            "left": "7",
            "right": "0"
          }
        }
      },
      "DirectThresholder_0": {
        "vlnv": "xilinx.com:module_ref:DirectThresholder:1.0",
        "xci_name": "system_DirectThresholder_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DirectThresholder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "raw_adc_data": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              }
            }
          },
          "l_threshold": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "u_threshold": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset_sign": {
            "direction": "I"
          },
          "invert": {
            "direction": "I"
          },
          "l_threshold_met": {
            "direction": "O"
          },
          "u_threshold_met": {
            "direction": "O"
          },
          "sign": {
            "direction": "O"
          },
          "invert_status": {
            "direction": "O"
          }
        }
      },
      "DirectThresholder_1": {
        "vlnv": "xilinx.com:module_ref:DirectThresholder:1.0",
        "xci_name": "system_DirectThresholder_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "DirectThresholder",
          "boundary_crc": "0x0"
        },
        "ports": {
          "raw_adc_data": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              }
            }
          },
          "l_threshold": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "u_threshold": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset_sign": {
            "direction": "I"
          },
          "invert": {
            "direction": "I"
          },
          "l_threshold_met": {
            "direction": "O"
          },
          "u_threshold_met": {
            "direction": "O"
          },
          "sign": {
            "direction": "O"
          },
          "invert_status": {
            "direction": "O"
          }
        }
      },
      "Pulse_Storage_0": {
        "vlnv": "xilinx.com:module_ref:Pulse_Storage:1.0",
        "xci_name": "system_Pulse_Storage_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pulse_Storage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              }
            }
          },
          "lthresh": {
            "direction": "I"
          },
          "uthresh": {
            "direction": "I"
          },
          "raw_signal": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset_sign": {
            "direction": "I"
          },
          "parsed_signal": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      },
      "Pulse_Storage_1": {
        "vlnv": "xilinx.com:module_ref:Pulse_Storage:1.0",
        "xci_name": "system_Pulse_Storage_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Pulse_Storage",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "system_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "1.25e+08",
                "value_src": "user_prop"
              }
            }
          },
          "lthresh": {
            "direction": "I"
          },
          "uthresh": {
            "direction": "I"
          },
          "raw_signal": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "offset_sign": {
            "direction": "I"
          },
          "parsed_signal": {
            "direction": "O",
            "left": "13",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "ps7_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M11_AXI",
          "sensor_readout/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M17_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M17_AXI",
          "Rotation/S_AXI1"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "Lateral/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M13_AXI",
          "ch2_offset_settings/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M15_AXI",
          "ch1_offset_settings/S_AXI"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "ps7_0_axi_periph_M18_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M18_AXI",
          "PHA_Readout/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "Rotation/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M07_AXI",
          "Coincidence_Block/S_AXI1"
        ]
      },
      "ps7_0_axi_periph_M21_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M21_AXI",
          "Coincidence_Block/S_AXI5"
        ]
      },
      "ps7_0_axi_periph_M20_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M20_AXI",
          "toggle_test/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M04_AXI",
          "ch2_threshold_settings/S_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M03_AXI",
          "ch1_threshold_settings/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M19_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M19_AXI",
          "PHA_Pulses_Stored/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M16_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M16_AXI",
          "dac_select/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M09_AXI",
          "Coincidence_Block/S_AXI3"
        ]
      },
      "ps7_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M10_AXI",
          "Lateral/S_AXI1"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M14_AXI",
          "direct_adc/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M05_AXI",
          "Coincidence_Block/S_AXI4"
        ]
      },
      "ps7_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M12_AXI",
          "thresholded_data/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "threshold_invert_settings/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M06_AXI",
          "Coincidence_Block/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M08_AXI",
          "Coincidence_Block/S_AXI2"
        ]
      }
    },
    "nets": {
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_P",
          "daisy_p_o"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_N",
          "daisy_n_o"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "util_ds_buf_2/OBUF_IN"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "processing_system7_0/S_AXI_HP0_ACLK",
          "rst_ps7_0_125M/slowest_sync_clk",
          "Rotation/clk",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "ps7_0_axi_periph/M00_ACLK",
          "Lateral/clk",
          "ps7_0_axi_periph/M01_ACLK",
          "clk_wiz_0/clk_in1",
          "threshold_invert_settings/s_axi_aclk",
          "ps7_0_axi_periph/M02_ACLK",
          "ch1_threshold_settings/s_axi_aclk",
          "ps7_0_axi_periph/M03_ACLK",
          "ch2_threshold_settings/s_axi_aclk",
          "ps7_0_axi_periph/M04_ACLK",
          "ps7_0_axi_periph/M05_ACLK",
          "ps7_0_axi_periph/M06_ACLK",
          "ps7_0_axi_periph/M07_ACLK",
          "ps7_0_axi_periph/M08_ACLK",
          "ps7_0_axi_periph/M09_ACLK",
          "ps7_0_axi_periph/M10_ACLK",
          "sensor_readout/s_axi_aclk",
          "ps7_0_axi_periph/M11_ACLK",
          "thresholded_data/s_axi_aclk",
          "ps7_0_axi_periph/M12_ACLK",
          "ps7_0_axi_periph/M13_ACLK",
          "direct_adc/s_axi_aclk",
          "ps7_0_axi_periph/M14_ACLK",
          "ch1_offset_settings/s_axi_aclk",
          "ps7_0_axi_periph/M15_ACLK",
          "ch2_offset_settings/s_axi_aclk",
          "Coincidence_Block/clk",
          "dac_select/s_axi_aclk",
          "ps7_0_axi_periph/M16_ACLK",
          "ps7_0_axi_periph/M17_ACLK",
          "PHA_Readout/s_axi_aclk",
          "ps7_0_axi_periph/M18_ACLK",
          "PHA_Pulses_Stored/s_axi_aclk",
          "ps7_0_axi_periph/M19_ACLK",
          "fifo_generator_0/clk",
          "toggle_test/s_axi_aclk",
          "ps7_0_axi_periph/M20_ACLK",
          "FIFOReadout_0/clk",
          "CrudePHA_0/clk",
          "PulseExtender_0/clk_in",
          "PulseExtender_1/clk_in",
          "ps7_0_axi_periph/M21_ACLK",
          "DACSelect_0/aclk",
          "DirectThresholder_0/clk",
          "DirectThresholder_1/clk",
          "Pulse_Storage_0/clk",
          "Pulse_Storage_1/clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_125M/ext_reset_in"
        ]
      },
      "rst_ps7_0_125M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_125M/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "Rotation/s_axi_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "Lateral/s_axi_aresetn",
          "ps7_0_axi_periph/M01_ARESETN",
          "threshold_invert_settings/s_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN",
          "ch1_threshold_settings/s_axi_aresetn",
          "ps7_0_axi_periph/M03_ARESETN",
          "ch2_threshold_settings/s_axi_aresetn",
          "ps7_0_axi_periph/M04_ARESETN",
          "ps7_0_axi_periph/M05_ARESETN",
          "ps7_0_axi_periph/M06_ARESETN",
          "ps7_0_axi_periph/M07_ARESETN",
          "ps7_0_axi_periph/M08_ARESETN",
          "ps7_0_axi_periph/M09_ARESETN",
          "ps7_0_axi_periph/M10_ARESETN",
          "sensor_readout/s_axi_aresetn",
          "ps7_0_axi_periph/M11_ARESETN",
          "thresholded_data/s_axi_aresetn",
          "ps7_0_axi_periph/M12_ARESETN",
          "ps7_0_axi_periph/M13_ARESETN",
          "direct_adc/s_axi_aresetn",
          "ps7_0_axi_periph/M14_ARESETN",
          "ch1_offset_settings/s_axi_aresetn",
          "ps7_0_axi_periph/M15_ARESETN",
          "ch2_offset_settings/s_axi_aresetn",
          "Coincidence_Block/s_axi_aresetn",
          "dac_select/s_axi_aresetn",
          "ps7_0_axi_periph/M16_ARESETN",
          "ps7_0_axi_periph/M17_ARESETN",
          "PHA_Readout/s_axi_aresetn",
          "ps7_0_axi_periph/M18_ARESETN",
          "PHA_Pulses_Stored/s_axi_aresetn",
          "ps7_0_axi_periph/M19_ARESETN",
          "toggle_test/s_axi_aresetn",
          "ps7_0_axi_periph/M20_ARESETN",
          "ps7_0_axi_periph/M21_ARESETN"
        ]
      },
      "rot_zero_in_1": {
        "ports": [
          "rot_zero_in",
          "Rotation/rot_zero_in",
          "led5"
        ]
      },
      "lat_max_in_1": {
        "ports": [
          "lat_max_in",
          "Lateral/lat_max_in"
        ]
      },
      "lat_zero_in_1": {
        "ports": [
          "lat_zero_in",
          "Lateral/lat_zero_in"
        ]
      },
      "Rotation_rot_dir_out": {
        "ports": [
          "Rotation/rot_dir_out",
          "rot_dir_out",
          "rot_dac_signal/i_sign",
          "led_1"
        ]
      },
      "Rotation_rot_drive_out": {
        "ports": [
          "Rotation/rot_drive_out",
          "rot_drive_out",
          "rot_dac_signal/i_sig"
        ]
      },
      "Lateral_lat_drive_out": {
        "ports": [
          "Lateral/lat_drive_out",
          "lat_drive_out",
          "lat_dac_signal/i_sig"
        ]
      },
      "Lateral_lat_dir_out": {
        "ports": [
          "Lateral/lat_dir_out",
          "lat_dir_out",
          "lat_dac_signal/i_sign",
          "led_2"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "direct_adc/gpio_io_i",
          "CrudePHA_0/raw_adc_data",
          "DACSelect_0/signal_2",
          "DirectThresholder_1/raw_adc_data",
          "Pulse_Storage_1/raw_signal"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "direct_adc/gpio2_io_i",
          "DACSelect_0/signal_3",
          "DirectThresholder_0/raw_adc_data",
          "Pulse_Storage_0/raw_signal"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "DACSelect_0/ddr_clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "DACSelect_0/locked"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "ch1_threshold_settings/gpio_io_o",
          "CrudePHA_0/l_threshold",
          "DACSelect_0/signal_0",
          "DirectThresholder_1/l_threshold"
        ]
      },
      "axi_gpio_0_gpio2_io_o": {
        "ports": [
          "ch1_threshold_settings/gpio2_io_o",
          "DACSelect_0/signal_1",
          "DirectThresholder_1/u_threshold"
        ]
      },
      "ch2_threshold_settings_gpio_io_o": {
        "ports": [
          "ch2_threshold_settings/gpio_io_o",
          "DACSelect_0/signal_6",
          "DirectThresholder_0/l_threshold"
        ]
      },
      "ch2_threshold_settings_gpio2_io_o": {
        "ports": [
          "ch2_threshold_settings/gpio2_io_o",
          "DACSelect_0/signal_7",
          "DirectThresholder_0/u_threshold"
        ]
      },
      "axi_gpio_0_gpio_io_o1": {
        "ports": [
          "threshold_invert_settings/gpio_io_o",
          "CrudePHA_0/invert",
          "DirectThresholder_1/invert"
        ]
      },
      "axi_gpio_0_gpio2_io_o1": {
        "ports": [
          "threshold_invert_settings/gpio2_io_o",
          "DirectThresholder_0/invert"
        ]
      },
      "Ch2_Thresholder_l_threshold_met": {
        "ports": [
          "DirectThresholder_0/l_threshold_met",
          "xlconcat_0/In4",
          "Coincidence_Block/ch2l",
          "PulseExtender_0/pulse_in",
          "Pulse_Storage_0/lthresh"
        ]
      },
      "Ch2_Thresholder_u_threshold_met": {
        "ports": [
          "DirectThresholder_0/u_threshold_met",
          "xlconcat_0/In5",
          "Coincidence_Block/ch2h",
          "Pulse_Storage_0/uthresh"
        ]
      },
      "InputParse_0_adc_data_out": {
        "ports": [
          "InputParse_0/adc_data_out",
          "sensor_readout/gpio_io_i"
        ]
      },
      "InputParse_0_sensor_data_out": {
        "ports": [
          "InputParse_0/sensor_data_out",
          "sensor_readout/gpio2_io_i"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "thresholded_data/gpio_io_i"
        ]
      },
      "DirectThresholder_1_l_threshold_met": {
        "ports": [
          "DirectThresholder_1/l_threshold_met",
          "xlconcat_0/In0",
          "Coincidence_Block/ch1l",
          "PulseExtender_1/pulse_in",
          "Pulse_Storage_1/lthresh"
        ]
      },
      "DirectThresholder_1_u_threshold_met": {
        "ports": [
          "DirectThresholder_1/u_threshold_met",
          "xlconcat_0/In1",
          "Coincidence_Block/ch1h",
          "Pulse_Storage_1/uthresh"
        ]
      },
      "DirectThresholder_1_sign": {
        "ports": [
          "DirectThresholder_1/sign",
          "xlconcat_0/In2"
        ]
      },
      "DirectThresholder_1_invert_status": {
        "ports": [
          "DirectThresholder_1/invert_status",
          "xlconcat_0/In3"
        ]
      },
      "ch1_offset_settings_gpio_io_o": {
        "ports": [
          "ch1_offset_settings/gpio_io_o",
          "DirectThresholder_1/offset",
          "Pulse_Storage_1/offset"
        ]
      },
      "ch1_offset_settings_gpio2_io_o": {
        "ports": [
          "ch1_offset_settings/gpio2_io_o",
          "DirectThresholder_1/offset_sign",
          "Pulse_Storage_1/offset_sign"
        ]
      },
      "DirectThresholder_0_sign": {
        "ports": [
          "DirectThresholder_0/sign",
          "xlconcat_0/In6"
        ]
      },
      "DirectThresholder_0_invert_status": {
        "ports": [
          "DirectThresholder_0/invert_status",
          "xlconcat_0/In7"
        ]
      },
      "ch2_offset_settings_gpio_io_o": {
        "ports": [
          "ch2_offset_settings/gpio_io_o",
          "DirectThresholder_0/offset",
          "Pulse_Storage_0/offset"
        ]
      },
      "ch2_offset_settings_gpio2_io_o": {
        "ports": [
          "ch2_offset_settings/gpio2_io_o",
          "DirectThresholder_0/offset_sign",
          "Pulse_Storage_0/offset_sign"
        ]
      },
      "DACSelect_0_dac_clk": {
        "ports": [
          "DACSelect_0/dac_clk",
          "dac_clk_o"
        ]
      },
      "DACSelect_0_dac_rst": {
        "ports": [
          "DACSelect_0/dac_rst",
          "dac_rst_o"
        ]
      },
      "DACSelect_0_dac_sel": {
        "ports": [
          "DACSelect_0/dac_sel",
          "dac_sel_o"
        ]
      },
      "DACSelect_0_dac_wrt": {
        "ports": [
          "DACSelect_0/dac_wrt",
          "dac_wrt_o"
        ]
      },
      "DACSelect_0_dac_dat": {
        "ports": [
          "DACSelect_0/dac_dat",
          "dac_dat_o"
        ]
      },
      "axi_gpio_0_gpio_io_o2": {
        "ports": [
          "dac_select/gpio_io_o",
          "DACSelect_0/select_a"
        ]
      },
      "axi_gpio_0_gpio2_io_o2": {
        "ports": [
          "dac_select/gpio2_io_o",
          "DACSelect_0/select_b"
        ]
      },
      "lat_dac_signal_o_signal": {
        "ports": [
          "lat_dac_signal/o_signal",
          "DACSelect_0/signal_4"
        ]
      },
      "rot_dac_signal_o_signal": {
        "ports": [
          "rot_dac_signal/o_signal",
          "DACSelect_0/signal_5"
        ]
      },
      "Rotation_debounced": {
        "ports": [
          "Rotation/debounced",
          "InputParse_0/rot_sense"
        ]
      },
      "Lateral_debounced1": {
        "ports": [
          "Lateral/debounced1",
          "InputParse_0/lat_max"
        ]
      },
      "CrudePHA_0_pulse_height": {
        "ports": [
          "CrudePHA_0/pulse_height",
          "fifo_generator_0/din"
        ]
      },
      "CrudePHA_0_ph_valid": {
        "ports": [
          "CrudePHA_0/ph_valid",
          "fifo_generator_0/wr_en"
        ]
      },
      "fifo_generator_0_data_count": {
        "ports": [
          "fifo_generator_0/data_count",
          "PHA_Pulses_Stored/gpio_io_i"
        ]
      },
      "fifo_generator_0_almost_full": {
        "ports": [
          "fifo_generator_0/almost_full",
          "CrudePHA_0/fifo_full"
        ]
      },
      "toggle_test_gpio_io_o": {
        "ports": [
          "toggle_test/gpio_io_o",
          "FIFOReadout_0/read_request"
        ]
      },
      "FIFOReadout_0_write_done": {
        "ports": [
          "FIFOReadout_0/write_done",
          "toggle_test/gpio2_io_i"
        ]
      },
      "FIFOReadout_0_FIFO_buffer": {
        "ports": [
          "FIFOReadout_0/FIFO_buffer",
          "PHA_Readout/gpio_io_i"
        ]
      },
      "fifo_generator_0_dout": {
        "ports": [
          "fifo_generator_0/dout",
          "FIFOReadout_0/FIFO_data"
        ]
      },
      "FIFOReadout_0_FIFO_read": {
        "ports": [
          "FIFOReadout_0/FIFO_read",
          "fifo_generator_0/rd_en"
        ]
      },
      "fifo_generator_0_empty": {
        "ports": [
          "fifo_generator_0/empty",
          "FIFOReadout_0/FIFO_empty"
        ]
      },
      "CrudePHA_0_o_state": {
        "ports": [
          "CrudePHA_0/o_state",
          "PHA_Readout/gpio2_io_i"
        ]
      },
      "PulseExtender_0_extend_out": {
        "ports": [
          "PulseExtender_0/extend_out",
          "DACSelect_0/signal_8"
        ]
      },
      "PulseExtender_1_extend_out": {
        "ports": [
          "PulseExtender_1/extend_out",
          "DACSelect_0/signal_9"
        ]
      },
      "Pulse_Storage_0_parsed_signal": {
        "ports": [
          "Pulse_Storage_0/parsed_signal",
          "DACSelect_0/signal_10"
        ]
      },
      "Pulse_Storage_1_parsed_signal": {
        "ports": [
          "Pulse_Storage_1/parsed_signal",
          "DACSelect_0/signal_11"
        ]
      },
      "Lateral_led3": {
        "ports": [
          "Lateral/led3",
          "led3"
        ]
      },
      "Lateral_led4": {
        "ports": [
          "Lateral/led4",
          "led4"
        ]
      },
      "Lateral_debounced": {
        "ports": [
          "Lateral/debounced",
          "InputParse_0/lat_zero"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_PHA_Pulses_Stored_Reg": {
                "address_block": "/PHA_Pulses_Stored/S_AXI/Reg",
                "offset": "0x41320000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/Rotation/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg1": {
                "address_block": "/Lateral/axi_gpio_0/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg2": {
                "address_block": "/threshold_invert_settings/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg3": {
                "address_block": "/Coincidence_Block/coinc_timeout_counts/S_AXI/Reg",
                "offset": "0x41260000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg4": {
                "address_block": "/dac_select/S_AXI/Reg",
                "offset": "0x412E0000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg5": {
                "address_block": "/PHA_Readout/S_AXI/Reg",
                "offset": "0x41310000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/Coincidence_Block/ch1_ch2_counts/S_AXI/Reg",
                "offset": "0x41270000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg1": {
                "address_block": "/Lateral/axi_gpio_1/S_AXI/Reg",
                "offset": "0x41300000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg2": {
                "address_block": "/Rotation/rotation_status/S_AXI/Reg",
                "offset": "0x412F0000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/Coincidence_Block/ch1over_ch2over_counts/S_AXI/Reg",
                "offset": "0x41280000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/Coincidence_Block/coinc_state_timer/S_AXI/Reg",
                "offset": "0x41290000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg": {
                "address_block": "/sensor_readout/S_AXI/Reg",
                "offset": "0x412A0000",
                "range": "64K"
              },
              "SEG_axi_gpio_4_Reg1": {
                "address_block": "/thresholded_data/S_AXI/Reg",
                "offset": "0x412B0000",
                "range": "64K"
              },
              "SEG_ch1_offset_settings_Reg": {
                "address_block": "/ch1_offset_settings/S_AXI/Reg",
                "offset": "0x42220000",
                "range": "64K"
              },
              "SEG_ch1_threshold_settings_Reg": {
                "address_block": "/ch1_threshold_settings/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              },
              "SEG_ch2_offset_settings_Reg": {
                "address_block": "/ch2_offset_settings/S_AXI/Reg",
                "offset": "0x412C0000",
                "range": "64K"
              },
              "SEG_ch2_threshold_settings_Reg": {
                "address_block": "/ch2_threshold_settings/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_coincidence_runtime_Reg": {
                "address_block": "/Coincidence_Block/coincidence_runtime/S_AXI/Reg",
                "offset": "0x41340000",
                "range": "64K"
              },
              "SEG_coincidence_settings_Reg": {
                "address_block": "/Coincidence_Block/coincidence_settings/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_direct_adc_Reg": {
                "address_block": "/direct_adc/S_AXI/Reg",
                "offset": "0x412D0000",
                "range": "64K"
              },
              "SEG_toggle_test_Reg": {
                "address_block": "/toggle_test/S_AXI/Reg",
                "offset": "0x41330000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}