Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'CHIP_SAKURAG'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx9-csg225-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o CHIP_SAKURAG_map.ncd CHIP_SAKURAG.ngd
CHIP_SAKURAG.pcf 
Target Device  : xc6slx9
Target Package : csg225
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Thu Sep 29 11:28:08 2016

Design Summary
--------------
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 1,331 out of  11,440   11%
    Number used as Flip Flops:               1,331
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      1,220 out of   5,720   21%
    Number used as logic:                    1,149 out of   5,720   20%
      Number using O6 output only:             698
      Number using O5 output only:             169
      Number using O5 and O6:                  282
      Number used as ROM:                        0
    Number used as Memory:                      16 out of   1,440    1%
      Number used as Dual Port RAM:             16
        Number using O6 output only:             8
        Number using O5 output only:             0
        Number using O5 and O6:                  8
      Number used as Single Port RAM:            0
      Number used as Shift Register:             0
    Number used exclusively as route-thrus:     55
      Number with same-slice register load:     48
      Number with same-slice carry load:         7
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   499 out of   1,430   34%
  Number of MUXCYs used:                       392 out of   2,860   13%
  Number of LUT Flip Flop pairs used:        1,588
    Number with an unused Flip Flop:           405 out of   1,588   25%
    Number with an unused LUT:                 368 out of   1,588   23%
    Number of fully used LUT-FF pairs:         815 out of   1,588   51%
    Number of unique control sets:              94
    Number of slice register sites lost
      to control set restrictions:             317 out of  11,440    2%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        95 out of     160   59%
    Number of LOCed IOBs:                       95 out of      95  100%
    IOB Flip Flops:                              2

Specific Feature Utilization:
  Number of RAMB16BWERs:                        14 out of      32   43%
  Number of RAMB8BWERs:                          1 out of      64    1%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       8 out of      16   50%
    Number used as BUFGs:                        4
    Number used as BUFGMUX:                      4
  Number of DCM/DCM_CLKGENs:                     3 out of       4   75%
    Number used as DCMs:                         2
    Number used as DCM_CLKGENs:                  1
  Number of ILOGIC2/ISERDES2s:                   0 out of     200    0%
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        10 out of     200    5%
    Number used as IODELAY2s:                   10
    Number used as IODRP2s:                      0
    Number used as IODRP2_MCBs:                  0
  Number of OLOGIC2/OSERDES2s:                   2 out of     200    1%
    Number used as OLOGIC2s:                     2
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            0 out of       2    0%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.13

Peak Memory Usage:  461 MB
Total REAL time to MAP completion:  41 secs 
Total CPU time to MAP completion:   40 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:MapLib:701 - Signal flash_DOUT connected to top level port flash_DOUT
   has been removed.
WARNING:MapLib:701 - Signal flash_CS connected to top level port flash_CS has
   been removed.
WARNING:MapLib:701 - Signal flash_CLK connected to top level port flash_CLK has
   been removed.
WARNING:Timing:3159 - The DCM, openadc_inst/genclocks/DCM_CLKGEN_inst, has the attribute DFS_OSCILLATOR_MODE not set to PHASE_FREQ_LOCK. No
   phase relationship exists between the input clock and CLKFX or CLKFX180 outputs of this DCM. Data paths between these clock domains must
   be constrained using FROM/TO constraints.
WARNING:Pack:2768 - At least one timing constraint is impossible to meet because component switching limit violations have been detected for
   a constrained component. A timing constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the
   Timing Analyzer (GUI) or TRCE (command line) with the Mapped NCD and PCF files to evaluate the component switching limit violations in
   more detail. Evaluate the datasheet for alternative configurations for the component that could allow the frequencies requested in the
   constraint. Otherwise, the timing constraint covering this component might need to be modified to satisfy the component switching limits
   specified in the datasheet.
WARNING:Place:1137 - This design is not guaranteed to be routable! This design
   contains a global buffer instance, <registers_sakura_lbus/mk_clkrst/u13>,
   driving the net, <lbus_clkint>, that is driving the following (first 30)
   non-clock load pins.
   < PIN: openadc_inst/Mmux_extmeasure_clk11.A4; >
   This is not a recommended design practice in Spartan-6 due to limitations in
   the global routing that may cause excessive delay, skew or unroutable
   situations.  It is recommended to only use a BUFG resource to drive clock
   loads. Please pay extra attention to the timing and routing of this path to
   ensure the design goals are met. This is normally an ERROR but the
   CLOCK_DEDICATED_ROUTE constraint was applied on COMP.PIN
   <registers_sakura_lbus/mk_clkrst/u13.O> allowing your design to continue.
   This constraint disables all clock placer rules related to the specified
   COMP.PIN.
WARNING:PhysDesignRules:372 - Gated clock. Clock net openadc_inst/extmeasure_clk
   is sourced by a combinatorial pin. This is not good design practice. Use the
   CE pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:367 - The signal
   <registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv
   _or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does
   not drive any load pins in the design.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network cfg_fcsb has no load.
INFO:LIT:395 - The above info message is repeated 29 more times for the
   following (max. 5 shown):
   flash_DIN,
   cfg_din<7>_IBUF,
   cfg_din<6>_IBUF,
   cfg_din<5>_IBUF,
   cfg_din<4>_IBUF
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   openadc_inst/genclocks/DCM_extclock_gen, consult the device Data Sheet.

Section 4 - Removed Logic Summary
---------------------------------
  26 block(s) removed
   7 block(s) optimized away
  23 signal(s) removed

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" is sourceless and has been
removed.
The signal
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv" is sourceless and has been
removed.
 Sourceless block
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/gae.ram_almost_empty_i" (FF) removed.
The signal
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_4_o" is sourceless and has been
removed.
The signal
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_4_o2" is sourceless and has been
removed.
 Sourceless block
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_4_o3" (ROM) removed.
The signal
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_4_o1" is sourceless and has been
removed.
The signal "registers_sakura_lbus/fifo_rd/N6" is sourceless and has been
removed.
The signal
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" is sourceless and has been
removed.
The signal
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv" is sourceless and has been removed.
 Sourceless block
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i" (FF) removed.
The signal
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/ram_almost_full_i_GND_32_o_MUX_20_o" is sourceless
and has been removed.
The signal
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_32_o_MUX_20_o11" is
sourceless and has been removed.
 Sourceless block
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_32_o_MUX_20_o13" (ROM)
removed.
The signal
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_32_o_MUX_20_o1" is
sourceless and has been removed.
The signal "registers_sakura_lbus/fifo_wr/N10" is sourceless and has been
removed.
The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[1]_WR_PNTR[2]_XOR_13_o" is
sourceless and has been removed.
 Sourceless block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1" (FF) removed.
  The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>" is
sourceless and has been removed.
   Sourceless block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1" (FF)
removed.
    The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<1>" is
sourceless and has been removed.
     Sourceless block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1" (FF)
removed.
      The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<1>" is
sourceless and has been removed.
The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/WR_PNTR[0]_WR_PNTR[1]_XOR_14_o" is
sourceless and has been removed.
 Sourceless block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0" (FF) removed.
  The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>" is
sourceless and has been removed.
   Sourceless block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0" (FF)
removed.
    The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<0>" is
sourceless and has been removed.
     Sourceless block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0" (FF)
removed.
      The signal
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg<0>" is
sourceless and has been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "flash_DOUT" is unused and has been removed.
 Unused block "flash_DOUT_OBUFT" (TRI) removed.
The signal "flash_CLK" is unused and has been removed.
 Unused block "flash_CLK_OBUFT" (TRI) removed.
The signal "flash_CS" is unused and has been removed.
 Unused block "flash_CS_OBUFT" (TRI) removed.
Unused block "flash_CLK" (PAD) removed.
Unused block "flash_CS" (PAD) removed.
Unused block "flash_DOUT" (PAD) removed.
Unused block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[0]_WR_PNTR[1]_XOR_14_o_xo<0>
1" (ROM) removed.
Unused block
"openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfif
o.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Mxor_WR_PNTR[1]_WR_PNTR[2]_XOR_13_o_xo<0>
1" (ROM) removed.
Unused block
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/c1/out_SW1" (ROM) removed.
Unused block
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_4_o1" (ROM) removed.
Unused block
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/comp1_gae.comp2_OR_4_o2" (ROM) removed.
Unused block
"registers_sakura_lbus/fifo_rd/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_inv1_INV_0" (BUF) removed.
Unused block
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_32_o_MUX_20_o11" (ROM)
removed.
Unused block
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/Mmux_ram_almost_full_i_GND_32_o_MUX_20_o12" (ROM)
removed.
Unused block
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/_n0021_inv1" (ROM) removed.
Unused block
"registers_sakura_lbus/fifo_wr/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or
_sync_fifo.gl0.wr/gwas.wsts/c2/out_SW1" (ROM) removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
GND
		openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/U0/xst_fifo_generator/gconvfi
fo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_bl
k_mem_gen/valid.cstr/XST_GND
GND 		openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/XST_GND
VCC 		openadc_inst/fifo_top_inst/fifoonly_adcfifo_inst/XST_VCC
GND 		registers_sakura_lbus/fifo_rd/XST_GND
GND 		registers_sakura_lbus/fifo_wr/XST_GND

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 11 - Timing Report
--------------------------
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 5

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_registers_sakura_lbus_mk_clkrst_clkdv_ | SETUP       |    13.995ns|    85.502ns|       0|           0
  dcm = PERIOD TIMEGRP "registers_sakura_lb | HOLD        |    -0.097ns|            |      12|        1148
  us_mk_clkrst_clkdv_dcm" TS_usb_clk / 32 H | MAXPERIOD   |  -333.333ns|            |       3|      833332
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
* TS_openadc_inst_target_clk_0 = PERIOD TIM | SETUP       |    14.609ns|    65.854ns|       0|           0
  EGRP "openadc_inst_target_clk_0" TS_regis | HOLD        |    -0.112ns|            |      32|        2928
  ters_sakura_lbus_mk_clkrst_clkdv_dcm HIGH | MAXPERIOD   |  -333.333ns|            |       3|      833332
   50%                                      | MINLOWPULSE |   453.332ns|    80.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_usb_clk = PERIOD TIMEGRP "usb_clk_GRP" | SETUP       |     6.899ns|     2.868ns|       0|           0
   60 MHz HIGH 50%                          | HOLD        |    -0.892ns|            |      48|       28716
                                            | MINLOWPULSE |    25.332ns|     8.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
* TS_openadc_inst_genclocks_ADC_clk_0 = PER | SETUP       |    13.413ns|   104.125ns|       0|           0
  IOD TIMEGRP "openadc_inst_genclocks_ADC_c | HOLD        |    -0.379ns|            |      59|       11324
  lk_0" TS_registers_sakura_lbus_mk_clkrst_ |             |            |            |        |            
  clkdv_dcm HIGH 50%                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_genclocks_ADC_clk_times4  | MINPERIOD   |     1.638ns|     3.570ns|       0|           0
  = PERIOD TIMEGRP "openadc_inst_genclocks_ |             |            |            |        |            
  ADC_clk_times4" TS_openadc_inst_target_cl |             |            |            |        |            
  k * 4 HIGH 50%                            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_target_clk = PERIOD TIMEG | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
  RP "openadc_inst_target_clk" TS_clkin HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clkin = PERIOD TIMEGRP "clkin_GRP" 48  | MINLOWPULSE |     4.832ns|    16.000ns|       0|           0
  MHz HIGH 50%                              |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_genclocks_ADC_clk = PERIO | MINPERIOD   |    17.263ns|     3.570ns|       0|           0
  D TIMEGRP "openadc_inst_genclocks_ADC_clk |             |            |            |        |            
  " TS_openadc_inst_target_clk HIGH 50%     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_openadc_inst_genclocks_ADC_clk_times4_ | MINPERIOD   |   129.763ns|     3.570ns|       0|           0
  0 = PERIOD TIMEGRP "openadc_inst_genclock |             |            |            |        |            
  s_ADC_clk_times4_0" TS_registers_sakura_l |             |            |            |        |            
  bus_mk_clkrst_clkdv_dcm * 4 HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     20.833ns|     16.000ns|     16.000ns|            0|            0|            0|            0|
| TS_openadc_inst_target_clk    |     20.833ns|     16.000ns|     14.280ns|            0|            0|            0|            0|
|  TS_openadc_inst_genclocks_ADC|      5.208ns|      3.570ns|          N/A|            0|            0|            0|            0|
|  _clk_times4                  |             |             |             |             |             |             |             |
|  TS_openadc_inst_genclocks_ADC|     20.833ns|      3.570ns|          N/A|            0|            0|            0|            0|
|  _clk                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_usb_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_usb_clk                     |     16.667ns|      8.000ns|      3.254ns|           48|          109|        24883|         5332|
| TS_registers_sakura_lbus_mk_cl|    533.333ns|     85.502ns|    104.125ns|           15|           94|         1272|         4060|
| krst_clkdv_dcm                |             |             |             |             |             |             |             |
|  TS_openadc_inst_target_clk_0 |    533.333ns|     80.000ns|          N/A|           35|            0|          560|            0|
|  TS_openadc_inst_genclocks_ADC|    133.333ns|      3.570ns|          N/A|            0|            0|            0|            0|
|  _clk_times4_0                |             |             |             |             |             |             |             |
|  TS_openadc_inst_genclocks_ADC|    533.333ns|    104.125ns|          N/A|           59|            0|         3500|            0|
|  _clk_0                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

4 constraints not met.



Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| ADC_Data<0>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<1>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<2>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<3>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<4>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<5>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<6>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<7>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<8>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_Data<9>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          | DEFAULT  |
| ADC_OR                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ADC_clk                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| DUT_CLK_i                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DUT_trigger_i                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| amp_gain                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| amp_hilo                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| cfg_busy                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_cclk                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_cson                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<0>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<1>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<2>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<3>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<4>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<5>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<6>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_din<7>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_done                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_initn                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_m0_remote                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_m1_remote                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_mosi                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_progn                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| cfg_rdwrn                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| clkin                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_clkn                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| lbus_di_a<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<8>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_di_a<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_do<0>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<1>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<2>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<3>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<4>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<5>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<6>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<7>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<8>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<9>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<10>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<11>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<12>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<13>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<14>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_do<15>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| lbus_rdn                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_rstn                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| lbus_wrn                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| led<0>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| led<1>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| led<2>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| led<3>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| led<4>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| led<5>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| led<6>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| led<7>                             | IOB              | OUTPUT    | LVCMOS25             |       | 2        | QUIE |              |          |          |
| rstnin                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| usb_clk                            | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| usb_d<0>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_d<1>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_d<2>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_d<3>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_d<4>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_d<5>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_d<6>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_d<7>                           | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_oen                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_rdn                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_rstn                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| usb_rxfn                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| usb_txen                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| usb_wrn                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
