Require Import NArith.

Module Type amd64CPUTimingBehavior.
(* === Instruction Timings === *)
	Parameter
		xlat_wc sbb_wc sub_wc movsx_r16_r8 movsx_wc 
		movsx_r16_m8 movsx_r32_r8 movsx_r32_m8 movsx_r32_r16 movsx_r32_m16 
		movsx_r64_r8 movsx_r64_m8 movsx_r64_r16 movsx_r64_m16 movzx_r16_r8 
		movzx_wc movzx_r16_m8 movzx_r32_r8 movzx_r32_m8 movzx_r32_r16 
		movzx_r32_m16 movzx_r64_r8 movzx_r64_m8 movzx_r64_r16 movzx_r64_m16 
		movsxd_r64_r32 movsxd_wc movsxd_r64_m32 lea_wc xadd_m8_r8 
		xadd_wc xadd_m16_r16 xadd_m32_r32 xadd_m64_r64 cmpxchg_m8_r8 
		cmpxchg_wc cmpxchg_m16_r16 cmpxchg_m32_r32 cmpxchg_m64_r64 lock_cmpxchg_m8_r8 
		lock_wc lock_cmpxchg_m16_r16 lock_cmpxchg_m32_r32 lock_cmpxchg_m64_r64 add_m 
		add_wc cmpxchg8b_m cmpxchg8b_wc cmpxchg16b_m cmpxchg16b_wc 
		lock_cmpxchg16b_m mov_r8h_r8 mov_wc mov_r8h_r8h mov_m8_r8 
		mov_m8_r8h mov_r8h_m8 mov_m16_r16 mov_m32_r32 mov_m64_r64 
		movq_m64_xmm movq_wc movdqa_m128_xmm movdqa_wc movdqu_m128_xmm 
		movdqu_wc movaps_m128_xmm movaps_wc movd_mmx_r32 movd_wc 
		movq_mmx_r64 movd_xmm_r32 movq_xmm_r64 movd_xmm_m32 movq_xmm_m64 
		movq2dq_xmm_mmx movq2dq_wc pextrb_r32_xmm_1 pextrb_wc pextrd_r32_xmm_1 
		pextrd_wc movd_r32_xmm pinsrw_mmx_r32_1 pinsrw_wc pinsrw_xmm_r32_1 
		pinsrd_xmm_r32_1 pinsrd_wc movq_r64_xmm movss_xmm_xmm movss_wc 
		movss_m32_xmm movsd_xmm_xmm movsd_wc movsd_m64_xmm movaps_xmm_m128 
		movapd_m128_xmm movapd_wc lddqu_xmm_m128 lddqu_wc movq_m64_mmx 
		movntq_m64_mmx movntq_wc movdqa_xmm_m128 movntdqa_xmm_m movntdqa_wc 
		movnti_m32_r32 movnti_wc movlhps_xmm_xmm movlhps_wc movhps_m64_xmm 
		movhps_wc movlps_m64_xmm movlps_wc movlpd_m_xmm movlpd_wc 
		movmskpd_r32_xmm movmskpd_wc movaps_xmm_xmm por_xmm_xmm por_wc 
		maxps_xmm_xmm maxps_wc cvtpd2ps_xmm_xmm cvtpd2ps_wc cvtps2pd_xmm_xmm 
		cvtps2pd_wc cvtsd2ss_xmm_xmm cvtsd2ss_wc cvtss2sd_xmm_xmm cvtss2sd_wc 
		maxpd_xmm_xmm maxpd_wc cvtdq2ps_xmm_xmm cvtdq2ps_wc cvtps2dq_xmm_xmm 
		cvtps2dq_wc cvtdq2pd_xmm_xmm cvtdq2pd_wc cvtpd2dq_xmm_xmm cvtpd2dq_wc 
		cvtpi2ps_xmm_mmx cvtpi2ps_wc cvtpd2pi_mmx_xmm cvtpd2pi_wc cvtss2si_r32_xmm 
		cvtss2si_wc cvtss2si_r64_xmm cvtsi2sd_xmm_r32 cvtsi2sd_wc cvtsi2sd_xmm_r64 
		vcvtps2ph_xmm_xmm_0 vcvtps2ph_wc vcvtph2ps_xmm_xmm vcvtph2ps_wc vcvtps2ph_xmm_xmm 
		vcvtps2ph_xmm_ymm_0 movaps_r128_r128 movapd_r128_r128 movups_r128_r128 movups_wc 
		movupd_r128_r128 movupd_wc movddup_r128_r128 movddup_wc movshdup_r128_r128 
		movshdup_wc movsldup_r128_r128 movsldup_wc unpckhps_r128_r128 unpckhps_wc 
		unpcklpd_r128_r128 unpcklpd_wc cvtpd2ps_r128_r128 cvtps2pd_r128_r128 cvtdq2ps_r128_r128 
		cvttps2dq_r128_r128 cvttps2dq_wc cvtdq2pd_r128_r128 cvtpd2dq_r128_r128 addss_r128_r128 
		addss_wc subsd_r128_r128 subsd_wc addps_r128_r128 addps_wc 
		subpd_r128_r128 subpd_wc addsubps_r128_r128 addsubps_wc haddps_r128_r128 
		haddps_wc hsubpd_r128_r128 hsubpd_wc mulss_r128_r128 mulss_wc 
		mulsd_r128_r128 mulsd_wc mulps_r128_r128 mulps_wc mulpd_r128_r128 
		mulpd_wc comiss_r128_r128 comiss_wc ucomisd_r128_r128 ucomisd_wc 
		maxss_r128_r128 maxss_wc minsd_r128_r128 minsd_wc minps_r128_r128 
		minps_wc maxpd_r128_r128 andps_r128_r128 andps_wc orpd_r128_r128 
		orpd_wc vpermilps_r128_r128_r128 vpermilps_wc vpermilps_r256_r256_r256 vpermilpd_r128_r128_r128 
		vpermilpd_wc vpermilpd_r256_r256_r256 shufps_r128_r128_i shufps_wc shufpd_r128_r128_i 
		shufpd_wc blendps_r128_r128_i blendps_wc blendpd_r128_r128_i blendpd_wc 
		dpps_r128_r128_i dpps_wc dppd_r128_r128_i dppd_wc roundss_r128_r128_i 
		roundss_wc roundsd_r128_r128_i roundsd_wc roundps_r128_r128_i roundps_wc 
		roundpd_r128_r128_i roundpd_wc vpermilps_r128_r128_i vpermilps_r256_r256_i vpermilpd_r128_r128_i 
		vpermilpd_r256_r256_i vperm2f128_r256_r256_r256_i vperm2f128_wc divss_wc divss_r128_r128 
		divsd_wc divsd_r128_r128 divps_wc divps_r128_r128 divpd_wc 
		divpd_r128_r128 sqrtss_wc sqrtss_r128_r128 sqrtsd_wc sqrtsd_r128_r128 
		sqrtps_wc sqrtps_r128_r128 sqrtpd_wc sqrtpd_r128_r128 rcpss_r128_r128 
		rcpss_wc rcpps_r128_r128 rcpps_wc rsqrtss_r128_r128 rsqrtss_wc 
		rsqrtps_r128_r128 rsqrtps_wc mul_r8 mul_wc mul_r16 
		mul_r32 mul_r64 imul_r8 imul_wc imul_r16 
		imul_r32 imul_r64 vfmadd132ss_r128_r128_r128 vfmadd132ss_wc vfmadd231ss_r128_r128_r128 
		vfmadd231ss_wc vfmadd132sd_r128_r128_r128 vfmadd132sd_wc vfmsub132sd_r128_r128_r128 vfmsub132sd_wc 
		vfnmadd132sd_r128_r128_r128 vfnmadd132sd_wc vfnmsub132sd_r128_r128_r128 vfnmsub132sd_wc vfmadd213ss_r128_r128_r128 
		vfmadd213ss_wc vfmadd231sd_r128_r128_r128 vfmadd231sd_wc vfmsub231sd_r128_r128_r128 vfmsub231sd_wc 
		vfnmadd231sd_r128_r128_r128 vfnmadd231sd_wc vfnmsub231sd_r128_r128_r128 vfnmsub231sd_wc vfmadd132ps_r128_r128_r128 
		vfmadd132ps_wc vfmadd132ps_r256_r256_r256 vfmadd231ps_r128_r128_r128 vfmadd231ps_wc vfmadd231ps_r256_r256_r256 
		vfmadd132pd_r128_r128_r128 vfmadd132pd_wc vfmadd132pd_r256_r256_r256 vfmsub132pd_r128_r128_r128 vfmsub132pd_wc 
		vfmsub132pd_r256_r256_r256 vfnmadd132pd_r128_r128_r128 vfnmadd132pd_wc vfnmadd132pd_r256_r256_r256 vfnmsub132pd_r128_r128_r128 
		vfnmsub132pd_wc vfnmsub132pd_r256_r256_r256 vfmadd213ps_r128_r128_r128 vfmadd213ps_wc vfmadd213ps_r256_r256_r256 
		vfmadd231pd_r128_r128_r128 vfmadd231pd_wc vfmadd231pd_r256_r256_r256 vfmsub231pd_r128_r128_r128 vfmsub231pd_wc 
		vfmsub231pd_r256_r256_r256 vfnmadd231pd_r128_r128_r128 vfnmadd231pd_wc vfnmadd231pd_r256_r256_r256 vfnmsub231pd_r128_r128_r128 
		vfnmsub231pd_wc vfnmsub231pd_r256_r256_r256 movq_r64_r64 movq_r128_r128 packsswb_r64_r64 
		packsswb_wc packsswb_r128_r128 packssdw_r64_r64 packssdw_wc packssdw_r128_r128 
		packuswb_r64_r64 packuswb_wc packuswb_r128_r128 punpckhbw_r64_r64 punpckhbw_wc 
		punpckhbw_r128_r128 punpckhwd_r64_r64 punpckhwd_wc punpckhwd_r128_r128 punpckldq_r64_r64 
		punpckldq_wc punpckldq_r128_r128 punpckhdq_r64_r64 punpckhdq_wc punpckhdq_r128_r128 
		pshufb_r64_r64 pshufb_wc pshufb_r128_r128 paddusb_r64_r64 paddusb_wc 
		paddusb_r128_r128 paddw_r64_r64 paddw_wc paddw_r128_r128 paddd_r64_r64 
		paddd_wc paddd_r128_r128 paddq_r64_r64 paddq_wc paddq_r128_r128 
		phaddw_r64_r64 phaddw_wc phaddw_r128_r128 phaddsw_r64_r64 phaddsw_wc 
		phaddsw_r128_r128 phsubd_r64_r64 phsubd_wc phsubd_r128_r128 pcmpeqb_r64_r64 
		pcmpeqb_wc pcmpeqb_r128_r128 pcmpeqw_r64_r64 pcmpeqw_wc pcmpeqw_r128_r128 
		pcmpeqd_r64_r64 pcmpeqd_wc pcmpeqd_r128_r128 pcmpgtw_r64_r64 pcmpgtw_wc 
		pcmpgtw_r128_r128 pcmpgtd_r64_r64 pcmpgtd_wc pcmpgtd_r128_r128 pmullw_r64_r64 
		pmullw_wc pmullw_r128_r128 pmulhuw_r64_r64 pmulhuw_wc pmulhuw_r128_r128 
		pmulhrsw_r64_r64 pmulhrsw_wc pmulhrsw_r128_r128 pmuludq_r64_r64 pmuludq_wc 
		pmuludq_r128_r128 pmaddwd_r64_r64 pmaddwd_wc pmaddwd_r128_r128 pmaddubsw_r64_r64 
		pmaddubsw_wc pmaddubsw_r128_r128 pavgb_r64_r64 pavgb_wc pavgb_r128_r128 
		pavgw_r64_r64 pavgw_wc pavgw_r128_r128 pminub_r64_r64 pminub_wc 
		pminub_r128_r128 pmaxsw_r64_r64 pmaxsw_wc pmaxsw_r128_r128 pabsb_r64_r64 
		pabsb_wc pabsb_r128_r128 pabsd_r64_r64 pabsd_wc pabsd_r128_r128 
		psignw_r64_r64 psignw_wc psignw_r128_r128 psadbw_r64_r64 psadbw_wc 
		psadbw_r128_r128 pand_r64_r64 pand_wc pand_r128_r128 pandn_r64_r64 
		pandn_wc pandn_r128_r128 psllw_r64_r64 psllw_wc psllw_r128_r128 
		pslld_r64_r64 pslld_wc pslld_r128_r128 psllq_r64_r64 psllq_wc 
		psllq_r128_r128 psraw_r64_r64 psraw_wc psraw_r128_r128 psrlq_r64_r64 
		psrlq_wc psrlq_r128_r128 movdqa_r128_r128 movdqu_r128_r128 punpckhqdq_r128_r128 
		punpckhqdq_wc punpcklqdq_r128_r128 punpcklqdq_wc pcmpeqq_r128_r128 pcmpeqq_wc 
		pcmpgtq_r128_r128 pcmpgtq_wc pmulld_r128_r128 pmulld_wc pmuldq_r128_r128 
		pmuldq_wc pminsb_r128_r128 pminsb_wc pmaxuw_r128_r128 pmaxuw_wc 
		pmaxud_r128_r128 pmaxud_wc phminposuw_r128_r128 phminposuw_wc ptest_r128_r128 
		ptest_wc packusdw_r128_r128 packusdw_wc pshufw_r64_r64_i pshufw_wc 
		palignr_r64_r64_i palignr_wc psllw_r64_i psllw_r128_i psraw_r64_i 
		psraw_r128_i psrad_r64_i psrad_wc psrad_r128_i psrlq_r64_i 
		psrlq_r128_i pslldq_r128_i pslldq_wc psrldq_r128_i psrldq_wc 
		pshufd_r128_r128 pshufd_wc pshuflw_r128_r128 pshuflw_wc pshufhw_r128_r128 
		pshufhw_wc palignr_r128_r128 pblendw_r128_r128 pblendw_wc mpsadbw_r128_r128 
		mpsadbw_wc pclmulqdq_r128_r128 pclmulqdq_wc pcmpestri_r128_r128 pcmpestri_wc 
		pcmpestrm_r128_r128 pcmpestrm_wc pcmpistri_r128_r128 pcmpistri_wc pcmpistrm_r128_r128 
		pcmpistrm_wc vtestps_wc movdqu_m_xmm movups_m_xmm movupd_m_xmm 
		insertps_xmm_xmm_i insertps_wc vinsertf128_ymm vinsertf128_wc vextractf128_ymm 
		vextractf128_wc blendvps_r128_r128_xmm0 blendvps_wc pblendvb_r128_r128_xmm0 pblendvb_wc 
		maskmovq_wc maskmovdqu_wc ldmxcsr_wc div_r8_1 div_wc 
		div_r16_1 div_r32_1 div_r64_1 idiv_r8_1 idiv_wc 
		idiv_r16_1 idiv_r32_1 idiv_r64_1 div_r8 div_r16 
		div_r32 div_r64 idiv_r8 idiv_r16 idiv_r32 
		idiv_r64 crc32_r32_r8 crc32_wc crc32_r32_r16 crc32_r32_r32 
		pclmulqdq_xmm_xmm_0 pclmulqdq_xmm_xmm_1 pclmulqdq_xmm_xmm_2 pclmulqdq_xmm_xmm_3 aesdec_xmm_xmm 
		aesdec_wc aesdeclast_xmm_xmm aesdeclast_wc aesenc_xmm_xmm aesenc_wc 
		aesenclast_xmm_xmm aesenclast_wc aesimc_xmm_xmm aesimc_wc aeskeygenassist_xmm_xmm_0 
		aeskeygenassist_wc tzcnt_r16_r16 tzcnt_wc tzcnt_r32_r32 tzcnt_r64_r64 
		blsi_r32_r32 blsi_wc blsi_r64_r64 blsmsk_r32_r32 blsmsk_wc 
		blsmsk_r64_r64 blsr_r32_r32 blsr_wc blsr_r64_r64 andn_r32_r32_r32 
		andn_wc andn_r64_r64_r64 bextr_r32_r32_r32 bextr_wc bextr_r64_r64_r64 
		mulx_r32_r32_r32 mulx_wc mulx_r64_r64_r64 pdep_r32_r32_r32 pdep_wc 
		pdep_r64_r64_r64 pext_r32_r32_r32 pext_wc pext_r64_r64_r64 bzhi_r32_r32_r32 
		bzhi_wc bzhi_r64_r64_r64 sarx_r32_r32_r32 sarx_wc sarx_r64_r64_r64 
		shlx_r32_r32_r32 shlx_wc shlx_r64_r64_r64 shrx_r32_r32_r32 shrx_wc 
		shrx_r64_r64_r64 rorx_r32_r32_i rorx_wc rorx_r64_r64_i lzcnt_r16_r16 
		lzcnt_wc lzcnt_r32_r32 lzcnt_r64_r64 adcx_r32_r32 adcx_wc 
		adcx_r64_r64 adox_r32_r32 adox_wc adox_r64_r64 vextractf128_xmm_ymm_0 
		vextractf128_xmm_ymm_1 vinserti128_ymm_ymm_xmm_1 vinserti128_wc vextracti128_xmm_ymm_0 vextracti128_wc 
		vextracti128_xmm_ymm_1 vinsertf128_ymm_ymm_xmm_1 vinsertf128_ymm_ymm_xmm_0 vinserti128_ymm_ymm_xmm_0 vinserti128_ymm_xmm_xmm_1 
		vpbroadcastb_xmm_xmm vpbroadcastb_wc vpbroadcastb_ymm_xmm vpbroadcastw_xmm_xmm vpbroadcastw_wc 
		vpbroadcastw_ymm_xmm vpbroadcastd_xmm_xmm vpbroadcastd_wc vpbroadcastd_ymm_xmm vpbroadcastq_xmm_xmm 
		vpbroadcastq_wc vpbroadcastq_ymm_xmm movd_r128_r21 shl_1_r8 shl_wc 
		shl_1_r16 shl_1_r32 shl_1_r64 shl_4_r8 shl_4_r16 
		shl_4_r32 shl_4_r64 shl_cl_r8 shl_cl_r16 shl_cl_r32 
		shl_cl_r64 shr_r8_1 shr_wc shr_r16_1 shr_r32_1 
		shr_r64_1 shr_r8_4 shr_r16_4 shr_r32_4 shr_r64_4 
		shr_r8_cl shr_r16_cl shr_r32_cl shr_r64_cl sar_1_r8 
		sar_wc sar_1_r16 sar_1_r32 sar_1_r64 sar_4_r8 
		sar_4_r16 sar_4_r32 sar_4_r64 sar_cl_r8 sar_cl_r16 
		sar_cl_r32 sar_cl_r64 rol_1_r8 rol_wc rol_1_r16 
		rol_1_r32 rol_1_r64 rol_4_r8 rol_4_r16 rol_4_r32 
		rol_4_r64 rol_cl_r8 rol_cl_r16 rol_cl_r32 rol_cl_r64 
		ror_1_r8 ror_wc ror_1_r16 ror_1_r32 ror_1_r64 
		ror_4_r8 ror_4_r16 ror_4_r32 ror_4_r64 ror_cl_r8 
		ror_cl_r16 ror_cl_r32 ror_cl_r64 rcl_1_r8 rcl_wc 
		rcl_1_r16 rcl_1_r32 rcl_1_r64 rcl_4_r8 rcl_4_r16 
		rcl_4_r32 rcl_4_r64 rcl_cl_r8 rcl_cl_r16 rcl_cl_r32 
		rcl_cl_r64 rcr_1_r8 rcr_wc rcr_1_r16 rcr_1_r32 
		rcr_1_r64 rcr_4_r8 rcr_4_r16 rcr_4_r32 rcr_4_r64 
		rcr_cl_r8 rcr_cl_r16 rcr_cl_r32 rcr_cl_r64 shld_1_r16 
		shld_wc shld_1_r32 shld_1_r64 shld_6_r16 shld_6_r32 
		shld_6_r64 shld_cl_r16 shld_cl_r32 shld_cl_r64 shrd_1_r16 
		shrd_wc shrd_1_r32 shrd_1_r64 shrd_6_r16 shrd_6_r32 
		shrd_6_r64 shrd_cl_r16 shrd_cl_r32 shrd_cl_r64 bt_r16_5 
		bt_wc bt_r32_5 bt_r64_5 bt_r32_ecx btr_r16_5 
		btr_wc btr_r32_5 btr_r64_5 btr_r32_ecx bts_r16_5 
		bts_wc bts_r32_5 bts_r64_5 bts_r32_ecx btc_r16_5 
		btc_wc btc_r32_5 btc_r64_5 btc_r32_ecx fxch_wc 
		fld_wc fstp_m32 fstp_wc fstp_m64 fstp_m80 
		fst_st fst_wc f2xm1_wc fabs_wc fadd_wc 
		fbld_wc fchs_wc fcomi_wc fnstsw_wc fcos_wc 
		fdiv_wc fild_wc fistp_wc fild_m32 fldcw_wc 
		fbstp_wc fild_m16 fild_m64 fmul_wc fnsave_wc 
		fxsave_wc xsave_wc fpatan_wc fprem_wc fprem1_wc 
		fptan_wc fsincos_wc fsin_wc fsqrt_wc ftst_wc 
		fxtract_wc fyl2x_wc fyl2xp1_wc clc_wc stc_wc 
		cmc_wc cld_wc std_wc nop_wc pause_wc 
		lfence_wc mfence_wc sfence_wc cbw_wc cwde_wc 
		cdqe_wc cwd_wc cdq_wc cqo_wc inc_r8 
		inc_wc inc_r8h inc_r16 inc_r32 inc_r64 
		dec_r8 dec_wc dec_r8h dec_r16 dec_r32 
		dec_r64 neg_r8 neg_wc neg_r8h neg_r16 
		neg_r32 neg_r64 not_r8 not_wc not_r8h 
		not_r16 not_r32 not_r64 bswap_r32 bswap_wc 
		bswap_r64 mov_r8_i mov_r16_i mov_r32_i mov_r64_i 
		add_r8_i add_r16_i add_r32_i add_r64_i adc_r8_i 
		adc_wc adc_r16_i adc_r32_i adc_r64_i sub_r8_i 
		sub_r16_i sub_r32_i sub_r64_i sbb_r8_i sbb_r16_i 
		sbb_r32_i sbb_r64_i and_r8_i and_wc and_r16_i 
		and_r32_i and_r64_i or_r8_i or_wc or_r16_i 
		or_r32_i or_r64_i xor_r8_i xor_wc xor_r16_i 
		xor_r32_i xor_r64_i cmp_r8_i cmp_wc cmp_r16_i 
		cmp_r32_i cmp_r64_i test_r8_i test_wc test_r16_i 
		test_r32_i test_r64_i mov_r8_r8 mov_r16_r16 mov_r32_r32 
		mov_r64_r64 xchg_r8_r8 xchg_wc xchg_r16_r16 xchg_r32_r32 
		xchg_r64_r64 add_r8_r8 add_r16_r16 add_r32_r32 add_r64_r64 
		sub_r8_r8 sub_r16_r16 sub_r32_r32 sub_r64_r64 adc_r8_r8 
		adc_r16_r16 adc_r32_r32 adc_r64_r64 sbb_r8_r8 sbb_r16_r16 
		sbb_r32_r32 sbb_r64_r64 cmp_r8_r8 cmp_r16_r16 cmp_r32_r32 
		cmp_r64_r64 and_r8_r8 and_r16_r16 and_r32_r32 and_r64_r64 
		or_r8_r8 or_r16_r16 or_r32_r32 or_r64_r64 xor_r8_r8 
		xor_r16_r16 xor_r32_r32 xor_r64_r64 test_r8_r8 test_r16_r16 
		test_r32_r32 test_r64_r64 imul_r16_r16 imul_r32_r32 imul_r64_r64 
		bsf_r16_r16 bsf_wc bsf_r32_r32 bsf_r64_r64 bsr_r16_r16 
		bsr_wc bsr_r32_r32 bsr_r64_r64 popcnt_r16_r16 popcnt_wc 
		popcnt_r32_r32 popcnt_r64_r64 test_mode ret jle_addr 
		jz_addr jmp_addr jnz_addr jnc_addr jge_addr 
		jg_addr 
		lea_r32_addr
		lea_r64_addr
		jc_addr
		add_r32_m32
		nop
	:N.
End amd64CPUTimingBehavior.
