// Seed: 3848405161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_6 = 1;
  always @(posedge 1, posedge id_3) begin
    id_1 <= 1;
    id_4 <= 1;
  end
  assign id_2[1] = id_3;
endmodule
