/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_43z;
  wire [9:0] celloutsig_0_45z;
  wire [28:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [39:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire [11:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[67] | in_data[86];
  assign celloutsig_0_4z = celloutsig_0_2z | celloutsig_0_0z;
  assign celloutsig_1_1z = celloutsig_1_0z[1] | in_data[103];
  assign celloutsig_1_3z = celloutsig_1_0z[8] | celloutsig_1_0z[10];
  assign celloutsig_1_4z = celloutsig_1_1z | in_data[189];
  assign celloutsig_1_6z = celloutsig_1_1z | celloutsig_1_0z[14];
  assign celloutsig_1_8z = celloutsig_1_6z | celloutsig_1_5z[0];
  assign celloutsig_1_18z = celloutsig_1_9z[5] | celloutsig_1_1z;
  assign celloutsig_0_7z = celloutsig_0_0z | in_data[31];
  assign celloutsig_0_8z = celloutsig_0_6z[1] | celloutsig_0_3z[0];
  assign celloutsig_0_13z = celloutsig_0_2z | celloutsig_0_3z[0];
  assign celloutsig_0_14z = celloutsig_0_0z | celloutsig_0_10z[3];
  assign celloutsig_0_1z = in_data[18] | celloutsig_0_0z;
  assign celloutsig_0_17z = celloutsig_0_12z[1] | celloutsig_0_8z;
  assign celloutsig_0_18z = in_data[43] | celloutsig_0_10z[3];
  assign celloutsig_0_22z = celloutsig_0_0z | celloutsig_0_5z[6];
  assign celloutsig_0_24z = celloutsig_0_20z[0] | celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_23z[7] | celloutsig_0_13z;
  assign celloutsig_0_2z = celloutsig_0_0z | celloutsig_0_1z;
  assign celloutsig_0_30z = celloutsig_0_25z | celloutsig_0_22z;
  reg [7:0] _20_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 8'h00;
    else _20_ <= { celloutsig_0_43z[3:1], celloutsig_0_19z };
  assign out_data[7:0] = _20_;
  assign celloutsig_0_3z = - in_data[45:43];
  assign celloutsig_0_43z = - { celloutsig_0_9z[6:0], celloutsig_0_21z };
  assign celloutsig_0_45z = - { celloutsig_0_23z[12], celloutsig_0_9z, celloutsig_0_30z };
  assign celloutsig_0_48z = - { celloutsig_0_9z[5:2], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_34z, celloutsig_0_45z };
  assign celloutsig_1_0z = - in_data[119:104];
  assign celloutsig_1_5z = - { in_data[127:122], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_5z = - { in_data[38:7], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_9z = - { celloutsig_1_5z[6:1], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_10z = - { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_6z = - celloutsig_0_5z[21:16];
  assign celloutsig_1_17z = - celloutsig_1_9z[4:1];
  assign celloutsig_1_19z = - { celloutsig_1_10z[2:1], celloutsig_1_17z };
  assign celloutsig_0_9z = - { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_10z = - { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_11z = - { in_data[2:0], celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_12z = - { celloutsig_0_5z[17:8], celloutsig_0_4z };
  assign celloutsig_0_16z = - { celloutsig_0_9z[7:4], celloutsig_0_9z };
  assign celloutsig_0_19z = - { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_20z = - { celloutsig_0_12z[5:1], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_21z = - { celloutsig_0_19z[2:1], celloutsig_0_7z };
  assign celloutsig_0_23z = - { celloutsig_0_19z[1:0], celloutsig_0_8z, celloutsig_0_16z };
  assign celloutsig_0_34z = - { celloutsig_0_21z[2:1], celloutsig_0_18z };
  assign { out_data[128], out_data[101:96], out_data[60:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z };
endmodule
