/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  reg [7:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [14:0] celloutsig_0_20z;
  wire [20:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [15:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [11:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_32z;
  wire [7:0] celloutsig_0_33z;
  wire [7:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [5:0] celloutsig_0_36z;
  wire [9:0] celloutsig_0_38z;
  wire [10:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_43z;
  wire [15:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire [5:0] celloutsig_0_47z;
  wire [7:0] celloutsig_0_49z;
  wire [7:0] celloutsig_0_53z;
  wire [17:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  wire [2:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire [22:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = ~(celloutsig_0_10z[2] | celloutsig_0_19z);
  assign celloutsig_0_45z = ~(celloutsig_0_10z[7] | celloutsig_0_25z[2]);
  assign celloutsig_0_62z = ~(celloutsig_0_53z[1] | celloutsig_0_17z);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[2] | in_data[68]);
  assign celloutsig_1_0z = ~(in_data[136] | in_data[101]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[2] | celloutsig_0_0z[1]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z[1] | _00_);
  assign celloutsig_1_13z = ~(celloutsig_1_9z | celloutsig_1_11z[2]);
  assign celloutsig_0_9z = ~(celloutsig_0_7z | celloutsig_0_6z);
  assign celloutsig_0_18z = ~(celloutsig_0_17z | celloutsig_0_15z);
  assign celloutsig_0_19z = ~(celloutsig_0_17z | celloutsig_0_1z[3]);
  assign celloutsig_0_22z = ~(celloutsig_0_17z | celloutsig_0_18z);
  assign celloutsig_0_27z = ~(celloutsig_0_2z[1] | celloutsig_0_8z[2]);
  reg [6:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 7'h00;
    else _16_ <= { celloutsig_0_1z, celloutsig_0_0z };
  assign { _01_[6:2], _00_, _01_[0] } = _16_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 8'h00;
    else _02_ <= { in_data[181:176], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_38z = { celloutsig_0_31z[0], celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_32z } & { celloutsig_0_30z, celloutsig_0_5z, celloutsig_0_33z };
  assign celloutsig_0_59z = celloutsig_0_24z[13:10] & celloutsig_0_55z[14:11];
  assign celloutsig_1_5z = { celloutsig_1_4z[13:7], celloutsig_1_0z, celloutsig_1_4z } & { _02_[5:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_4z[7:6], celloutsig_1_13z } & { celloutsig_1_3z[8:7], celloutsig_1_2z };
  assign celloutsig_0_10z = { celloutsig_0_3z[8:3], celloutsig_0_8z } & { in_data[37:34], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_25z = celloutsig_0_21z[9:5] & { celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_30z = { celloutsig_0_28z[2:1], celloutsig_0_22z, celloutsig_0_26z } == { celloutsig_0_0z[2:1], celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_35z = celloutsig_0_24z[8:1] == { celloutsig_0_24z[7:3], celloutsig_0_28z };
  assign celloutsig_0_60z = in_data[93:77] == { celloutsig_0_31z[8], celloutsig_0_24z };
  assign celloutsig_1_2z = in_data[173:169] == in_data[170:166];
  assign celloutsig_1_9z = { celloutsig_1_5z[18:11], celloutsig_1_6z } == celloutsig_1_4z[11:0];
  assign celloutsig_1_19z = celloutsig_1_5z[15:1] == { celloutsig_1_6z[0], celloutsig_1_11z[7:5], _02_, celloutsig_1_18z };
  assign celloutsig_0_13z = celloutsig_0_0z == { celloutsig_0_8z[4:3], celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_0z[2], celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_7z } == { celloutsig_0_3z[9:0], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_12z, _01_[6:2], _00_, _01_[0] };
  assign celloutsig_0_16z = { celloutsig_0_14z, celloutsig_0_13z, _01_[6:2], _00_, _01_[0] } == { celloutsig_0_8z[2:0], celloutsig_0_2z, _01_[6:2], _00_, _01_[0], celloutsig_0_15z };
  assign celloutsig_0_17z = { in_data[33:29], _01_[6:2], _00_, _01_[0] } == { celloutsig_0_14z[6], celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_23z = in_data[51:30] == { celloutsig_0_21z[18:12], celloutsig_0_16z, celloutsig_0_11z };
  assign celloutsig_0_26z = { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_9z } == { celloutsig_0_3z[8:3], celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[78] ? in_data[61:59] : in_data[85:83];
  assign celloutsig_0_31z = celloutsig_0_1z[0] ? { celloutsig_0_10z[6:0], celloutsig_0_30z, celloutsig_0_1z[3:1], 1'h1 } : { celloutsig_0_24z[9:3], celloutsig_0_17z, celloutsig_0_23z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_0_32z = celloutsig_0_19z ? { celloutsig_0_28z, celloutsig_0_1z } : celloutsig_0_14z[7:1];
  assign celloutsig_0_33z = celloutsig_0_19z ? { celloutsig_0_21z[20:16], celloutsig_0_0z } : { celloutsig_0_1z[2:0], celloutsig_0_8z };
  assign celloutsig_0_34z = celloutsig_0_16z ? { celloutsig_0_24z[14:9], celloutsig_0_29z, celloutsig_0_27z } : { celloutsig_0_11z[8:3], 1'h0, celloutsig_0_17z };
  assign celloutsig_0_36z = celloutsig_0_2z[3] ? celloutsig_0_24z[14:9] : celloutsig_0_32z[5:0];
  assign celloutsig_0_3z = celloutsig_0_0z[1] ? in_data[54:44] : { celloutsig_0_1z[1:0], celloutsig_0_0z[2], 1'h0, celloutsig_0_0z[0], celloutsig_0_2z };
  assign celloutsig_0_43z = celloutsig_0_38z[7] ? { celloutsig_0_31z[11], 1'h1, celloutsig_0_31z[9:7] } : { celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_0_44z = celloutsig_0_31z[10] ? { celloutsig_0_34z[6:3], celloutsig_0_18z, celloutsig_0_43z, celloutsig_0_36z[5:1], 1'h0 } : { celloutsig_0_11z[13:1], celloutsig_0_28z };
  assign celloutsig_0_47z = celloutsig_0_32z[3] ? celloutsig_0_11z[7:2] : { celloutsig_0_32z[4], 1'h0, celloutsig_0_32z[2], celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_13z };
  assign celloutsig_0_49z = celloutsig_0_16z ? { celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_2z } : { in_data[73:72], celloutsig_0_47z };
  assign celloutsig_0_53z = celloutsig_0_35z ? celloutsig_0_49z : { celloutsig_0_47z[4:1], celloutsig_0_1z };
  assign celloutsig_0_55z = celloutsig_0_53z[3] ? { celloutsig_0_21z[20:4], celloutsig_0_16z } : { celloutsig_0_33z[6:2], celloutsig_0_53z[7:4], 1'h0, celloutsig_0_53z[2:0], celloutsig_0_8z };
  assign celloutsig_0_65z = celloutsig_0_2z[3] ? { celloutsig_0_10z[4:3], celloutsig_0_45z, celloutsig_0_16z, celloutsig_0_13z } : { celloutsig_0_44z[8:5], celloutsig_0_22z };
  assign celloutsig_0_66z = celloutsig_0_36z[0] ? { celloutsig_0_59z[1:0], celloutsig_0_35z } : { celloutsig_0_65z[2:1], celloutsig_0_18z };
  assign celloutsig_0_67z = celloutsig_0_62z ? { celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_15z } : { celloutsig_0_20z[10], celloutsig_0_60z, 1'h0 };
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[167:153] : { in_data[120:115], _02_, 1'h0 };
  assign celloutsig_1_4z = celloutsig_1_3z[12] ? { in_data[136:123], celloutsig_1_0z } : { celloutsig_1_3z[13], 1'h0, celloutsig_1_3z[11:7], _02_ };
  assign celloutsig_1_6z = celloutsig_1_2z ? _02_[6:3] : celloutsig_1_5z[12:9];
  assign celloutsig_1_11z = celloutsig_1_9z ? celloutsig_1_3z[10:2] : celloutsig_1_5z[13:5];
  assign celloutsig_0_8z = celloutsig_0_5z ? celloutsig_0_2z[5:1] : { celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_11z = celloutsig_0_10z[4] ? { celloutsig_0_10z[8:5], 1'h1, celloutsig_0_10z[3:1], celloutsig_0_8z, celloutsig_0_9z } : { in_data[0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_12z = celloutsig_0_1z[0] ? { celloutsig_0_10z[6:4], celloutsig_0_9z } : { _01_[2], _00_, _01_[0], celloutsig_0_6z };
  assign celloutsig_0_1z = celloutsig_0_0z[1] ? { in_data[74], celloutsig_0_0z[2], 1'h1, celloutsig_0_0z[0] } : in_data[39:36];
  assign celloutsig_0_14z = celloutsig_0_10z[7] ? { celloutsig_0_10z[8], 1'h1, celloutsig_0_10z[6:0] } : { celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_20z = celloutsig_0_8z[0] ? { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_8z[4:1], 1'h1, celloutsig_0_5z } : { celloutsig_0_0z[1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_21z = celloutsig_0_9z ? { celloutsig_0_10z[6:2], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_8z } : { celloutsig_0_10z[1], celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_19z };
  assign celloutsig_0_24z = celloutsig_0_1z[2] ? { celloutsig_0_3z[3:1], celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_10z } : { celloutsig_0_11z[7:5], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_0_2z = in_data[52] ? { in_data[53], 1'h1, in_data[51:48] } : { celloutsig_0_1z[3:2], celloutsig_0_1z };
  assign celloutsig_0_28z = celloutsig_0_13z ? { celloutsig_0_14z[6], celloutsig_0_5z, celloutsig_0_16z } : celloutsig_0_14z[3:1];
  assign _01_[1] = _00_;
  assign { out_data[130:128], out_data[96], out_data[34:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_66z, celloutsig_0_67z };
endmodule
