# Number of iterations of each experiment to run.
iterations: 3

# Whether or not to use Quartus in the eval. If true, then QUARTUS_BIN_DIR
# environment variable must be set to the bin/ dir of Quartus.
use_quartus: true

# TODO(@gussmith23): Add use_diamond, use_vivado.

# List of files used from the DSP benchmarks.
dsp_benchmarks:
# - # Filepath of DSP benchmark (relative to root of Lakeroad evaluation).
#   filepath: fpga-dsp-mapping-benchmarks/benchmarks/adamgallas_fpga_accelerator_yolov3tiny_vivado_prj_source_cal_mul_int8_x2_dsp.v
#   # Name of module to compile within the benchmark file.
#   module_name: cal_mult_int8_x2_dsp
#   # Output signal we're specifically looking to reproduce.
#   output_signal: ac
#   # Initiation interval of the design.
#   initiation_interval: 4
#   # Inputs to the design.
#   inputs: [[a, 8], [b, 8], [c, 8]]
#   # Clock name of design.
#   clock_name: clk
#   # Include directories for Verilator.
#   verilator_include_dirs: ["lakeroad/Nitro-Parts-lib-Xilinx"]
#   # Extra arguments to pass to Verilator.
#   extra_verilator_args: [-Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]


- filepath: fpga-dsp-mapping-benchmarks/benchmarks/adamgallas_fpga_accelerator_yolov3tiny_vivado_prj_source_cal_scale_mul.v
  module_name: cal_scale_mul
  outputs: [[dout, 32]]
  # Initiation interval of the design.
  initiation_interval: 3
  # Inputs to the design.
  inputs: [[val, 16], [scale, 16]]
  # Clock name of design.
  clock_name: clk
  # Include directories for Verilator.
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  # Extra arguments to pass to Verilator.
  extra_verilator_args: 
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
  # Timeouts on Lakeroad synthesis. (shown as example)
 # timeout: { intel: 10 }
  # Whether we expect Lakeroad to fail on a given architecture for this benchmark. (shown as example)
 # expect_fail: [ intel ]

- filepath: fpga-dsp-mapping-benchmarks/benchmarks/lattice_ecp5_sysdsp_manual_2_stage_mult.v
  module_name: mult
  outputs: [[dataout, 36]]
  initiation_interval: 3
  inputs: [[dataax, 16], [dataay, 16]]
  clock_name: clk
  reset_name: reset
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  extra_verilator_args: 
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]

- filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_signed_mul_combinational.v
  module_name: signed_mul_combinational
  outputs: [[mul_out, 36]]
  inputs: [[a, 16], [b, 16]]
  initiation_interval: 0
  clock_name: unused
  reset_name: unused
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  extra_verilator_args:
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
  expect_fail: [lattice_ecp5, intel]

- filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_unsigned_mul_combinational.v
  module_name: unsigned_mul_combinational
  outputs: [[mul_out, 36]]
  inputs: [[a, 16], [b, 16]]
  initiation_interval: 0
  clock_name: unused
  reset_name: unused
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  extra_verilator_args:
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
  expect_fail: [xilinx_ultrascale_plus, lattice_ecp5, intel]

- filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_unsigned_mul_2_stage.v
  module_name: unsigned_mul_2_stage
  outputs: [[mul_out, 36]]
  inputs: [[a, 16], [b, 16]]
  initiation_interval: 2
  clock_name: clk
  reset_name: rst
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  extra_verilator_args:
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
  expect_fail: [lattice_ecp5]
  
- filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_signed_mul_2_stage.v
  module_name: signed_mul_2_stage
  outputs: [[mul_out, 36]]
  inputs: [[a, 16], [b, 16]]
  initiation_interval: 2
  clock_name: clk
  reset_name: rst
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  extra_verilator_args:
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
  expect_fail: [lattice_ecp5]

- filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_unsigned_mul_1_stage.v
  module_name: unsigned_mul_1_stage
  outputs: [[mul_out, 36]]
  inputs: [[a, 16], [b, 16]]
  initiation_interval: 1
  clock_name: clk
  reset_name: rst
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  extra_verilator_args:
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
  expect_fail: [lattice_ecp5]
  
- filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_signed_mul_1_stage.v
  module_name: signed_mul_1_stage
  outputs: [[mul_out, 36]]
  inputs: [[a, 16], [b, 16]]
  initiation_interval: 1
  clock_name: clk
  reset_name: rst
  verilator_include_dirs:
    xilinx_ultrascale_plus: ["lakeroad/verilator-unisims"]
    lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
    intel: ["lakeroad-private/altera_mf/"]
  extra_verilator_args:
    xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
    lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
    intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
  expect_fail: [lattice_ecp5]

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_mac_1_stage.v
#   module_name: mac_1_stage
#   outputs: [[mac_out, 36]]
#   initiation_interval: 1
#   inputs: [[a, 16], [b, 16], [c, 36]]
#   clock_name: clk
#   reset_name: rst
#   verilator_include_dirs:
#     xilinx_ultrascale_plus: ["lakeroad-private/DSP48E2"]
#     lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
#     intel: ["lakeroad-private/altera_mf/"]
#   extra_verilator_args:
#     xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
#     lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
#     intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
#   expect_fail: [lattice_ecp5, intel]

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_signed_mac_3_stage.v
#   module_name: signed_mac_3_stage
#   outputs: [[mac_out, 36]]
#   initiation_interval: 3
#   inputs: [[a, 18], [b, 18], [c, 18]]
#   clock_name: clk
#   reset_name: rst
#   verilator_include_dirs:
#     xilinx_ultrascale_plus: ["lakeroad-private/DSP48E2"]
#     lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
#     intel: ["lakeroad-private/altera_mf/"]
#   extra_verilator_args:
#     xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
#     lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
#     intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_unsigned_mac_3_stage.v
#   module_name: unsigned_mac_3_stage
#   outputs: [[mac_out, 36]]
#   initiation_interval: 3
#   inputs: [[a, 18], [b, 18], [c, 18]]
#   clock_name: clk
#   reset_name: rst
#   verilator_include_dirs:
#     xilinx_ultrascale_plus: ["lakeroad-private/DSP48E2"]
#     lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
#     intel: ["lakeroad-private/altera_mf/"]
#   extra_verilator_args:
#     xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
#     lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
#     intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/synthetic_unsigned_mul_3_stage.v
#   module_name: unsigned_mul_3_stage
#   outputs: [[mul_out, 36]]
#   initiation_interval: 3
#   inputs: [[a, 18], [b, 18]]
#   clock_name: clk
#   reset_name: rst
#   verilator_include_dirs:
#     xilinx_ultrascale_plus: ["lakeroad-private/DSP48E2"]
#     lattice_ecp5: ["lakeroad-private/lattice_ecp5/"]
#     intel: ["lakeroad-private/altera_mf/"]
#   extra_verilator_args:
#     xilinx_ultrascale_plus: [-DXIL_XECLIB, -Wno-UNOPTFLAT, -Wno-LATCH, -Wno-WIDTH, -Wno-STMTDLY, -Wno-CASEX, -Wno-TIMESCALEMOD, -Wno-PINMISSING]
#     lattice_ecp5: ["-Wno-COMBDLY", "-Wno-LATCH", "-Wno-WIDTH", "-Wno-TIMESCALEMOD"]
#     intel: [-Wno-LATCH, -Wno-WIDTH, -Wno-TIMESCALEMOD, -Wno-PINMISSING]

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/chhsiao121_HLS__final_gesture_vivado_project_base_project_1_project_1_srcs_sources_1_bd_base_ipshared_b9a3_hdl_verilog_color_convert_macbkb.v
#   module_name: color_convert_macbkb_DSP48_0
#   output_signal: dout
#   template: xilinx-ultrascale-plus-dsp48e2
#   architecture: xilinx-ultrascale-plus

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/chhsiao121_HLS__final_gesture_vivado_project_base_project_1_project_1_srcs_sources_1_bd_base_ipshared_b9a3_hdl_verilog_color_convert_maccud.v
#   module_name: color_convert_maccud_DSP48_1
#   output_signal: dout
#   template: xilinx-ultrascale-plus-dsp48e2
#   architecture: xilinx-ultrascale-plus

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/muzicarski_bachelor_DESKEW_IP_V1_2_src_dim_mult.v
#   module_name: dim_mult
#   output_signal: p_out
#   template: xilinx-ultrascale-plus-dsp48e2
#   architecture: xilinx-ultrascale-plus

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/muzicarski_bachelor_DESKEW_IP_V1_2_src_mult_accum.v
#   module_name: mult_accum
#   output_signal: mac_out
#   template: xilinx-ultrascale-plus-dsp48e2
#   architecture: xilinx-ultrascale-plus

# - filepath: fpga-dsp-mapping-benchmarks/benchmarks/muzicarski_bachelor_DESKEW_IP_V1_2_src_signed_mult_accum.v
#   module_name: signed_mult_accum
#   output_signal: mac_out
#   template: xilinx-ultrascale-plus-dsp48e2
#   architecture: xilinx-ultrascale-plus

#- filepath: fpga-dsp-mapping-benchmarks/benchmarks/seyed1mehdi_G3_FPGA_Object_Classification_Accelerator_src_lenet5_neural_core_neural_core_srcs_conv.v
#  module_name: conv
#  output_signal: o_conv_result
