# Makefile

# Compiler
CC = gcc

# Compiler flags (no warnings)
CFLAGS = -w -g

# Libraries to link against
LIBS = -lm

# Output executable name
OUTPUT = a.out

# Source files
SRCS = $(wildcard *.c)

# Object files
OBJS = $(SRCS:.c=.o)

# Default target
all: $(OUTPUT)

# Rule to link the object files and create the executable
$(OUTPUT): $(OBJS)
	$(CC) $(CFLAGS) -o $@ $^ $(LIBS)

# Rule to compile each source file into an object file
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Clean up object files and the executable
clean:
	rm -f $(OBJS) $(OUTPUT)
