# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 13 2023 15:43:22

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP384
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for main|clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (main|clk:R vs. main|clk:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: BUTTON
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: LED1
			6.2.2::Path details for port: LED2
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: BUTTON
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: LED1
			6.5.2::Path details for port: LED2
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: main|clk  | Frequency: 111.58 MHz  | Target: 99.60 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
main|clk      main|clk       10040            1078        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
BUTTON     clk         403          main|clk:R             


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
LED1       clk         11684         main|clk:R             
LED2       clk         11519         main|clk:R             


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
BUTTON     clk         981         main|clk:R             


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
LED1       clk         11159                 main|clk:R             
LED2       clk         10931                 main|clk:R             


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for main|clk
**************************************
Clock: main|clk
Frequency: 111.58 MHz | Target: 99.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in2
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Setup Constraint : 10040p
Path slack       : 1078p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              13186

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7618
----------------------------------------   ----- 
End-of-path arrival time (ps)              12108
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_0000    465             10847   1078  RISE       5
I__243/I                               LocalMux                       0             10847   1078  RISE       1
I__243/O                               LocalMux                     486             11333   1078  RISE       1
I__245/I                               InMux                          0             11333   1078  RISE       1
I__245/O                               InMux                        382             11715   1078  RISE       1
D1.Q_0_RNIM7846_LC_2_4_0/in3           LogicCell40_SEQ_MODE_0000      0             11715   1078  RISE       1
D1.Q_0_RNIM7846_LC_2_4_0/ltout         LogicCell40_SEQ_MODE_0000    393             12108   1078  RISE       1
I__266/I                               CascadeMux                     0             12108   1078  RISE       1
I__266/O                               CascadeMux                     0             12108   1078  RISE       1
LEDZ0Z2_LC_2_4_1/in2                   LogicCell40_SEQ_MODE_1000      0             12108   1078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (main|clk:R vs. main|clk:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in2
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Setup Constraint : 10040p
Path slack       : 1078p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              13186

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7618
----------------------------------------   ----- 
End-of-path arrival time (ps)              12108
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_0000    465             10847   1078  RISE       5
I__243/I                               LocalMux                       0             10847   1078  RISE       1
I__243/O                               LocalMux                     486             11333   1078  RISE       1
I__245/I                               InMux                          0             11333   1078  RISE       1
I__245/O                               InMux                        382             11715   1078  RISE       1
D1.Q_0_RNIM7846_LC_2_4_0/in3           LogicCell40_SEQ_MODE_0000      0             11715   1078  RISE       1
D1.Q_0_RNIM7846_LC_2_4_0/ltout         LogicCell40_SEQ_MODE_0000    393             12108   1078  RISE       1
I__266/I                               CascadeMux                     0             12108   1078  RISE       1
I__266/O                               CascadeMux                     0             12108   1078  RISE       1
LEDZ0Z2_LC_2_4_1/in2                   LogicCell40_SEQ_MODE_1000      0             12108   1078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: BUTTON    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON
Clock Port        : clk
Clock Reference   : main|clk:R
Setup Time        : 403


Data Path Delay                3549
+ Setup Time                    548
- Capture Clock Path Delay    -3694
---------------------------- ------
Setup to Clock                  403

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON                           main                       0      0                  RISE  1       
BUTTON_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
BUTTON_ibuf_iopad/DOUT           IO_PAD                     510    510                RISE  1       
BUTTON_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
BUTTON_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     910    1420               RISE  1       
I__250/I                         Odrv12                     0      1420               RISE  1       
I__250/O                         Odrv12                     724    2143               RISE  1       
I__251/I                         LocalMux                   0      2143               RISE  1       
I__251/O                         LocalMux                   486    2629               RISE  1       
I__254/I                         InMux                      0      2629               RISE  1       
I__254/O                         InMux                      382    3012               RISE  1       
D2.g0_0_1_LC_2_4_3/in0           LogicCell40_SEQ_MODE_0000  0      3012               RISE  1       
D2.g0_0_1_LC_2_4_3/ltout         LogicCell40_SEQ_MODE_0000  538    3549               RISE  1       
I__257/I                         CascadeMux                 0      3549               RISE  1       
I__257/O                         CascadeMux                 0      3549               RISE  1       
Q_ret_LC_2_4_4/in2               LogicCell40_SEQ_MODE_1000  0      3549               RISE  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__189/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__189/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__190/I                                          GlobalMux                  0      3012               RISE  1       
I__190/O                                          GlobalMux                  227    3239               RISE  1       
I__191/I                                          ClkMux                     0      3239               RISE  1       
I__191/O                                          ClkMux                     455    3694               RISE  1       
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: LED1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : clk
Clock Reference    : main|clk:R
Clock to Out Delay : 11684


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7194
---------------------------- ------
Clock To Out Delay            11684

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__189/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__189/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__190/I                                          GlobalMux                  0      3012               RISE  1       
I__190/O                                          GlobalMux                  227    3239               RISE  1       
I__192/I                                          ClkMux                     0      3239               RISE  1       
I__192/O                                          ClkMux                     455    3694               RISE  1       
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_div_24_LC_1_3_7/lcout       LogicCell40_SEQ_MODE_1000  796    4490               RISE  2       
I__101/I                        Odrv4                      0      4490               RISE  1       
I__101/O                        Odrv4                      517    5007               RISE  1       
I__103/I                        IoSpan4Mux                 0      5007               RISE  1       
I__103/O                        IoSpan4Mux                 424    5430               RISE  1       
I__104/I                        LocalMux                   0      5430               RISE  1       
I__104/O                        LocalMux                   486    5916               RISE  1       
I__105/I                        IoInMux                    0      5916               RISE  1       
I__105/O                        IoInMux                    382    6299               RISE  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6299               RISE  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9596               FALL  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      9596               FALL  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   11684              FALL  1       
LED1                            main                       0      11684              FALL  1       

6.2.2::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : clk
Clock Reference    : main|clk:R
Clock to Out Delay : 11519


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              7029
---------------------------- ------
Clock To Out Delay            11519

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__189/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__189/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__190/I                                          GlobalMux                  0      3012               RISE  1       
I__190/O                                          GlobalMux                  227    3239               RISE  1       
I__191/I                                          ClkMux                     0      3239               RISE  1       
I__191/O                                          ClkMux                     455    3694               RISE  1       
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDZ0Z2_LC_2_4_1/lcout          LogicCell40_SEQ_MODE_1000  796    4490               RISE  2       
I__259/I                        Odrv4                      0      4490               RISE  1       
I__259/O                        Odrv4                      517    5007               RISE  1       
I__261/I                        Span4Mux_s1_h              0      5007               RISE  1       
I__261/O                        Span4Mux_s1_h              258    5265               RISE  1       
I__262/I                        LocalMux                   0      5265               RISE  1       
I__262/O                        LocalMux                   486    5751               RISE  1       
I__263/I                        IoInMux                    0      5751               RISE  1       
I__263/O                        IoInMux                    382    6133               RISE  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6133               RISE  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9431               FALL  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      9431               FALL  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   11519              FALL  1       
LED2                            main                       0      11519              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: BUTTON    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : BUTTON
Clock Port        : clk
Clock Reference   : main|clk:R
Hold Time         : 981


Capture Clock Path Delay       3694
+ Hold  Time                      0
- Data Path Delay             -2713
---------------------------- ------
Hold Time                       981

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
BUTTON                           main                       0      0                  FALL  1       
BUTTON_ibuf_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
BUTTON_ibuf_iopad/DOUT           IO_PAD                     460    460                FALL  1       
BUTTON_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
BUTTON_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__250/I                         Odrv12                     0      1142               FALL  1       
I__250/O                         Odrv12                     796    1938               FALL  1       
I__251/I                         LocalMux                   0      1938               FALL  1       
I__251/O                         LocalMux                   455    2393               FALL  1       
I__252/I                         InMux                      0      2393               FALL  1       
I__252/O                         InMux                      320    2713               FALL  1       
D1.Q_0_LC_2_4_6/in1              LogicCell40_SEQ_MODE_1000  0      2713               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__189/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__189/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__190/I                                          GlobalMux                  0      3012               RISE  1       
I__190/O                                          GlobalMux                  227    3239               RISE  1       
I__191/I                                          ClkMux                     0      3239               RISE  1       
I__191/O                                          ClkMux                     455    3694               RISE  1       
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: LED1      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED1
Clock Port         : clk
Clock Reference    : main|clk:R
Clock to Out Delay : 11159


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6669
---------------------------- ------
Clock To Out Delay            11159

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__189/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__189/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__190/I                                          GlobalMux                  0      3012               RISE  1       
I__190/O                                          GlobalMux                  227    3239               RISE  1       
I__192/I                                          ClkMux                     0      3239               RISE  1       
I__192/O                                          ClkMux                     455    3694               RISE  1       
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_div_24_LC_1_3_7/lcout       LogicCell40_SEQ_MODE_1000  796    4490               FALL  2       
I__101/I                        Odrv4                      0      4490               FALL  1       
I__101/O                        Odrv4                      548    5038               FALL  1       
I__103/I                        IoSpan4Mux                 0      5038               FALL  1       
I__103/O                        IoSpan4Mux                 475    5513               FALL  1       
I__104/I                        LocalMux                   0      5513               FALL  1       
I__104/O                        LocalMux                   455    5968               FALL  1       
I__105/I                        IoInMux                    0      5968               FALL  1       
I__105/O                        IoInMux                    320    6288               FALL  1       
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6288               FALL  1       
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9245               RISE  1       
LED1_obuf_iopad/DIN             IO_PAD                     0      9245               RISE  1       
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   11159              RISE  1       
LED1                            main                       0      11159              RISE  1       

6.5.2::Path details for port: LED2      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED2
Clock Port         : clk
Clock Reference    : main|clk:R
Clock to Out Delay : 10931


Launch Clock Path Delay        3694
+ Clock To Q Delay              796
+ Data Path Delay              6441
---------------------------- ------
Clock To Out Delay            10931

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk                                               main                       0      0                  RISE  1       
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2502   3012               RISE  1       
I__189/I                                          gio2CtrlBuf                0      3012               RISE  1       
I__189/O                                          gio2CtrlBuf                0      3012               RISE  1       
I__190/I                                          GlobalMux                  0      3012               RISE  1       
I__190/O                                          GlobalMux                  227    3239               RISE  1       
I__191/I                                          ClkMux                     0      3239               RISE  1       
I__191/O                                          ClkMux                     455    3694               RISE  1       
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000  0      3694               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
LEDZ0Z2_LC_2_4_1/lcout          LogicCell40_SEQ_MODE_1000  796    4490               FALL  2       
I__259/I                        Odrv4                      0      4490               FALL  1       
I__259/O                        Odrv4                      548    5038               FALL  1       
I__261/I                        Span4Mux_s1_h              0      5038               FALL  1       
I__261/O                        Span4Mux_s1_h              248    5286               FALL  1       
I__262/I                        LocalMux                   0      5286               FALL  1       
I__262/O                        LocalMux                   455    5740               FALL  1       
I__263/I                        IoInMux                    0      5740               FALL  1       
I__263/O                        IoInMux                    320    6061               FALL  1       
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6061               FALL  1       
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9017               RISE  1       
LED2_obuf_iopad/DIN             IO_PAD                     0      9017               RISE  1       
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   10931              RISE  1       
LED2                            main                       0      10931              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in2
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Setup Constraint : 10040p
Path slack       : 1078p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              13186

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7618
----------------------------------------   ----- 
End-of-path arrival time (ps)              12108
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_0000    465             10847   1078  RISE       5
I__243/I                               LocalMux                       0             10847   1078  RISE       1
I__243/O                               LocalMux                     486             11333   1078  RISE       1
I__245/I                               InMux                          0             11333   1078  RISE       1
I__245/O                               InMux                        382             11715   1078  RISE       1
D1.Q_0_RNIM7846_LC_2_4_0/in3           LogicCell40_SEQ_MODE_0000      0             11715   1078  RISE       1
D1.Q_0_RNIM7846_LC_2_4_0/ltout         LogicCell40_SEQ_MODE_0000    393             12108   1078  RISE       1
I__266/I                               CascadeMux                     0             12108   1078  RISE       1
I__266/O                               CascadeMux                     0             12108   1078  RISE       1
LEDZ0Z2_LC_2_4_1/in2                   LogicCell40_SEQ_MODE_1000      0             12108   1078  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in3
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Setup Constraint : 10040p
Path slack       : 1120p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7721
----------------------------------------   ----- 
End-of-path arrival time (ps)              12211
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/ltout     LogicCell40_SEQ_MODE_0000    403             10785   1119  FALL       1
I__157/I                               CascadeMux                     0             10785   1119  FALL       1
I__157/O                               CascadeMux                     0             10785   1119  FALL       1
D2.Q_0_RNIPEVT5_LC_2_3_3/in2           LogicCell40_SEQ_MODE_0000      0             10785   1119  FALL       1
D2.Q_0_RNIPEVT5_LC_2_3_3/lcout         LogicCell40_SEQ_MODE_0000    558             11343   1119  RISE       1
I__264/I                               LocalMux                       0             11343   1119  RISE       1
I__264/O                               LocalMux                     486             11829   1119  RISE       1
I__265/I                               InMux                          0             11829   1119  RISE       1
I__265/O                               InMux                        382             12211   1119  RISE       1
LEDZ0Z2_LC_2_4_1/in3                   LogicCell40_SEQ_MODE_1000      0             12211   1119  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : D2.Q_0_LC_2_4_7/in0
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Setup Constraint : 10040p
Path slack       : 1326p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -693
-----------------------------------------   ----- 
End-of-path required time (ps)              13041

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7225
----------------------------------------   ----- 
End-of-path arrival time (ps)              11715
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_0000    465             10847   1078  RISE       5
I__243/I                               LocalMux                       0             10847   1078  RISE       1
I__243/O                               LocalMux                     486             11333   1078  RISE       1
I__246/I                               InMux                          0             11333   1326  RISE       1
I__246/O                               InMux                        382             11715   1326  RISE       1
D2.Q_0_LC_2_4_7/in0                    LogicCell40_SEQ_MODE_1000      0             11715   1326  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : clk_div_19_LC_2_3_6/in3
Capture Clock    : clk_div_19_LC_2_3_6/clk
Setup Constraint : 10040p
Path slack       : 1616p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7225
----------------------------------------   ----- 
End-of-path arrival time (ps)              11715
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_0000    465             10847   1078  RISE       5
I__244/I                               LocalMux                       0             10847   1615  RISE       1
I__244/O                               LocalMux                     486             11333   1615  RISE       1
I__249/I                               InMux                          0             11333   1615  RISE       1
I__249/O                               InMux                        382             11715   1615  RISE       1
clk_div_19_LC_2_3_6/in3                LogicCell40_SEQ_MODE_1000      0             11715   1615  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : D1.Q_0_LC_2_4_6/in3
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Setup Constraint : 10040p
Path slack       : 1616p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7225
----------------------------------------   ----- 
End-of-path arrival time (ps)              11715
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_0000    465             10847   1078  RISE       5
I__243/I                               LocalMux                       0             10847   1078  RISE       1
I__243/O                               LocalMux                     486             11333   1078  RISE       1
I__247/I                               InMux                          0             11333   1615  RISE       1
I__247/O                               InMux                        382             11715   1615  RISE       1
D1.Q_0_LC_2_4_6/in3                    LogicCell40_SEQ_MODE_1000      0             11715   1615  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : Q_ret_LC_2_4_4/in3
Capture Clock    : Q_ret_LC_2_4_4/clk
Setup Constraint : 10040p
Path slack       : 1616p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7225
----------------------------------------   ----- 
End-of-path arrival time (ps)              11715
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout               LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__205/I                               Odrv4                          0              4490   1078  RISE       1
I__205/O                               Odrv4                        517              5007   1078  RISE       1
I__208/I                               LocalMux                       0              5007   1078  RISE       1
I__208/O                               LocalMux                     486              5492   1078  RISE       1
I__212/I                               InMux                          0              5492   1078  RISE       1
I__212/O                               InMux                        382              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/in1         LogicCell40_SEQ_MODE_0000      0              5875   1078  RISE       1
clk_div_RNI91U1_1_LC_2_1_0/carryout    LogicCell40_SEQ_MODE_0000    382              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryin     LogicCell40_SEQ_MODE_0000      0              6257   1078  RISE       1
clk_div_RNIF3T2_2_LC_2_1_1/carryout    LogicCell40_SEQ_MODE_0000    186              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryin     LogicCell40_SEQ_MODE_0000      0              6443   1078  RISE       1
clk_div_RNIM6S3_3_LC_2_1_2/carryout    LogicCell40_SEQ_MODE_0000    186              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryin     LogicCell40_SEQ_MODE_0000      0              6629   1078  RISE       1
clk_div_RNIUAR4_4_LC_2_1_3/carryout    LogicCell40_SEQ_MODE_0000    186              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryin     LogicCell40_SEQ_MODE_0000      0              6816   1078  RISE       1
clk_div_RNI7GQ5_5_LC_2_1_4/carryout    LogicCell40_SEQ_MODE_0000    186              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryin     LogicCell40_SEQ_MODE_0000      0              7002   1078  RISE       1
clk_div_RNIHMP6_6_LC_2_1_5/carryout    LogicCell40_SEQ_MODE_0000    186              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryin     LogicCell40_SEQ_MODE_0000      0              7188   1078  RISE       1
clk_div_RNISTO7_7_LC_2_1_6/carryout    LogicCell40_SEQ_MODE_0000    186              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryin     LogicCell40_SEQ_MODE_0000      0              7374   1078  RISE       1
clk_div_RNI86O8_8_LC_2_1_7/carryout    LogicCell40_SEQ_MODE_0000    186              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitin          ICE_CARRY_IN_MUX               0              7560   1078  RISE       1
IN_MUX_bfv_2_2_0_/carryinitout         ICE_CARRY_IN_MUX             289              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryin     LogicCell40_SEQ_MODE_0000      0              7849   1078  RISE       1
clk_div_RNILFN9_9_LC_2_2_0/carryout    LogicCell40_SEQ_MODE_0000    186              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryin    LogicCell40_SEQ_MODE_0000      0              8035   1078  RISE       1
clk_div_RNIAAMP_10_LC_2_2_1/carryout   LogicCell40_SEQ_MODE_0000    186              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryin   LogicCell40_SEQ_MODE_0000      0              8221   1078  RISE       1
clk_div_RNI06L91_11_LC_2_2_2/carryout  LogicCell40_SEQ_MODE_0000    186              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryin   LogicCell40_SEQ_MODE_0000      0              8407   1078  RISE       1
clk_div_RNIN2KP1_12_LC_2_2_3/carryout  LogicCell40_SEQ_MODE_0000    186              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryin   LogicCell40_SEQ_MODE_0000      0              8593   1078  RISE       1
clk_div_RNIF0J92_13_LC_2_2_4/carryout  LogicCell40_SEQ_MODE_0000    186              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryin   LogicCell40_SEQ_MODE_0000      0              8780   1078  RISE       1
clk_div_RNI8VHP2_14_LC_2_2_5/carryout  LogicCell40_SEQ_MODE_0000    186              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryin   LogicCell40_SEQ_MODE_0000      0              8966   1078  RISE       1
clk_div_RNI2VG93_15_LC_2_2_6/carryout  LogicCell40_SEQ_MODE_0000    186              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryin   LogicCell40_SEQ_MODE_0000      0              9152   1078  RISE       1
clk_div_RNITVFP3_16_LC_2_2_7/carryout  LogicCell40_SEQ_MODE_0000    186              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitin          ICE_CARRY_IN_MUX               0              9338   1078  RISE       1
IN_MUX_bfv_2_3_0_/carryinitout         ICE_CARRY_IN_MUX             289              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryin   LogicCell40_SEQ_MODE_0000      0              9627   1078  RISE       1
clk_div_RNIP1F94_17_LC_2_3_0/carryout  LogicCell40_SEQ_MODE_0000    186              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryin   LogicCell40_SEQ_MODE_0000      0              9813   1078  RISE       1
clk_div_RNIM4EP4_18_LC_2_3_1/carryout  LogicCell40_SEQ_MODE_0000    186              9999   1078  RISE       1
I__158/I                               InMux                          0              9999   1078  RISE       1
I__158/O                               InMux                        382             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/in3       LogicCell40_SEQ_MODE_0000      0             10382   1078  RISE       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout     LogicCell40_SEQ_MODE_0000    465             10847   1078  RISE       5
I__243/I                               LocalMux                       0             10847   1078  RISE       1
I__243/O                               LocalMux                     486             11333   1078  RISE       1
I__248/I                               InMux                          0             11333   1615  RISE       1
I__248/O                               InMux                        382             11715   1615  RISE       1
Q_ret_LC_2_4_4/in3                     LogicCell40_SEQ_MODE_1000      0             11715   1615  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_24_LC_1_3_7/in3
Capture Clock    : clk_div_24_LC_1_3_7/clk
Setup Constraint : 10040p
Path slack       : 2019p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6822
----------------------------------------   ----- 
End-of-path arrival time (ps)              11312
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout              LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                              Odrv4                          0              4490   2019  RISE       1
I__198/O                              Odrv4                        517              5007   2019  RISE       1
I__201/I                              LocalMux                       0              5007   2019  RISE       1
I__201/O                              LocalMux                     486              5492   2019  RISE       1
I__204/I                              InMux                          0              5492   2019  RISE       1
I__204/O                              InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1        LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin            LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout           LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin            LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout           LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin            LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout           LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin            LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout           LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin            LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout           LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin            LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout           LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin            LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout           LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin         ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout        ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin            LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout           LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin           LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout          LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin           LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout          LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin           LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout          LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin           LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout          LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin           LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout          LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin           LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout          LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
clk_div_16_LC_1_2_7/carryin           LogicCell40_SEQ_MODE_1000      0              9152   2019  RISE       1
clk_div_16_LC_1_2_7/carryout          LogicCell40_SEQ_MODE_1000    186              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin         ICE_CARRY_IN_MUX               0              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout        ICE_CARRY_IN_MUX             289              9627   2019  RISE       2
clk_div_17_LC_1_3_0/carryin           LogicCell40_SEQ_MODE_1000      0              9627   2019  RISE       1
clk_div_17_LC_1_3_0/carryout          LogicCell40_SEQ_MODE_1000    186              9813   2019  RISE       2
clk_div_18_LC_1_3_1/carryin           LogicCell40_SEQ_MODE_1000      0              9813   2019  RISE       1
clk_div_18_LC_1_3_1/carryout          LogicCell40_SEQ_MODE_1000    186              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryin   LogicCell40_SEQ_MODE_0000      0              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_0000    186             10185   2019  RISE       2
clk_div_20_LC_1_3_3/carryin           LogicCell40_SEQ_MODE_1000      0             10185   2019  RISE       1
clk_div_20_LC_1_3_3/carryout          LogicCell40_SEQ_MODE_1000    186             10371   2019  RISE       2
clk_div_21_LC_1_3_4/carryin           LogicCell40_SEQ_MODE_1000      0             10371   2019  RISE       1
clk_div_21_LC_1_3_4/carryout          LogicCell40_SEQ_MODE_1000    186             10557   2019  RISE       2
clk_div_22_LC_1_3_5/carryin           LogicCell40_SEQ_MODE_1000      0             10557   2019  RISE       1
clk_div_22_LC_1_3_5/carryout          LogicCell40_SEQ_MODE_1000    186             10744   2019  RISE       2
clk_div_23_LC_1_3_6/carryin           LogicCell40_SEQ_MODE_1000      0             10744   2019  RISE       1
clk_div_23_LC_1_3_6/carryout          LogicCell40_SEQ_MODE_1000    186             10930   2019  RISE       1
I__106/I                              InMux                          0             10930   2019  RISE       1
I__106/O                              InMux                        382             11312   2019  RISE       1
clk_div_24_LC_1_3_7/in3               LogicCell40_SEQ_MODE_1000      0             11312   2019  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_23_LC_1_3_6/in3
Capture Clock    : clk_div_23_LC_1_3_6/clk
Setup Constraint : 10040p
Path slack       : 2205p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6636
----------------------------------------   ----- 
End-of-path arrival time (ps)              11126
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout              LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                              Odrv4                          0              4490   2019  RISE       1
I__198/O                              Odrv4                        517              5007   2019  RISE       1
I__201/I                              LocalMux                       0              5007   2019  RISE       1
I__201/O                              LocalMux                     486              5492   2019  RISE       1
I__204/I                              InMux                          0              5492   2019  RISE       1
I__204/O                              InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1        LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin            LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout           LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin            LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout           LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin            LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout           LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin            LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout           LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin            LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout           LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin            LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout           LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin            LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout           LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin         ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout        ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin            LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout           LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin           LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout          LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin           LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout          LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin           LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout          LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin           LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout          LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin           LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout          LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin           LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout          LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
clk_div_16_LC_1_2_7/carryin           LogicCell40_SEQ_MODE_1000      0              9152   2019  RISE       1
clk_div_16_LC_1_2_7/carryout          LogicCell40_SEQ_MODE_1000    186              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin         ICE_CARRY_IN_MUX               0              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout        ICE_CARRY_IN_MUX             289              9627   2019  RISE       2
clk_div_17_LC_1_3_0/carryin           LogicCell40_SEQ_MODE_1000      0              9627   2019  RISE       1
clk_div_17_LC_1_3_0/carryout          LogicCell40_SEQ_MODE_1000    186              9813   2019  RISE       2
clk_div_18_LC_1_3_1/carryin           LogicCell40_SEQ_MODE_1000      0              9813   2019  RISE       1
clk_div_18_LC_1_3_1/carryout          LogicCell40_SEQ_MODE_1000    186              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryin   LogicCell40_SEQ_MODE_0000      0              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_0000    186             10185   2019  RISE       2
clk_div_20_LC_1_3_3/carryin           LogicCell40_SEQ_MODE_1000      0             10185   2019  RISE       1
clk_div_20_LC_1_3_3/carryout          LogicCell40_SEQ_MODE_1000    186             10371   2019  RISE       2
clk_div_21_LC_1_3_4/carryin           LogicCell40_SEQ_MODE_1000      0             10371   2019  RISE       1
clk_div_21_LC_1_3_4/carryout          LogicCell40_SEQ_MODE_1000    186             10557   2019  RISE       2
clk_div_22_LC_1_3_5/carryin           LogicCell40_SEQ_MODE_1000      0             10557   2019  RISE       1
clk_div_22_LC_1_3_5/carryout          LogicCell40_SEQ_MODE_1000    186             10744   2019  RISE       2
I__107/I                              InMux                          0             10744   2205  RISE       1
I__107/O                              InMux                        382             11126   2205  RISE       1
clk_div_23_LC_1_3_6/in3               LogicCell40_SEQ_MODE_1000      0             11126   2205  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_1_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_22_LC_1_3_5/in3
Capture Clock    : clk_div_22_LC_1_3_5/clk
Setup Constraint : 10040p
Path slack       : 2391p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6450
----------------------------------------   ----- 
End-of-path arrival time (ps)              10940
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout              LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                              Odrv4                          0              4490   2019  RISE       1
I__198/O                              Odrv4                        517              5007   2019  RISE       1
I__201/I                              LocalMux                       0              5007   2019  RISE       1
I__201/O                              LocalMux                     486              5492   2019  RISE       1
I__204/I                              InMux                          0              5492   2019  RISE       1
I__204/O                              InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1        LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin            LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout           LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin            LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout           LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin            LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout           LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin            LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout           LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin            LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout           LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin            LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout           LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin            LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout           LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin         ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout        ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin            LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout           LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin           LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout          LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin           LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout          LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin           LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout          LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin           LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout          LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin           LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout          LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin           LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout          LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
clk_div_16_LC_1_2_7/carryin           LogicCell40_SEQ_MODE_1000      0              9152   2019  RISE       1
clk_div_16_LC_1_2_7/carryout          LogicCell40_SEQ_MODE_1000    186              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin         ICE_CARRY_IN_MUX               0              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout        ICE_CARRY_IN_MUX             289              9627   2019  RISE       2
clk_div_17_LC_1_3_0/carryin           LogicCell40_SEQ_MODE_1000      0              9627   2019  RISE       1
clk_div_17_LC_1_3_0/carryout          LogicCell40_SEQ_MODE_1000    186              9813   2019  RISE       2
clk_div_18_LC_1_3_1/carryin           LogicCell40_SEQ_MODE_1000      0              9813   2019  RISE       1
clk_div_18_LC_1_3_1/carryout          LogicCell40_SEQ_MODE_1000    186              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryin   LogicCell40_SEQ_MODE_0000      0              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_0000    186             10185   2019  RISE       2
clk_div_20_LC_1_3_3/carryin           LogicCell40_SEQ_MODE_1000      0             10185   2019  RISE       1
clk_div_20_LC_1_3_3/carryout          LogicCell40_SEQ_MODE_1000    186             10371   2019  RISE       2
clk_div_21_LC_1_3_4/carryin           LogicCell40_SEQ_MODE_1000      0             10371   2019  RISE       1
clk_div_21_LC_1_3_4/carryout          LogicCell40_SEQ_MODE_1000    186             10557   2019  RISE       2
I__110/I                              InMux                          0             10557   2391  RISE       1
I__110/O                              InMux                        382             10940   2391  RISE       1
clk_div_22_LC_1_3_5/in3               LogicCell40_SEQ_MODE_1000      0             10940   2391  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_1_3_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_21_LC_1_3_4/in3
Capture Clock    : clk_div_21_LC_1_3_4/clk
Setup Constraint : 10040p
Path slack       : 2577p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6264
----------------------------------------   ----- 
End-of-path arrival time (ps)              10754
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout              LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                              Odrv4                          0              4490   2019  RISE       1
I__198/O                              Odrv4                        517              5007   2019  RISE       1
I__201/I                              LocalMux                       0              5007   2019  RISE       1
I__201/O                              LocalMux                     486              5492   2019  RISE       1
I__204/I                              InMux                          0              5492   2019  RISE       1
I__204/O                              InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1        LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin            LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout           LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin            LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout           LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin            LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout           LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin            LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout           LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin            LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout           LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin            LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout           LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin            LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout           LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin         ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout        ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin            LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout           LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin           LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout          LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin           LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout          LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin           LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout          LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin           LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout          LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin           LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout          LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin           LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout          LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
clk_div_16_LC_1_2_7/carryin           LogicCell40_SEQ_MODE_1000      0              9152   2019  RISE       1
clk_div_16_LC_1_2_7/carryout          LogicCell40_SEQ_MODE_1000    186              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin         ICE_CARRY_IN_MUX               0              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout        ICE_CARRY_IN_MUX             289              9627   2019  RISE       2
clk_div_17_LC_1_3_0/carryin           LogicCell40_SEQ_MODE_1000      0              9627   2019  RISE       1
clk_div_17_LC_1_3_0/carryout          LogicCell40_SEQ_MODE_1000    186              9813   2019  RISE       2
clk_div_18_LC_1_3_1/carryin           LogicCell40_SEQ_MODE_1000      0              9813   2019  RISE       1
clk_div_18_LC_1_3_1/carryout          LogicCell40_SEQ_MODE_1000    186              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryin   LogicCell40_SEQ_MODE_0000      0              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_0000    186             10185   2019  RISE       2
clk_div_20_LC_1_3_3/carryin           LogicCell40_SEQ_MODE_1000      0             10185   2019  RISE       1
clk_div_20_LC_1_3_3/carryout          LogicCell40_SEQ_MODE_1000    186             10371   2019  RISE       2
I__113/I                              InMux                          0             10371   2577  RISE       1
I__113/O                              InMux                        382             10754   2577  RISE       1
clk_div_21_LC_1_3_4/in3               LogicCell40_SEQ_MODE_1000      0             10754   2577  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_1_3_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_20_LC_1_3_3/in3
Capture Clock    : clk_div_20_LC_1_3_3/clk
Setup Constraint : 10040p
Path slack       : 2763p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           6078
----------------------------------------   ----- 
End-of-path arrival time (ps)              10568
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout              LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                              Odrv4                          0              4490   2019  RISE       1
I__198/O                              Odrv4                        517              5007   2019  RISE       1
I__201/I                              LocalMux                       0              5007   2019  RISE       1
I__201/O                              LocalMux                     486              5492   2019  RISE       1
I__204/I                              InMux                          0              5492   2019  RISE       1
I__204/O                              InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1        LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout   LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin            LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout           LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin            LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout           LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin            LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout           LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin            LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout           LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin            LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout           LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin            LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout           LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin            LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout           LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin         ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout        ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin            LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout           LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin           LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout          LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin           LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout          LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin           LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout          LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin           LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout          LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin           LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout          LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin           LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout          LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
clk_div_16_LC_1_2_7/carryin           LogicCell40_SEQ_MODE_1000      0              9152   2019  RISE       1
clk_div_16_LC_1_2_7/carryout          LogicCell40_SEQ_MODE_1000    186              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin         ICE_CARRY_IN_MUX               0              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout        ICE_CARRY_IN_MUX             289              9627   2019  RISE       2
clk_div_17_LC_1_3_0/carryin           LogicCell40_SEQ_MODE_1000      0              9627   2019  RISE       1
clk_div_17_LC_1_3_0/carryout          LogicCell40_SEQ_MODE_1000    186              9813   2019  RISE       2
clk_div_18_LC_1_3_1/carryin           LogicCell40_SEQ_MODE_1000      0              9813   2019  RISE       1
clk_div_18_LC_1_3_1/carryout          LogicCell40_SEQ_MODE_1000    186              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryin   LogicCell40_SEQ_MODE_0000      0              9999   2019  RISE       1
clk_div_1_cry_19_c_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_0000    186             10185   2019  RISE       2
I__116/I                              InMux                          0             10185   2763  RISE       1
I__116/O                              InMux                        382             10568   2763  RISE       1
clk_div_20_LC_1_3_3/in3               LogicCell40_SEQ_MODE_1000      0             10568   2763  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_1_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_18_LC_1_3_1/in3
Capture Clock    : clk_div_18_LC_1_3_1/clk
Setup Constraint : 10040p
Path slack       : 3135p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           5706
----------------------------------------   ----- 
End-of-path arrival time (ps)              10196
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
clk_div_16_LC_1_2_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   2019  RISE       1
clk_div_16_LC_1_2_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin        ICE_CARRY_IN_MUX               0              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout       ICE_CARRY_IN_MUX             289              9627   2019  RISE       2
clk_div_17_LC_1_3_0/carryin          LogicCell40_SEQ_MODE_1000      0              9627   2019  RISE       1
clk_div_17_LC_1_3_0/carryout         LogicCell40_SEQ_MODE_1000    186              9813   2019  RISE       2
I__77/I                              InMux                          0              9813   3135  RISE       1
I__77/O                              InMux                        382             10196   3135  RISE       1
clk_div_18_LC_1_3_1/in3              LogicCell40_SEQ_MODE_1000      0             10196   3135  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_1_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_17_LC_1_3_0/in3
Capture Clock    : clk_div_17_LC_1_3_0/clk
Setup Constraint : 10040p
Path slack       : 3321p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           5520
----------------------------------------   ----- 
End-of-path arrival time (ps)              10010
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
clk_div_16_LC_1_2_7/carryin          LogicCell40_SEQ_MODE_1000      0              9152   2019  RISE       1
clk_div_16_LC_1_2_7/carryout         LogicCell40_SEQ_MODE_1000    186              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitin        ICE_CARRY_IN_MUX               0              9338   2019  RISE       1
IN_MUX_bfv_1_3_0_/carryinitout       ICE_CARRY_IN_MUX             289              9627   2019  RISE       2
I__78/I                              InMux                          0              9627   3321  RISE       1
I__78/O                              InMux                        382             10010   3321  RISE       1
clk_div_17_LC_1_3_0/in3              LogicCell40_SEQ_MODE_1000      0             10010   3321  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_1_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_16_LC_1_2_7/in3
Capture Clock    : clk_div_16_LC_1_2_7/clk
Setup Constraint : 10040p
Path slack       : 3797p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          5044
----------------------------------------   ---- 
End-of-path arrival time (ps)              9534
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
clk_div_15_LC_1_2_6/carryin          LogicCell40_SEQ_MODE_1000      0              8966   2019  RISE       1
clk_div_15_LC_1_2_6/carryout         LogicCell40_SEQ_MODE_1000    186              9152   2019  RISE       2
I__79/I                              InMux                          0              9152   3796  RISE       1
I__79/O                              InMux                        382              9534   3796  RISE       1
clk_div_16_LC_1_2_7/in3              LogicCell40_SEQ_MODE_1000      0              9534   3796  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_1_2_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_15_LC_1_2_6/in3
Capture Clock    : clk_div_15_LC_1_2_6/clk
Setup Constraint : 10040p
Path slack       : 3983p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4858
----------------------------------------   ---- 
End-of-path arrival time (ps)              9348
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
clk_div_14_LC_1_2_5/carryin          LogicCell40_SEQ_MODE_1000      0              8780   2019  RISE       1
clk_div_14_LC_1_2_5/carryout         LogicCell40_SEQ_MODE_1000    186              8966   2019  RISE       2
I__80/I                              InMux                          0              8966   3983  RISE       1
I__80/O                              InMux                        382              9348   3983  RISE       1
clk_div_15_LC_1_2_6/in3              LogicCell40_SEQ_MODE_1000      0              9348   3983  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_1_2_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_14_LC_1_2_5/in3
Capture Clock    : clk_div_14_LC_1_2_5/clk
Setup Constraint : 10040p
Path slack       : 4169p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4672
----------------------------------------   ---- 
End-of-path arrival time (ps)              9162
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
clk_div_13_LC_1_2_4/carryin          LogicCell40_SEQ_MODE_1000      0              8593   2019  RISE       1
clk_div_13_LC_1_2_4/carryout         LogicCell40_SEQ_MODE_1000    186              8780   2019  RISE       2
I__81/I                              InMux                          0              8780   4169  RISE       1
I__81/O                              InMux                        382              9162   4169  RISE       1
clk_div_14_LC_1_2_5/in3              LogicCell40_SEQ_MODE_1000      0              9162   4169  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_1_2_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_13_LC_1_2_4/in3
Capture Clock    : clk_div_13_LC_1_2_4/clk
Setup Constraint : 10040p
Path slack       : 4355p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4486
----------------------------------------   ---- 
End-of-path arrival time (ps)              8976
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
clk_div_12_LC_1_2_3/carryin          LogicCell40_SEQ_MODE_1000      0              8407   2019  RISE       1
clk_div_12_LC_1_2_3/carryout         LogicCell40_SEQ_MODE_1000    186              8593   2019  RISE       2
I__82/I                              InMux                          0              8593   4355  RISE       1
I__82/O                              InMux                        382              8976   4355  RISE       1
clk_div_13_LC_1_2_4/in3              LogicCell40_SEQ_MODE_1000      0              8976   4355  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_1_2_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_12_LC_1_2_3/in3
Capture Clock    : clk_div_12_LC_1_2_3/clk
Setup Constraint : 10040p
Path slack       : 4541p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4300
----------------------------------------   ---- 
End-of-path arrival time (ps)              8790
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
clk_div_11_LC_1_2_2/carryin          LogicCell40_SEQ_MODE_1000      0              8221   2019  RISE       1
clk_div_11_LC_1_2_2/carryout         LogicCell40_SEQ_MODE_1000    186              8407   2019  RISE       2
I__83/I                              InMux                          0              8407   4541  RISE       1
I__83/O                              InMux                        382              8790   4541  RISE       1
clk_div_12_LC_1_2_3/in3              LogicCell40_SEQ_MODE_1000      0              8790   4541  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_1_2_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_11_LC_1_2_2/in3
Capture Clock    : clk_div_11_LC_1_2_2/clk
Setup Constraint : 10040p
Path slack       : 4727p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          4114
----------------------------------------   ---- 
End-of-path arrival time (ps)              8604
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
clk_div_10_LC_1_2_1/carryin          LogicCell40_SEQ_MODE_1000      0              8035   2019  RISE       1
clk_div_10_LC_1_2_1/carryout         LogicCell40_SEQ_MODE_1000    186              8221   2019  RISE       2
I__84/I                              InMux                          0              8221   4727  RISE       1
I__84/O                              InMux                        382              8604   4727  RISE       1
clk_div_11_LC_1_2_2/in3              LogicCell40_SEQ_MODE_1000      0              8604   4727  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_1_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_10_LC_1_2_1/in3
Capture Clock    : clk_div_10_LC_1_2_1/clk
Setup Constraint : 10040p
Path slack       : 4913p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3928
----------------------------------------   ---- 
End-of-path arrival time (ps)              8418
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
clk_div_9_LC_1_2_0/carryin           LogicCell40_SEQ_MODE_1000      0              7849   2019  RISE       1
clk_div_9_LC_1_2_0/carryout          LogicCell40_SEQ_MODE_1000    186              8035   2019  RISE       2
I__66/I                              InMux                          0              8035   4913  RISE       1
I__66/O                              InMux                        382              8418   4913  RISE       1
clk_div_10_LC_1_2_1/in3              LogicCell40_SEQ_MODE_1000      0              8418   4913  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_1_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_9_LC_1_2_0/in3
Capture Clock    : clk_div_9_LC_1_2_0/clk
Setup Constraint : 10040p
Path slack       : 5099p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3742
----------------------------------------   ---- 
End-of-path arrival time (ps)              8232
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
clk_div_8_LC_1_1_7/carryin           LogicCell40_SEQ_MODE_1000      0              7374   2019  RISE       1
clk_div_8_LC_1_1_7/carryout          LogicCell40_SEQ_MODE_1000    186              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitin        ICE_CARRY_IN_MUX               0              7560   2019  RISE       1
IN_MUX_bfv_1_2_0_/carryinitout       ICE_CARRY_IN_MUX             289              7849   2019  RISE       2
I__67/I                              InMux                          0              7849   5099  RISE       1
I__67/O                              InMux                        382              8232   5099  RISE       1
clk_div_9_LC_1_2_0/in3               LogicCell40_SEQ_MODE_1000      0              8232   5099  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_8_LC_1_1_7/in3
Capture Clock    : clk_div_8_LC_1_1_7/clk
Setup Constraint : 10040p
Path slack       : 5575p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3266
----------------------------------------   ---- 
End-of-path arrival time (ps)              7756
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
clk_div_7_LC_1_1_6/carryin           LogicCell40_SEQ_MODE_1000      0              7188   2019  RISE       1
clk_div_7_LC_1_1_6/carryout          LogicCell40_SEQ_MODE_1000    186              7374   2019  RISE       2
I__68/I                              InMux                          0              7374   5574  RISE       1
I__68/O                              InMux                        382              7756   5574  RISE       1
clk_div_8_LC_1_1_7/in3               LogicCell40_SEQ_MODE_1000      0              7756   5574  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_7_LC_1_1_6/in3
Capture Clock    : clk_div_7_LC_1_1_6/clk
Setup Constraint : 10040p
Path slack       : 5761p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          3080
----------------------------------------   ---- 
End-of-path arrival time (ps)              7570
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
clk_div_6_LC_1_1_5/carryin           LogicCell40_SEQ_MODE_1000      0              7002   2019  RISE       1
clk_div_6_LC_1_1_5/carryout          LogicCell40_SEQ_MODE_1000    186              7188   2019  RISE       2
I__69/I                              InMux                          0              7188   5761  RISE       1
I__69/O                              InMux                        382              7570   5761  RISE       1
clk_div_7_LC_1_1_6/in3               LogicCell40_SEQ_MODE_1000      0              7570   5761  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_6_LC_1_1_5/in3
Capture Clock    : clk_div_6_LC_1_1_5/clk
Setup Constraint : 10040p
Path slack       : 5947p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2894
----------------------------------------   ---- 
End-of-path arrival time (ps)              7384
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
clk_div_5_LC_1_1_4/carryin           LogicCell40_SEQ_MODE_1000      0              6816   2019  RISE       1
clk_div_5_LC_1_1_4/carryout          LogicCell40_SEQ_MODE_1000    186              7002   2019  RISE       2
I__70/I                              InMux                          0              7002   5947  RISE       1
I__70/O                              InMux                        382              7384   5947  RISE       1
clk_div_6_LC_1_1_5/in3               LogicCell40_SEQ_MODE_1000      0              7384   5947  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_5_LC_1_1_4/in3
Capture Clock    : clk_div_5_LC_1_1_4/clk
Setup Constraint : 10040p
Path slack       : 6133p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2708
----------------------------------------   ---- 
End-of-path arrival time (ps)              7198
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
clk_div_4_LC_1_1_3/carryin           LogicCell40_SEQ_MODE_1000      0              6629   2019  RISE       1
clk_div_4_LC_1_1_3/carryout          LogicCell40_SEQ_MODE_1000    186              6816   2019  RISE       2
I__71/I                              InMux                          0              6816   6133  RISE       1
I__71/O                              InMux                        382              7198   6133  RISE       1
clk_div_5_LC_1_1_4/in3               LogicCell40_SEQ_MODE_1000      0              7198   6133  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_1_1_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_4_LC_1_1_3/in3
Capture Clock    : clk_div_4_LC_1_1_3/clk
Setup Constraint : 10040p
Path slack       : 6319p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2522
----------------------------------------   ---- 
End-of-path arrival time (ps)              7012
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
clk_div_3_LC_1_1_2/carryin           LogicCell40_SEQ_MODE_1000      0              6443   2019  RISE       1
clk_div_3_LC_1_1_2/carryout          LogicCell40_SEQ_MODE_1000    186              6629   2019  RISE       2
I__72/I                              InMux                          0              6629   6319  RISE       1
I__72/O                              InMux                        382              7012   6319  RISE       1
clk_div_4_LC_1_1_3/in3               LogicCell40_SEQ_MODE_1000      0              7012   6319  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_3_LC_1_1_2/in3
Capture Clock    : clk_div_3_LC_1_1_2/clk
Setup Constraint : 10040p
Path slack       : 6505p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2336
----------------------------------------   ---- 
End-of-path arrival time (ps)              6826
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
clk_div_2_LC_1_1_1/carryin           LogicCell40_SEQ_MODE_1000      0              6257   2019  RISE       1
clk_div_2_LC_1_1_1/carryout          LogicCell40_SEQ_MODE_1000    186              6443   2019  RISE       2
I__73/I                              InMux                          0              6443   6505  RISE       1
I__73/O                              InMux                        382              6826   6505  RISE       1
clk_div_3_LC_1_1_2/in3               LogicCell40_SEQ_MODE_1000      0              6826   6505  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_2_LC_1_1_1/in3
Capture Clock    : clk_div_2_LC_1_1_1/clk
Setup Constraint : 10040p
Path slack       : 6691p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2150
----------------------------------------   ---- 
End-of-path arrival time (ps)              6640
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__198/I                             Odrv4                          0              4490   2019  RISE       1
I__198/O                             Odrv4                        517              5007   2019  RISE       1
I__201/I                             LocalMux                       0              5007   2019  RISE       1
I__201/O                             LocalMux                     486              5492   2019  RISE       1
I__204/I                             InMux                          0              5492   2019  RISE       1
I__204/O                             InMux                        382              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/in1       LogicCell40_SEQ_MODE_0000      0              5875   2019  RISE       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    382              6257   2019  RISE       2
I__74/I                              InMux                          0              6257   6691  RISE       1
I__74/O                              InMux                        382              6640   6691  RISE       1
clk_div_2_LC_1_1_1/in3               LogicCell40_SEQ_MODE_1000      0              6640   6691  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : clk_div_1_LC_3_1_5/in1
Capture Clock    : clk_div_1_LC_3_1_5/clk
Setup Constraint : 10040p
Path slack       : 7270p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1385
----------------------------------------   ---- 
End-of-path arrival time (ps)              5875
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__206/I                  Odrv4                          0              4490   7270  RISE       1
I__206/O                  Odrv4                        517              5007   7270  RISE       1
I__210/I                  LocalMux                       0              5007   7270  RISE       1
I__210/O                  LocalMux                     486              5492   7270  RISE       1
I__214/I                  InMux                          0              5492   7270  RISE       1
I__214/O                  InMux                        382              5875   7270  RISE       1
clk_div_1_LC_3_1_5/in1    LogicCell40_SEQ_MODE_1000      0              5875   7270  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : Q_ret_LC_2_4_4/in2
Capture Clock    : Q_ret_LC_2_4_4/clk
Setup Constraint : 10040p
Path slack       : 7342p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -475
-----------------------------------------   ----- 
End-of-path required time (ps)              13258

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1426
----------------------------------------   ---- 
End-of-path arrival time (ps)              5916
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   6639  RISE       6
I__233/I                  LocalMux                       0              4490   7342  RISE       1
I__233/O                  LocalMux                     486              4976   7342  RISE       1
I__235/I                  InMux                          0              4976   7342  RISE       1
I__235/O                  InMux                        382              5358   7342  RISE       1
D2.g0_0_1_LC_2_4_3/in1    LogicCell40_SEQ_MODE_0000      0              5358   7342  RISE       1
D2.g0_0_1_LC_2_4_3/ltout  LogicCell40_SEQ_MODE_0000    558              5916   7342  FALL       1
I__257/I                  CascadeMux                     0              5916   7342  FALL       1
I__257/O                  CascadeMux                     0              5916   7342  FALL       1
Q_ret_LC_2_4_4/in2        LogicCell40_SEQ_MODE_1000      0              5916   7342  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : Q_ret_LC_2_4_4/in0
Capture Clock    : Q_ret_LC_2_4_4/clk
Setup Constraint : 10040p
Path slack       : 7683p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -693
-----------------------------------------   ----- 
End-of-path required time (ps)              13041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6639  RISE       6
I__233/I               LocalMux                       0              4490   7342  RISE       1
I__233/O               LocalMux                     486              4976   7342  RISE       1
I__239/I               InMux                          0              4976   7683  RISE       1
I__239/O               InMux                        382              5358   7683  RISE       1
Q_ret_LC_2_4_4/in0     LogicCell40_SEQ_MODE_1000      0              5358   7683  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDZ0Z2_LC_2_4_1/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in0
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Setup Constraint : 10040p
Path slack       : 7683p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -693
-----------------------------------------   ----- 
End-of-path required time (ps)              13041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDZ0Z2_LC_2_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   7683  RISE       2
I__258/I                LocalMux                       0              4490   7683  RISE       1
I__258/O                LocalMux                     486              4976   7683  RISE       1
I__260/I                InMux                          0              4976   7683  RISE       1
I__260/O                InMux                        382              5358   7683  RISE       1
LEDZ0Z2_LC_2_4_1/in0    LogicCell40_SEQ_MODE_1000      0              5358   7683  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : D1.Q_0_LC_2_4_6/in0
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Setup Constraint : 10040p
Path slack       : 7683p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -693
-----------------------------------------   ----- 
End-of-path required time (ps)              13041

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   5978  RISE       7
I__225/I                   LocalMux                       0              4490   7290  RISE       1
I__225/O                   LocalMux                     486              4976   7290  RISE       1
I__231/I                   InMux                          0              4976   7683  RISE       1
I__231/O                   InMux                        382              5358   7683  RISE       1
D1.Q_0_LC_2_4_6/in0        LogicCell40_SEQ_MODE_1000      0              5358   7683  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : D2.Q_0_LC_2_4_7/in1
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6639  RISE       6
I__233/I               LocalMux                       0              4490   7342  RISE       1
I__233/O               LocalMux                     486              4976   7342  RISE       1
I__237/I               InMux                          0              4976   7787  RISE       1
I__237/O               InMux                        382              5358   7787  RISE       1
D2.Q_0_LC_2_4_7/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D2.Q_0_LC_2_4_7/lcout
Path End         : Q_ret_LC_2_4_4/in1
Capture Clock    : Q_ret_LC_2_4_4/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D2.Q_0_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   5998  RISE       3
I__217/I               LocalMux                       0              4490   7787  RISE       1
I__217/O               LocalMux                     486              4976   7787  RISE       1
I__220/I               InMux                          0              4976   7787  RISE       1
I__220/O               InMux                        382              5358   7787  RISE       1
Q_ret_LC_2_4_4/in1     LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_ret_LC_2_4_4/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in1
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_ret_LC_2_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   7787  RISE       1
I__255/I              LocalMux                       0              4490   7787  RISE       1
I__255/O              LocalMux                     486              4976   7787  RISE       1
I__256/I              InMux                          0              4976   7787  RISE       1
I__256/O              InMux                        382              5358   7787  RISE       1
LEDZ0Z2_LC_2_4_1/in1  LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_1_3_7/lcout
Path End         : clk_div_24_LC_1_3_7/in1
Capture Clock    : clk_div_24_LC_1_3_7/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_1_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   7787  RISE       2
I__100/I                   LocalMux                       0              4490   7787  RISE       1
I__100/O                   LocalMux                     486              4976   7787  RISE       1
I__102/I                   InMux                          0              4976   7787  RISE       1
I__102/O                   InMux                        382              5358   7787  RISE       1
clk_div_24_LC_1_3_7/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_1_3_6/lcout
Path End         : clk_div_23_LC_1_3_6/in1
Capture Clock    : clk_div_23_LC_1_3_6/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_1_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_1_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   7208  RISE       1
I__108/I                   LocalMux                       0              4490   7208  RISE       1
I__108/O                   LocalMux                     486              4976   7208  RISE       1
I__109/I                   InMux                          0              4976   7208  RISE       1
I__109/O                   InMux                        382              5358   7208  RISE       1
clk_div_23_LC_1_3_6/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_1_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_1_3_5/lcout
Path End         : clk_div_22_LC_1_3_5/in1
Capture Clock    : clk_div_22_LC_1_3_5/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_1_3_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   7022  RISE       1
I__111/I                   LocalMux                       0              4490   7022  RISE       1
I__111/O                   LocalMux                     486              4976   7022  RISE       1
I__112/I                   InMux                          0              4976   7022  RISE       1
I__112/O                   InMux                        382              5358   7022  RISE       1
clk_div_22_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_1_3_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_1_3_4/lcout
Path End         : clk_div_21_LC_1_3_4/in1
Capture Clock    : clk_div_21_LC_1_3_4/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_1_3_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6836  RISE       1
I__114/I                   LocalMux                       0              4490   6836  RISE       1
I__114/O                   LocalMux                     486              4976   6836  RISE       1
I__115/I                   InMux                          0              4976   6836  RISE       1
I__115/O                   InMux                        382              5358   6836  RISE       1
clk_div_21_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_1_3_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_1_3_3/lcout
Path End         : clk_div_20_LC_1_3_3/in1
Capture Clock    : clk_div_20_LC_1_3_3/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_1_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6649  RISE       1
I__75/I                    LocalMux                       0              4490   6649  RISE       1
I__75/O                    LocalMux                     486              4976   6649  RISE       1
I__76/I                    InMux                          0              4976   6649  RISE       1
I__76/O                    InMux                        382              5358   6649  RISE       1
clk_div_20_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_1_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_1_3_1/lcout
Path End         : clk_div_18_LC_1_3_1/in1
Capture Clock    : clk_div_18_LC_1_3_1/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_1_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   5378  RISE       2
I__160/I                   LocalMux                       0              4490   6277  RISE       1
I__160/O                   LocalMux                     486              4976   6277  RISE       1
I__162/I                   InMux                          0              4976   6277  RISE       1
I__162/O                   InMux                        382              5358   6277  RISE       1
clk_div_18_LC_1_3_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_1_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_1_3_0/lcout
Path End         : clk_div_17_LC_1_3_0/in1
Capture Clock    : clk_div_17_LC_1_3_0/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_1_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_1_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   5192  RISE       2
I__165/I                   LocalMux                       0              4490   6091  RISE       1
I__165/O                   LocalMux                     486              4976   6091  RISE       1
I__167/I                   InMux                          0              4976   6091  RISE       1
I__167/O                   InMux                        382              5358   6091  RISE       1
clk_div_17_LC_1_3_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_1_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_1_2_7/lcout
Path End         : clk_div_16_LC_1_2_7/in1
Capture Clock    : clk_div_16_LC_1_2_7/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_1_2_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4716  RISE       2
I__170/I                   LocalMux                       0              4490   5616  RISE       1
I__170/O                   LocalMux                     486              4976   5616  RISE       1
I__172/I                   InMux                          0              4976   5616  RISE       1
I__172/O                   InMux                        382              5358   5616  RISE       1
clk_div_16_LC_1_2_7/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_1_2_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_1_2_6/lcout
Path End         : clk_div_15_LC_1_2_6/in1
Capture Clock    : clk_div_15_LC_1_2_6/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_1_2_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4530  RISE       2
I__175/I                   LocalMux                       0              4490   5430  RISE       1
I__175/O                   LocalMux                     486              4976   5430  RISE       1
I__177/I                   InMux                          0              4976   5430  RISE       1
I__177/O                   InMux                        382              5358   5430  RISE       1
clk_div_15_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_1_2_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_1_2_5/lcout
Path End         : clk_div_14_LC_1_2_5/in1
Capture Clock    : clk_div_14_LC_1_2_5/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_1_2_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4344  RISE       2
I__180/I                   LocalMux                       0              4490   5244  RISE       1
I__180/O                   LocalMux                     486              4976   5244  RISE       1
I__182/I                   InMux                          0              4976   5244  RISE       1
I__182/O                   InMux                        382              5358   5244  RISE       1
clk_div_14_LC_1_2_5/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_1_2_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_1_2_4/lcout
Path End         : clk_div_13_LC_1_2_4/in1
Capture Clock    : clk_div_13_LC_1_2_4/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_1_2_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   4158  RISE       2
I__185/I                   LocalMux                       0              4490   5058  RISE       1
I__185/O                   LocalMux                     486              4976   5058  RISE       1
I__187/I                   InMux                          0              4976   5058  RISE       1
I__187/O                   InMux                        382              5358   5058  RISE       1
clk_div_13_LC_1_2_4/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_1_2_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_1_2_3/lcout
Path End         : clk_div_12_LC_1_2_3/in1
Capture Clock    : clk_div_12_LC_1_2_3/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_1_2_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3972  RISE       2
I__118/I                   LocalMux                       0              4490   4872  RISE       1
I__118/O                   LocalMux                     486              4976   4872  RISE       1
I__120/I                   InMux                          0              4976   4872  RISE       1
I__120/O                   InMux                        382              5358   4872  RISE       1
clk_div_12_LC_1_2_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_1_2_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_1_2_2/lcout
Path End         : clk_div_11_LC_1_2_2/in1
Capture Clock    : clk_div_11_LC_1_2_2/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_1_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3786  RISE       2
I__123/I                   LocalMux                       0              4490   4685  RISE       1
I__123/O                   LocalMux                     486              4976   4685  RISE       1
I__125/I                   InMux                          0              4976   4685  RISE       1
I__125/O                   InMux                        382              5358   4685  RISE       1
clk_div_11_LC_1_2_2/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_1_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_1_2_1/lcout
Path End         : clk_div_10_LC_1_2_1/in1
Capture Clock    : clk_div_10_LC_1_2_1/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_1_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3600  RISE       2
I__128/I                   LocalMux                       0              4490   4499  RISE       1
I__128/O                   LocalMux                     486              4976   4499  RISE       1
I__130/I                   InMux                          0              4976   4499  RISE       1
I__130/O                   InMux                        382              5358   4499  RISE       1
clk_div_10_LC_1_2_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_1_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_2_0/lcout
Path End         : clk_div_9_LC_1_2_0/in1
Capture Clock    : clk_div_9_LC_1_2_0/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   3414  RISE       2
I__133/I                  LocalMux                       0              4490   4313  RISE       1
I__133/O                  LocalMux                     486              4976   4313  RISE       1
I__135/I                  InMux                          0              4976   4313  RISE       1
I__135/O                  InMux                        382              5358   4313  RISE       1
clk_div_9_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_1_7/lcout
Path End         : clk_div_8_LC_1_1_7/in1
Capture Clock    : clk_div_8_LC_1_1_7/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2939  RISE       2
I__138/I                  LocalMux                       0              4490   3838  RISE       1
I__138/O                  LocalMux                     486              4976   3838  RISE       1
I__140/I                  InMux                          0              4976   3838  RISE       1
I__140/O                  InMux                        382              5358   3838  RISE       1
clk_div_8_LC_1_1_7/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_1_6/lcout
Path End         : clk_div_7_LC_1_1_6/in1
Capture Clock    : clk_div_7_LC_1_1_6/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2752  RISE       2
I__143/I                  LocalMux                       0              4490   3652  RISE       1
I__143/O                  LocalMux                     486              4976   3652  RISE       1
I__145/I                  InMux                          0              4976   3652  RISE       1
I__145/O                  InMux                        382              5358   3652  RISE       1
clk_div_7_LC_1_1_6/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_1_5/lcout
Path End         : clk_div_6_LC_1_1_5/in1
Capture Clock    : clk_div_6_LC_1_1_5/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2566  RISE       2
I__148/I                  LocalMux                       0              4490   3466  RISE       1
I__148/O                  LocalMux                     486              4976   3466  RISE       1
I__150/I                  InMux                          0              4976   3466  RISE       1
I__150/O                  InMux                        382              5358   3466  RISE       1
clk_div_6_LC_1_1_5/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_1_4/lcout
Path End         : clk_div_5_LC_1_1_4/in1
Capture Clock    : clk_div_5_LC_1_1_4/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_1_1_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2380  RISE       2
I__153/I                  LocalMux                       0              4490   3280  RISE       1
I__153/O                  LocalMux                     486              4976   3280  RISE       1
I__155/I                  InMux                          0              4976   3280  RISE       1
I__155/O                  InMux                        382              5358   3280  RISE       1
clk_div_5_LC_1_1_4/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_1_1_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_1_3/lcout
Path End         : clk_div_4_LC_1_1_3/in1
Capture Clock    : clk_div_4_LC_1_1_3/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2194  RISE       2
I__86/I                   LocalMux                       0              4490   3094  RISE       1
I__86/O                   LocalMux                     486              4976   3094  RISE       1
I__88/I                   InMux                          0              4976   3094  RISE       1
I__88/O                   InMux                        382              5358   3094  RISE       1
clk_div_4_LC_1_1_3/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_1_2/lcout
Path End         : clk_div_3_LC_1_1_2/in1
Capture Clock    : clk_div_3_LC_1_1_2/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   2008  RISE       2
I__91/I                   LocalMux                       0              4490   2908  RISE       1
I__91/O                   LocalMux                     486              4976   2908  RISE       1
I__93/I                   InMux                          0              4976   2908  RISE       1
I__93/O                   InMux                        382              5358   2908  RISE       1
clk_div_3_LC_1_1_2/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_1_1_1/lcout
Path End         : clk_div_2_LC_1_1_1/in1
Capture Clock    : clk_div_2_LC_1_1_1/clk
Setup Constraint : 10040p
Path slack       : 7787p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -589
-----------------------------------------   ----- 
End-of-path required time (ps)              13145

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1822  RISE       2
I__96/I                   LocalMux                       0              4490   2721  RISE       1
I__96/O                   LocalMux                     486              4976   2721  RISE       1
I__98/I                   InMux                          0              4976   2721  RISE       1
I__98/O                   InMux                        382              5358   2721  RISE       1
clk_div_2_LC_1_1_1/in1    LogicCell40_SEQ_MODE_1000      0              5358   7787  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D2.Q_0_LC_2_4_7/lcout
Path End         : D2.Q_0_LC_2_4_7/in2
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Setup Constraint : 10040p
Path slack       : 7828p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              13186

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D2.Q_0_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   5998  RISE       3
I__217/I               LocalMux                       0              4490   7787  RISE       1
I__217/O               LocalMux                     486              4976   7787  RISE       1
I__219/I               InMux                          0              4976   7828  RISE       1
I__219/O               InMux                        382              5358   7828  RISE       1
I__222/I               CascadeMux                     0              5358   7828  RISE       1
I__222/O               CascadeMux                     0              5358   7828  RISE       1
D2.Q_0_LC_2_4_7/in2    LogicCell40_SEQ_MODE_1000      0              5358   7828  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : D1.Q_0_LC_2_4_6/in2
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Setup Constraint : 10040p
Path slack       : 7828p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -548
-----------------------------------------   ----- 
End-of-path required time (ps)              13186

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   6639  RISE       6
I__233/I               LocalMux                       0              4490   7342  RISE       1
I__233/O               LocalMux                     486              4976   7342  RISE       1
I__238/I               InMux                          0              4976   7828  RISE       1
I__238/O               InMux                        382              5358   7828  RISE       1
I__242/I               CascadeMux                     0              5358   7828  RISE       1
I__242/O               CascadeMux                     0              5358   7828  RISE       1
D1.Q_0_LC_2_4_6/in2    LogicCell40_SEQ_MODE_1000      0              5358   7828  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_1_LC_3_1_5/in3
Capture Clock    : clk_div_1_LC_3_1_5/clk
Setup Constraint : 10040p
Path slack       : 7973p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1636  RISE       3
I__199/I                  LocalMux                       0              4490   7973  RISE       1
I__199/O                  LocalMux                     486              4976   7973  RISE       1
I__202/I                  InMux                          0              4976   7973  RISE       1
I__202/O                  InMux                        382              5358   7973  RISE       1
clk_div_1_LC_3_1_5/in3    LogicCell40_SEQ_MODE_1000      0              5358   7973  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : clk_div_0_LC_2_3_7/in3
Capture Clock    : clk_div_0_LC_2_3_7/clk
Setup Constraint : 10040p
Path slack       : 7973p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1078  RISE       4
I__207/I                  LocalMux                       0              4490   7973  RISE       1
I__207/O                  LocalMux                     486              4976   7973  RISE       1
I__211/I                  InMux                          0              4976   7973  RISE       1
I__211/O                  InMux                        382              5358   7973  RISE       1
clk_div_0_LC_2_3_7/in3    LogicCell40_SEQ_MODE_1000      0              5358   7973  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : D2.Q_0_LC_2_4_7/in3
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Setup Constraint : 10040p
Path slack       : 7973p

Capture Clock Arrival Time (main|clk:R#2)   10040
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -403
-----------------------------------------   ----- 
End-of-path required time (ps)              13331

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           868
----------------------------------------   ---- 
End-of-path arrival time (ps)              5358
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   5978  RISE       7
I__225/I                   LocalMux                       0              4490   7290  RISE       1
I__225/O                   LocalMux                     486              4976   7290  RISE       1
I__232/I                   InMux                          0              4976   7973  RISE       1
I__232/O                   InMux                        382              5358   7973  RISE       1
D2.Q_0_LC_2_4_7/in3        LogicCell40_SEQ_MODE_1000      0              5358   7973  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON
Path End         : D1.Q_0_LC_2_4_6/in1
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (main|clk:R#1)    +INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                 -558
-----------------------------------------   ----- 
End-of-path required time (ps)               +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2763
---------------------------------------   ---- 
End-of-path arrival time (ps)             2763
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON                           main                           0                 0   +INF  RISE       1
BUTTON_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
BUTTON_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
BUTTON_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__250/I                         Odrv12                         0              1192   +INF  FALL       1
I__250/O                         Odrv12                       796              1988   +INF  FALL       1
I__251/I                         LocalMux                       0              1988   +INF  FALL       1
I__251/O                         LocalMux                     455              2443   +INF  FALL       1
I__252/I                         InMux                          0              2443   +INF  FALL       1
I__252/O                         InMux                        320              2763   +INF  FALL       1
D1.Q_0_LC_2_4_6/in1              LogicCell40_SEQ_MODE_1000      0              2763   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDZ0Z2_LC_2_4_1/lcout
Path End         : LED2
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7029
----------------------------------------   ----- 
End-of-path arrival time (ps)              11519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDZ0Z2_LC_2_4_1/lcout          LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       2
I__259/I                        Odrv4                          0              4490   +INF  RISE       1
I__259/O                        Odrv4                        517              5007   +INF  RISE       1
I__261/I                        Span4Mux_s1_h                  0              5007   +INF  RISE       1
I__261/O                        Span4Mux_s1_h                258              5265   +INF  RISE       1
I__262/I                        LocalMux                       0              5265   +INF  RISE       1
I__262/O                        LocalMux                     486              5751   +INF  RISE       1
I__263/I                        IoInMux                        0              5751   +INF  RISE       1
I__263/O                        IoInMux                      382              6133   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6133   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9431   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0              9431   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11519   +INF  FALL       1
LED2                            main                           0             11519   +INF  FALL       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_1_3_7/lcout
Path End         : LED1
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7194
----------------------------------------   ----- 
End-of-path arrival time (ps)              11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_1_3_7/lcout       LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       2
I__101/I                        Odrv4                          0              4490   +INF  RISE       1
I__101/O                        Odrv4                        517              5007   +INF  RISE       1
I__103/I                        IoSpan4Mux                     0              5007   +INF  RISE       1
I__103/O                        IoSpan4Mux                   424              5430   +INF  RISE       1
I__104/I                        LocalMux                       0              5430   +INF  RISE       1
I__104/O                        LocalMux                     486              5916   +INF  RISE       1
I__105/I                        IoInMux                        0              5916   +INF  RISE       1
I__105/O                        IoInMux                      382              6299   +INF  RISE       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED1                            main                           0             11684   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_1_LC_3_1_5/lcout
Path End         : clk_div_1_LC_3_1_5/in3
Capture Clock    : clk_div_1_LC_3_1_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_1_LC_3_1_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__199/I                  LocalMux                       0              4490   1571  FALL       1
I__199/O                  LocalMux                     455              4945   1571  FALL       1
I__202/I                  InMux                          0              4945   1571  FALL       1
I__202/O                  InMux                        320              5265   1571  FALL       1
clk_div_1_LC_3_1_5/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D2.Q_0_LC_2_4_7/lcout
Path End         : D2.Q_0_LC_2_4_7/in2
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D2.Q_0_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__217/I               LocalMux                       0              4490   1571  FALL       1
I__217/O               LocalMux                     455              4945   1571  FALL       1
I__219/I               InMux                          0              4945   1571  FALL       1
I__219/O               InMux                        320              5265   1571  FALL       1
I__222/I               CascadeMux                     0              5265   1571  FALL       1
I__222/O               CascadeMux                     0              5265   1571  FALL       1
D2.Q_0_LC_2_4_7/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : D2.Q_0_LC_2_4_7/in1
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__233/I               LocalMux                       0              4490   1571  FALL       1
I__233/O               LocalMux                     455              4945   1571  FALL       1
I__237/I               InMux                          0              4945   1571  FALL       1
I__237/O               InMux                        320              5265   1571  FALL       1
D2.Q_0_LC_2_4_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Q_ret_LC_2_4_4/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in1
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name              model name                 delay  cumulative delay  slack  edge  Fanout
--------------------  -------------------------  -----  ----------------  -----  ----  ------
Q_ret_LC_2_4_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__255/I              LocalMux                       0              4490   1571  FALL       1
I__255/O              LocalMux                     455              4945   1571  FALL       1
I__256/I              InMux                          0              4945   1571  FALL       1
I__256/O              InMux                        320              5265   1571  FALL       1
LEDZ0Z2_LC_2_4_1/in1  LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDZ0Z2_LC_2_4_1/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in0
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDZ0Z2_LC_2_4_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__258/I                LocalMux                       0              4490   1571  FALL       1
I__258/O                LocalMux                     455              4945   1571  FALL       1
I__260/I                InMux                          0              4945   1571  FALL       1
I__260/O                InMux                        320              5265   1571  FALL       1
LEDZ0Z2_LC_2_4_1/in0    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : clk_div_0_LC_2_3_7/in3
Capture Clock    : clk_div_0_LC_2_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__207/I                  LocalMux                       0              4490   1571  FALL       1
I__207/O                  LocalMux                     455              4945   1571  FALL       1
I__211/I                  InMux                          0              4945   1571  FALL       1
I__211/O                  InMux                        320              5265   1571  FALL       1
clk_div_0_LC_2_3_7/in3    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : D1.Q_0_LC_2_4_6/in0
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__225/I                   LocalMux                       0              4490   1571  FALL       1
I__225/O                   LocalMux                     455              4945   1571  FALL       1
I__231/I                   InMux                          0              4945   1571  FALL       1
I__231/O                   InMux                        320              5265   1571  FALL       1
D1.Q_0_LC_2_4_6/in0        LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_1_3_7/lcout
Path End         : clk_div_24_LC_1_3_7/in1
Capture Clock    : clk_div_24_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_1_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__100/I                   LocalMux                       0              4490   1571  FALL       1
I__100/O                   LocalMux                     455              4945   1571  FALL       1
I__102/I                   InMux                          0              4945   1571  FALL       1
I__102/O                   InMux                        320              5265   1571  FALL       1
clk_div_24_LC_1_3_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_1_3_6/lcout
Path End         : clk_div_23_LC_1_3_6/in1
Capture Clock    : clk_div_23_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_1_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_1_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__108/I                   LocalMux                       0              4490   1571  FALL       1
I__108/O                   LocalMux                     455              4945   1571  FALL       1
I__109/I                   InMux                          0              4945   1571  FALL       1
I__109/O                   InMux                        320              5265   1571  FALL       1
clk_div_23_LC_1_3_6/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_1_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_1_3_5/lcout
Path End         : clk_div_22_LC_1_3_5/in1
Capture Clock    : clk_div_22_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_1_3_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_1_3_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__111/I                   LocalMux                       0              4490   1571  FALL       1
I__111/O                   LocalMux                     455              4945   1571  FALL       1
I__112/I                   InMux                          0              4945   1571  FALL       1
I__112/O                   InMux                        320              5265   1571  FALL       1
clk_div_22_LC_1_3_5/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_1_3_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_1_3_4/lcout
Path End         : clk_div_21_LC_1_3_4/in1
Capture Clock    : clk_div_21_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_1_3_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_1_3_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__114/I                   LocalMux                       0              4490   1571  FALL       1
I__114/O                   LocalMux                     455              4945   1571  FALL       1
I__115/I                   InMux                          0              4945   1571  FALL       1
I__115/O                   InMux                        320              5265   1571  FALL       1
clk_div_21_LC_1_3_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_1_3_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_1_3_3/lcout
Path End         : clk_div_20_LC_1_3_3/in1
Capture Clock    : clk_div_20_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_1_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_1_3_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__75/I                    LocalMux                       0              4490   1571  FALL       1
I__75/O                    LocalMux                     455              4945   1571  FALL       1
I__76/I                    InMux                          0              4945   1571  FALL       1
I__76/O                    InMux                        320              5265   1571  FALL       1
clk_div_20_LC_1_3_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_1_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_18_LC_1_3_1/lcout
Path End         : clk_div_18_LC_1_3_1/in1
Capture Clock    : clk_div_18_LC_1_3_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_1_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_18_LC_1_3_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__160/I                   LocalMux                       0              4490   1571  FALL       1
I__160/O                   LocalMux                     455              4945   1571  FALL       1
I__162/I                   InMux                          0              4945   1571  FALL       1
I__162/O                   InMux                        320              5265   1571  FALL       1
clk_div_18_LC_1_3_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_1_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_1_3_0/lcout
Path End         : clk_div_17_LC_1_3_0/in1
Capture Clock    : clk_div_17_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_1_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_1_3_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__165/I                   LocalMux                       0              4490   1571  FALL       1
I__165/O                   LocalMux                     455              4945   1571  FALL       1
I__167/I                   InMux                          0              4945   1571  FALL       1
I__167/O                   InMux                        320              5265   1571  FALL       1
clk_div_17_LC_1_3_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_1_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_1_2_7/lcout
Path End         : clk_div_16_LC_1_2_7/in1
Capture Clock    : clk_div_16_LC_1_2_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_1_2_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_1_2_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__170/I                   LocalMux                       0              4490   1571  FALL       1
I__170/O                   LocalMux                     455              4945   1571  FALL       1
I__172/I                   InMux                          0              4945   1571  FALL       1
I__172/O                   InMux                        320              5265   1571  FALL       1
clk_div_16_LC_1_2_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_1_2_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_1_2_6/lcout
Path End         : clk_div_15_LC_1_2_6/in1
Capture Clock    : clk_div_15_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_1_2_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_1_2_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__175/I                   LocalMux                       0              4490   1571  FALL       1
I__175/O                   LocalMux                     455              4945   1571  FALL       1
I__177/I                   InMux                          0              4945   1571  FALL       1
I__177/O                   InMux                        320              5265   1571  FALL       1
clk_div_15_LC_1_2_6/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_1_2_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_1_2_5/lcout
Path End         : clk_div_14_LC_1_2_5/in1
Capture Clock    : clk_div_14_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_1_2_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_1_2_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__180/I                   LocalMux                       0              4490   1571  FALL       1
I__180/O                   LocalMux                     455              4945   1571  FALL       1
I__182/I                   InMux                          0              4945   1571  FALL       1
I__182/O                   InMux                        320              5265   1571  FALL       1
clk_div_14_LC_1_2_5/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_1_2_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_1_2_4/lcout
Path End         : clk_div_13_LC_1_2_4/in1
Capture Clock    : clk_div_13_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_1_2_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_1_2_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__185/I                   LocalMux                       0              4490   1571  FALL       1
I__185/O                   LocalMux                     455              4945   1571  FALL       1
I__187/I                   InMux                          0              4945   1571  FALL       1
I__187/O                   InMux                        320              5265   1571  FALL       1
clk_div_13_LC_1_2_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_1_2_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_1_2_3/lcout
Path End         : clk_div_12_LC_1_2_3/in1
Capture Clock    : clk_div_12_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_1_2_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_1_2_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__118/I                   LocalMux                       0              4490   1571  FALL       1
I__118/O                   LocalMux                     455              4945   1571  FALL       1
I__120/I                   InMux                          0              4945   1571  FALL       1
I__120/O                   InMux                        320              5265   1571  FALL       1
clk_div_12_LC_1_2_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_1_2_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_1_2_2/lcout
Path End         : clk_div_11_LC_1_2_2/in1
Capture Clock    : clk_div_11_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_1_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_1_2_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__123/I                   LocalMux                       0              4490   1571  FALL       1
I__123/O                   LocalMux                     455              4945   1571  FALL       1
I__125/I                   InMux                          0              4945   1571  FALL       1
I__125/O                   InMux                        320              5265   1571  FALL       1
clk_div_11_LC_1_2_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_1_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_1_2_1/lcout
Path End         : clk_div_10_LC_1_2_1/in1
Capture Clock    : clk_div_10_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_1_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_1_2_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__128/I                   LocalMux                       0              4490   1571  FALL       1
I__128/O                   LocalMux                     455              4945   1571  FALL       1
I__130/I                   InMux                          0              4945   1571  FALL       1
I__130/O                   InMux                        320              5265   1571  FALL       1
clk_div_10_LC_1_2_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_1_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_2_0/lcout
Path End         : clk_div_9_LC_1_2_0/in1
Capture Clock    : clk_div_9_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_2_0/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__133/I                  LocalMux                       0              4490   1571  FALL       1
I__133/O                  LocalMux                     455              4945   1571  FALL       1
I__135/I                  InMux                          0              4945   1571  FALL       1
I__135/O                  InMux                        320              5265   1571  FALL       1
clk_div_9_LC_1_2_0/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_1_7/lcout
Path End         : clk_div_8_LC_1_1_7/in1
Capture Clock    : clk_div_8_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_1_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__138/I                  LocalMux                       0              4490   1571  FALL       1
I__138/O                  LocalMux                     455              4945   1571  FALL       1
I__140/I                  InMux                          0              4945   1571  FALL       1
I__140/O                  InMux                        320              5265   1571  FALL       1
clk_div_8_LC_1_1_7/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_1_6/lcout
Path End         : clk_div_7_LC_1_1_6/in1
Capture Clock    : clk_div_7_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_1_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__143/I                  LocalMux                       0              4490   1571  FALL       1
I__143/O                  LocalMux                     455              4945   1571  FALL       1
I__145/I                  InMux                          0              4945   1571  FALL       1
I__145/O                  InMux                        320              5265   1571  FALL       1
clk_div_7_LC_1_1_6/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_1_5/lcout
Path End         : clk_div_6_LC_1_1_5/in1
Capture Clock    : clk_div_6_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_1_5/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__148/I                  LocalMux                       0              4490   1571  FALL       1
I__148/O                  LocalMux                     455              4945   1571  FALL       1
I__150/I                  InMux                          0              4945   1571  FALL       1
I__150/O                  InMux                        320              5265   1571  FALL       1
clk_div_6_LC_1_1_5/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_1_4/lcout
Path End         : clk_div_5_LC_1_1_4/in1
Capture Clock    : clk_div_5_LC_1_1_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_1_1_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_1_4/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__153/I                  LocalMux                       0              4490   1571  FALL       1
I__153/O                  LocalMux                     455              4945   1571  FALL       1
I__155/I                  InMux                          0              4945   1571  FALL       1
I__155/O                  InMux                        320              5265   1571  FALL       1
clk_div_5_LC_1_1_4/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_1_1_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_1_3/lcout
Path End         : clk_div_4_LC_1_1_3/in1
Capture Clock    : clk_div_4_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_1_3/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__86/I                   LocalMux                       0              4490   1571  FALL       1
I__86/O                   LocalMux                     455              4945   1571  FALL       1
I__88/I                   InMux                          0              4945   1571  FALL       1
I__88/O                   InMux                        320              5265   1571  FALL       1
clk_div_4_LC_1_1_3/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_1_2/lcout
Path End         : clk_div_3_LC_1_1_2/in1
Capture Clock    : clk_div_3_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_1_2/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__91/I                   LocalMux                       0              4490   1571  FALL       1
I__91/O                   LocalMux                     455              4945   1571  FALL       1
I__93/I                   InMux                          0              4945   1571  FALL       1
I__93/O                   InMux                        320              5265   1571  FALL       1
clk_div_3_LC_1_1_2/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_1_1_1/lcout
Path End         : clk_div_2_LC_1_1_1/in1
Capture Clock    : clk_div_2_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_1_1_1/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__96/I                   LocalMux                       0              4490   1571  FALL       1
I__96/O                   LocalMux                     455              4945   1571  FALL       1
I__98/I                   InMux                          0              4945   1571  FALL       1
I__98/O                   InMux                        320              5265   1571  FALL       1
clk_div_2_LC_1_1_1/in1    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D2.Q_0_LC_2_4_7/lcout
Path End         : Q_ret_LC_2_4_4/in1
Capture Clock    : Q_ret_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D2.Q_0_LC_2_4_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       3
I__217/I               LocalMux                       0              4490   1571  FALL       1
I__217/O               LocalMux                     455              4945   1571  FALL       1
I__220/I               InMux                          0              4945   1571  FALL       1
I__220/O               InMux                        320              5265   1571  FALL       1
Q_ret_LC_2_4_4/in1     LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : D2.Q_0_LC_2_4_7/in3
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__225/I                   LocalMux                       0              4490   1571  FALL       1
I__225/O                   LocalMux                     455              4945   1571  FALL       1
I__232/I                   InMux                          0              4945   1571  FALL       1
I__232/O                   InMux                        320              5265   1571  FALL       1
D2.Q_0_LC_2_4_7/in3        LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : D1.Q_0_LC_2_4_6/in2
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__233/I               LocalMux                       0              4490   1571  FALL       1
I__233/O               LocalMux                     455              4945   1571  FALL       1
I__238/I               InMux                          0              4945   1571  FALL       1
I__238/O               InMux                        320              5265   1571  FALL       1
I__242/I               CascadeMux                     0              5265   1571  FALL       1
I__242/O               CascadeMux                     0              5265   1571  FALL       1
D1.Q_0_LC_2_4_6/in2    LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : Q_ret_LC_2_4_4/in0
Capture Clock    : Q_ret_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                           775
----------------------------------------   ---- 
End-of-path arrival time (ps)              5265
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name               model name                 delay  cumulative delay  slack  edge  Fanout
---------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__233/I               LocalMux                       0              4490   1571  FALL       1
I__233/O               LocalMux                     455              4945   1571  FALL       1
I__239/I               InMux                          0              4945   1571  FALL       1
I__239/O               InMux                        320              5265   1571  FALL       1
Q_ret_LC_2_4_4/in0     LogicCell40_SEQ_MODE_1000      0              5265   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : Q_ret_LC_2_4_4/in2
Capture Clock    : Q_ret_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1168
----------------------------------------   ---- 
End-of-path arrival time (ps)              5658
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__225/I                   LocalMux                       0              4490   1571  FALL       1
I__225/O                   LocalMux                     455              4945   1571  FALL       1
I__229/I                   InMux                          0              4945   1964  FALL       1
I__229/O                   InMux                        320              5265   1964  FALL       1
D2.g0_0_1_LC_2_4_3/in3     LogicCell40_SEQ_MODE_0000      0              5265   1964  FALL       1
D2.g0_0_1_LC_2_4_3/ltout   LogicCell40_SEQ_MODE_0000    393              5658   1964  RISE       1
I__257/I                   CascadeMux                     0              5658   1964  RISE       1
I__257/O                   CascadeMux                     0              5658   1964  RISE       1
Q_ret_LC_2_4_4/in2         LogicCell40_SEQ_MODE_1000      0              5658   1964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in2
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 2026p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1230
----------------------------------------   ---- 
End-of-path arrival time (ps)              5720
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__233/I                        LocalMux                       0              4490   1571  FALL       1
I__233/O                        LocalMux                     455              4945   1571  FALL       1
I__236/I                        InMux                          0              4945   2026  FALL       1
I__236/O                        InMux                        320              5265   2026  FALL       1
I__241/I                        CascadeMux                     0              5265   2026  FALL       1
I__241/O                        CascadeMux                     0              5265   2026  FALL       1
D1.Q_0_RNIM7846_LC_2_4_0/in2    LogicCell40_SEQ_MODE_0000      0              5265   2026  FALL       1
D1.Q_0_RNIM7846_LC_2_4_0/ltout  LogicCell40_SEQ_MODE_0000    455              5720   2026  RISE       1
I__266/I                        CascadeMux                     0              5720   2026  RISE       1
I__266/O                        CascadeMux                     0              5720   2026  RISE       1
LEDZ0Z2_LC_2_4_1/in2            LogicCell40_SEQ_MODE_1000      0              5720   2026  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : clk_div_1_LC_3_1_5/in1
Capture Clock    : clk_div_1_LC_3_1_5/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1323
----------------------------------------   ---- 
End-of-path arrival time (ps)              5813
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout  LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__206/I                  Odrv4                          0              4490   2119  FALL       1
I__206/O                  Odrv4                        548              5038   2119  FALL       1
I__210/I                  LocalMux                       0              5038   2119  FALL       1
I__210/O                  LocalMux                     455              5492   2119  FALL       1
I__214/I                  InMux                          0              5492   2119  FALL       1
I__214/O                  InMux                        320              5813   2119  FALL       1
clk_div_1_LC_3_1_5/in1    LogicCell40_SEQ_MODE_1000      0              5813   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__196/I                                          ClkMux                         0              3239  RISE       1
I__196/O                                          ClkMux                       455              3694  RISE       1
clk_div_1_LC_3_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : clk_div_20_LC_1_3_3/in3
Capture Clock    : clk_div_20_LC_1_3_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__224/I                              LocalMux                       0              4490   2253  FALL       1
I__224/O                              LocalMux                     455              4945   2253  FALL       1
I__228/I                              InMux                          0              4945   2253  FALL       1
I__228/O                              InMux                        320              5265   2253  FALL       1
clk_div_1_cry_19_c_LC_1_3_2/in1       LogicCell40_SEQ_MODE_0000      0              5265   2253  FALL       1
clk_div_1_cry_19_c_LC_1_3_2/carryout  LogicCell40_SEQ_MODE_0000    362              5627   2253  FALL       2
I__116/I                              InMux                          0              5627   2253  FALL       1
I__116/O                              InMux                        320              5947   2253  FALL       1
clk_div_20_LC_1_3_3/in3               LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_1_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_23_LC_1_3_6/lcout
Path End         : clk_div_24_LC_1_3_7/in3
Capture Clock    : clk_div_24_LC_1_3_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_1_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_23_LC_1_3_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__108/I                      LocalMux                       0              4490   1571  FALL       1
I__108/O                      LocalMux                     455              4945   1571  FALL       1
I__109/I                      InMux                          0              4945   1571  FALL       1
I__109/O                      InMux                        320              5265   1571  FALL       1
clk_div_23_LC_1_3_6/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_23_LC_1_3_6/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       1
I__106/I                      InMux                          0              5627   2253  FALL       1
I__106/O                      InMux                        320              5947   2253  FALL       1
clk_div_24_LC_1_3_7/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_22_LC_1_3_5/lcout
Path End         : clk_div_23_LC_1_3_6/in3
Capture Clock    : clk_div_23_LC_1_3_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_1_3_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_22_LC_1_3_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__111/I                      LocalMux                       0              4490   1571  FALL       1
I__111/O                      LocalMux                     455              4945   1571  FALL       1
I__112/I                      InMux                          0              4945   1571  FALL       1
I__112/O                      InMux                        320              5265   1571  FALL       1
clk_div_22_LC_1_3_5/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_22_LC_1_3_5/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__107/I                      InMux                          0              5627   2253  FALL       1
I__107/O                      InMux                        320              5947   2253  FALL       1
clk_div_23_LC_1_3_6/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_23_LC_1_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_21_LC_1_3_4/lcout
Path End         : clk_div_22_LC_1_3_5/in3
Capture Clock    : clk_div_22_LC_1_3_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_1_3_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_21_LC_1_3_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__114/I                      LocalMux                       0              4490   1571  FALL       1
I__114/O                      LocalMux                     455              4945   1571  FALL       1
I__115/I                      InMux                          0              4945   1571  FALL       1
I__115/O                      InMux                        320              5265   1571  FALL       1
clk_div_21_LC_1_3_4/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_21_LC_1_3_4/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__110/I                      InMux                          0              5627   2253  FALL       1
I__110/O                      InMux                        320              5947   2253  FALL       1
clk_div_22_LC_1_3_5/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_22_LC_1_3_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_20_LC_1_3_3/lcout
Path End         : clk_div_21_LC_1_3_4/in3
Capture Clock    : clk_div_21_LC_1_3_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_20_LC_1_3_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_20_LC_1_3_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       1
I__75/I                       LocalMux                       0              4490   1571  FALL       1
I__75/O                       LocalMux                     455              4945   1571  FALL       1
I__76/I                       InMux                          0              4945   1571  FALL       1
I__76/O                       InMux                        320              5265   1571  FALL       1
clk_div_20_LC_1_3_3/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_20_LC_1_3_3/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__113/I                      InMux                          0              5627   2253  FALL       1
I__113/O                      InMux                        320              5947   2253  FALL       1
clk_div_21_LC_1_3_4/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_21_LC_1_3_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_17_LC_1_3_0/lcout
Path End         : clk_div_18_LC_1_3_1/in3
Capture Clock    : clk_div_18_LC_1_3_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_1_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_17_LC_1_3_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__165/I                      LocalMux                       0              4490   1571  FALL       1
I__165/O                      LocalMux                     455              4945   1571  FALL       1
I__167/I                      InMux                          0              4945   1571  FALL       1
I__167/O                      InMux                        320              5265   1571  FALL       1
clk_div_17_LC_1_3_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_17_LC_1_3_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__77/I                       InMux                          0              5627   2253  FALL       1
I__77/O                       InMux                        320              5947   2253  FALL       1
clk_div_18_LC_1_3_1/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_18_LC_1_3_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_15_LC_1_2_6/lcout
Path End         : clk_div_16_LC_1_2_7/in3
Capture Clock    : clk_div_16_LC_1_2_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_1_2_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_15_LC_1_2_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__175/I                      LocalMux                       0              4490   1571  FALL       1
I__175/O                      LocalMux                     455              4945   1571  FALL       1
I__177/I                      InMux                          0              4945   1571  FALL       1
I__177/O                      InMux                        320              5265   1571  FALL       1
clk_div_15_LC_1_2_6/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_15_LC_1_2_6/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__79/I                       InMux                          0              5627   2253  FALL       1
I__79/O                       InMux                        320              5947   2253  FALL       1
clk_div_16_LC_1_2_7/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_1_2_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_14_LC_1_2_5/lcout
Path End         : clk_div_15_LC_1_2_6/in3
Capture Clock    : clk_div_15_LC_1_2_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_1_2_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_14_LC_1_2_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__180/I                      LocalMux                       0              4490   1571  FALL       1
I__180/O                      LocalMux                     455              4945   1571  FALL       1
I__182/I                      InMux                          0              4945   1571  FALL       1
I__182/O                      InMux                        320              5265   1571  FALL       1
clk_div_14_LC_1_2_5/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_14_LC_1_2_5/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__80/I                       InMux                          0              5627   2253  FALL       1
I__80/O                       InMux                        320              5947   2253  FALL       1
clk_div_15_LC_1_2_6/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_15_LC_1_2_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_13_LC_1_2_4/lcout
Path End         : clk_div_14_LC_1_2_5/in3
Capture Clock    : clk_div_14_LC_1_2_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_1_2_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_13_LC_1_2_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__185/I                      LocalMux                       0              4490   1571  FALL       1
I__185/O                      LocalMux                     455              4945   1571  FALL       1
I__187/I                      InMux                          0              4945   1571  FALL       1
I__187/O                      InMux                        320              5265   1571  FALL       1
clk_div_13_LC_1_2_4/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_13_LC_1_2_4/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__81/I                       InMux                          0              5627   2253  FALL       1
I__81/O                       InMux                        320              5947   2253  FALL       1
clk_div_14_LC_1_2_5/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_14_LC_1_2_5/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_12_LC_1_2_3/lcout
Path End         : clk_div_13_LC_1_2_4/in3
Capture Clock    : clk_div_13_LC_1_2_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_1_2_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_12_LC_1_2_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__118/I                      LocalMux                       0              4490   1571  FALL       1
I__118/O                      LocalMux                     455              4945   1571  FALL       1
I__120/I                      InMux                          0              4945   1571  FALL       1
I__120/O                      InMux                        320              5265   1571  FALL       1
clk_div_12_LC_1_2_3/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_12_LC_1_2_3/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__82/I                       InMux                          0              5627   2253  FALL       1
I__82/O                       InMux                        320              5947   2253  FALL       1
clk_div_13_LC_1_2_4/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_13_LC_1_2_4/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_11_LC_1_2_2/lcout
Path End         : clk_div_12_LC_1_2_3/in3
Capture Clock    : clk_div_12_LC_1_2_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_1_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_11_LC_1_2_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__123/I                      LocalMux                       0              4490   1571  FALL       1
I__123/O                      LocalMux                     455              4945   1571  FALL       1
I__125/I                      InMux                          0              4945   1571  FALL       1
I__125/O                      InMux                        320              5265   1571  FALL       1
clk_div_11_LC_1_2_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_11_LC_1_2_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__83/I                       InMux                          0              5627   2253  FALL       1
I__83/O                       InMux                        320              5947   2253  FALL       1
clk_div_12_LC_1_2_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_12_LC_1_2_3/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_10_LC_1_2_1/lcout
Path End         : clk_div_11_LC_1_2_2/in3
Capture Clock    : clk_div_11_LC_1_2_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_1_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_10_LC_1_2_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__128/I                      LocalMux                       0              4490   1571  FALL       1
I__128/O                      LocalMux                     455              4945   1571  FALL       1
I__130/I                      InMux                          0              4945   1571  FALL       1
I__130/O                      InMux                        320              5265   1571  FALL       1
clk_div_10_LC_1_2_1/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_10_LC_1_2_1/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__84/I                       InMux                          0              5627   2253  FALL       1
I__84/O                       InMux                        320              5947   2253  FALL       1
clk_div_11_LC_1_2_2/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_11_LC_1_2_2/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_9_LC_1_2_0/lcout
Path End         : clk_div_10_LC_1_2_1/in3
Capture Clock    : clk_div_10_LC_1_2_1/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_9_LC_1_2_0/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__133/I                     LocalMux                       0              4490   1571  FALL       1
I__133/O                     LocalMux                     455              4945   1571  FALL       1
I__135/I                     InMux                          0              4945   1571  FALL       1
I__135/O                     InMux                        320              5265   1571  FALL       1
clk_div_9_LC_1_2_0/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_9_LC_1_2_0/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__66/I                      InMux                          0              5627   2253  FALL       1
I__66/O                      InMux                        320              5947   2253  FALL       1
clk_div_10_LC_1_2_1/in3      LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_10_LC_1_2_1/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_7_LC_1_1_6/lcout
Path End         : clk_div_8_LC_1_1_7/in3
Capture Clock    : clk_div_8_LC_1_1_7/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_7_LC_1_1_6/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__143/I                     LocalMux                       0              4490   1571  FALL       1
I__143/O                     LocalMux                     455              4945   1571  FALL       1
I__145/I                     InMux                          0              4945   1571  FALL       1
I__145/O                     InMux                        320              5265   1571  FALL       1
clk_div_7_LC_1_1_6/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_7_LC_1_1_6/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__68/I                      InMux                          0              5627   2253  FALL       1
I__68/O                      InMux                        320              5947   2253  FALL       1
clk_div_8_LC_1_1_7/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_6_LC_1_1_5/lcout
Path End         : clk_div_7_LC_1_1_6/in3
Capture Clock    : clk_div_7_LC_1_1_6/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_6_LC_1_1_5/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__148/I                     LocalMux                       0              4490   1571  FALL       1
I__148/O                     LocalMux                     455              4945   1571  FALL       1
I__150/I                     InMux                          0              4945   1571  FALL       1
I__150/O                     InMux                        320              5265   1571  FALL       1
clk_div_6_LC_1_1_5/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_6_LC_1_1_5/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__69/I                      InMux                          0              5627   2253  FALL       1
I__69/O                      InMux                        320              5947   2253  FALL       1
clk_div_7_LC_1_1_6/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_7_LC_1_1_6/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_5_LC_1_1_4/lcout
Path End         : clk_div_6_LC_1_1_5/in3
Capture Clock    : clk_div_6_LC_1_1_5/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_1_1_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_5_LC_1_1_4/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__153/I                     LocalMux                       0              4490   1571  FALL       1
I__153/O                     LocalMux                     455              4945   1571  FALL       1
I__155/I                     InMux                          0              4945   1571  FALL       1
I__155/O                     InMux                        320              5265   1571  FALL       1
clk_div_5_LC_1_1_4/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_5_LC_1_1_4/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__70/I                      InMux                          0              5627   2253  FALL       1
I__70/O                      InMux                        320              5947   2253  FALL       1
clk_div_6_LC_1_1_5/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_6_LC_1_1_5/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_4_LC_1_1_3/lcout
Path End         : clk_div_5_LC_1_1_4/in3
Capture Clock    : clk_div_5_LC_1_1_4/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_4_LC_1_1_3/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__86/I                      LocalMux                       0              4490   1571  FALL       1
I__86/O                      LocalMux                     455              4945   1571  FALL       1
I__88/I                      InMux                          0              4945   1571  FALL       1
I__88/O                      InMux                        320              5265   1571  FALL       1
clk_div_4_LC_1_1_3/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_4_LC_1_1_3/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__71/I                      InMux                          0              5627   2253  FALL       1
I__71/O                      InMux                        320              5947   2253  FALL       1
clk_div_5_LC_1_1_4/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_5_LC_1_1_4/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_3_LC_1_1_2/lcout
Path End         : clk_div_4_LC_1_1_3/in3
Capture Clock    : clk_div_4_LC_1_1_3/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_3_LC_1_1_2/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__91/I                      LocalMux                       0              4490   1571  FALL       1
I__91/O                      LocalMux                     455              4945   1571  FALL       1
I__93/I                      InMux                          0              4945   1571  FALL       1
I__93/O                      InMux                        320              5265   1571  FALL       1
clk_div_3_LC_1_1_2/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_3_LC_1_1_2/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__72/I                      InMux                          0              5627   2253  FALL       1
I__72/O                      InMux                        320              5947   2253  FALL       1
clk_div_4_LC_1_1_3/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_4_LC_1_1_3/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_2_LC_1_1_1/lcout
Path End         : clk_div_3_LC_1_1_2/in3
Capture Clock    : clk_div_3_LC_1_1_2/clk
Hold Constraint  : 0p
Path slack       : 2253p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1457
----------------------------------------   ---- 
End-of-path arrival time (ps)              5947
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                     model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_2_LC_1_1_1/lcout     LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__96/I                      LocalMux                       0              4490   1571  FALL       1
I__96/O                      LocalMux                     455              4945   1571  FALL       1
I__98/I                      InMux                          0              4945   1571  FALL       1
I__98/O                      InMux                        320              5265   1571  FALL       1
clk_div_2_LC_1_1_1/in1       LogicCell40_SEQ_MODE_1000      0              5265   2253  FALL       1
clk_div_2_LC_1_1_1/carryout  LogicCell40_SEQ_MODE_1000    362              5627   2253  FALL       2
I__73/I                      InMux                          0              5627   2253  FALL       1
I__73/O                      InMux                        320              5947   2253  FALL       1
clk_div_3_LC_1_1_2/in3       LogicCell40_SEQ_MODE_1000      0              5947   2253  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_3_LC_1_1_2/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_16_LC_1_2_7/lcout
Path End         : clk_div_17_LC_1_3_0/in3
Capture Clock    : clk_div_17_LC_1_3_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1716
----------------------------------------   ---- 
End-of-path arrival time (ps)              6206
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_16_LC_1_2_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_16_LC_1_2_7/lcout       LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__170/I                        LocalMux                       0              4490   1571  FALL       1
I__170/O                        LocalMux                     455              4945   1571  FALL       1
I__172/I                        InMux                          0              4945   1571  FALL       1
I__172/O                        InMux                        320              5265   1571  FALL       1
clk_div_16_LC_1_2_7/in1         LogicCell40_SEQ_MODE_1000      0              5265   2512  FALL       1
clk_div_16_LC_1_2_7/carryout    LogicCell40_SEQ_MODE_1000    362              5627   2512  FALL       1
IN_MUX_bfv_1_3_0_/carryinitin   ICE_CARRY_IN_MUX               0              5627   2512  FALL       1
IN_MUX_bfv_1_3_0_/carryinitout  ICE_CARRY_IN_MUX             258              5885   2512  FALL       2
I__78/I                         InMux                          0              5885   2512  FALL       1
I__78/O                         InMux                        320              6206   2512  FALL       1
clk_div_17_LC_1_3_0/in3         LogicCell40_SEQ_MODE_1000      0              6206   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_17_LC_1_3_0/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_8_LC_1_1_7/lcout
Path End         : clk_div_9_LC_1_2_0/in3
Capture Clock    : clk_div_9_LC_1_2_0/clk
Hold Constraint  : 0p
Path slack       : 2512p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1716
----------------------------------------   ---- 
End-of-path arrival time (ps)              6206
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_8_LC_1_1_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_8_LC_1_1_7/lcout        LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       2
I__138/I                        LocalMux                       0              4490   1571  FALL       1
I__138/O                        LocalMux                     455              4945   1571  FALL       1
I__140/I                        InMux                          0              4945   1571  FALL       1
I__140/O                        InMux                        320              5265   1571  FALL       1
clk_div_8_LC_1_1_7/in1          LogicCell40_SEQ_MODE_1000      0              5265   2512  FALL       1
clk_div_8_LC_1_1_7/carryout     LogicCell40_SEQ_MODE_1000    362              5627   2512  FALL       1
IN_MUX_bfv_1_2_0_/carryinitin   ICE_CARRY_IN_MUX               0              5627   2512  FALL       1
IN_MUX_bfv_1_2_0_/carryinitout  ICE_CARRY_IN_MUX             258              5885   2512  FALL       2
I__67/I                         InMux                          0              5885   2512  FALL       1
I__67/O                         InMux                        320              6206   2512  FALL       1
clk_div_9_LC_1_2_0/in3          LogicCell40_SEQ_MODE_1000      0              6206   2512  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__193/I                                          ClkMux                         0              3239  RISE       1
I__193/O                                          ClkMux                       455              3694  RISE       1
clk_div_9_LC_1_2_0/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_0_LC_2_3_7/lcout
Path End         : clk_div_2_LC_1_1_1/in3
Capture Clock    : clk_div_2_LC_1_1_1/clk
Hold Constraint  : 0p
Path slack       : 2636p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1840
----------------------------------------   ---- 
End-of-path arrival time (ps)              6330
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_0_LC_2_3_7/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_0_LC_2_3_7/lcout             LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       4
I__205/I                             Odrv4                          0              4490   2636  FALL       1
I__205/O                             Odrv4                        548              5038   2636  FALL       1
I__209/I                             LocalMux                       0              5038   2636  FALL       1
I__209/O                             LocalMux                     455              5492   2636  FALL       1
I__213/I                             InMux                          0              5492   2636  FALL       1
I__213/O                             InMux                        320              5813   2636  FALL       1
I__215/I                             CascadeMux                     0              5813   2636  FALL       1
I__215/O                             CascadeMux                     0              5813   2636  FALL       1
clk_div_1_cry_1_c_LC_1_1_0/in2       LogicCell40_SEQ_MODE_0000      0              5813   2636  FALL       1
clk_div_1_cry_1_c_LC_1_1_0/carryout  LogicCell40_SEQ_MODE_0000    196              6009   2636  FALL       2
I__74/I                              InMux                          0              6009   2636  FALL       1
I__74/O                              InMux                        320              6330   2636  FALL       1
clk_div_2_LC_1_1_1/in3               LogicCell40_SEQ_MODE_1000      0              6330   2636  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__195/I                                          ClkMux                         0              3239  RISE       1
I__195/O                                          ClkMux                       455              3694  RISE       1
clk_div_2_LC_1_1_1/clk                            LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : D1.Q_0_LC_2_4_6/lcout
Path End         : LEDZ0Z2_LC_2_4_1/in3
Capture Clock    : LEDZ0Z2_LC_2_4_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          1974
----------------------------------------   ---- 
End-of-path arrival time (ps)              6464
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
D1.Q_0_LC_2_4_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       6
I__234/I                        LocalMux                       0              4490   2770  FALL       1
I__234/O                        LocalMux                     455              4945   2770  FALL       1
I__240/I                        InMux                          0              4945   2770  FALL       1
I__240/O                        InMux                        320              5265   2770  FALL       1
D2.Q_0_RNIPEVT5_LC_2_3_3/in3    LogicCell40_SEQ_MODE_0000      0              5265   2770  FALL       1
D2.Q_0_RNIPEVT5_LC_2_3_3/lcout  LogicCell40_SEQ_MODE_0000    424              5689   2770  FALL       1
I__264/I                        LocalMux                       0              5689   2770  FALL       1
I__264/O                        LocalMux                     455              6144   2770  FALL       1
I__265/I                        InMux                          0              6144   2770  FALL       1
I__265/O                        InMux                        320              6464   2770  FALL       1
LEDZ0Z2_LC_2_4_1/in3            LogicCell40_SEQ_MODE_1000      0              6464   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : D2.Q_0_LC_2_4_7/in0
Capture Clock    : D2.Q_0_LC_2_4_7/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2108
----------------------------------------   ---- 
End-of-path arrival time (ps)              6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__223/I                            LocalMux                       0              4490   2905  FALL       1
I__223/O                            LocalMux                     455              4945   2905  FALL       1
I__226/I                            InMux                          0              4945   2905  FALL       1
I__226/O                            InMux                        320              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__243/I                            LocalMux                       0              5823   2905  FALL       1
I__243/O                            LocalMux                     455              6278   2905  FALL       1
I__246/I                            InMux                          0              6278   2905  FALL       1
I__246/O                            InMux                        320              6598   2905  FALL       1
D2.Q_0_LC_2_4_7/in0                 LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D2.Q_0_LC_2_4_7/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : clk_div_19_LC_2_3_6/in3
Capture Clock    : clk_div_19_LC_2_3_6/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2108
----------------------------------------   ---- 
End-of-path arrival time (ps)              6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__223/I                            LocalMux                       0              4490   2905  FALL       1
I__223/O                            LocalMux                     455              4945   2905  FALL       1
I__226/I                            InMux                          0              4945   2905  FALL       1
I__226/O                            InMux                        320              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__244/I                            LocalMux                       0              5823   2905  FALL       1
I__244/O                            LocalMux                     455              6278   2905  FALL       1
I__249/I                            InMux                          0              6278   2905  FALL       1
I__249/O                            InMux                        320              6598   2905  FALL       1
clk_div_19_LC_2_3_6/in3             LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : D1.Q_0_LC_2_4_6/in3
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2108
----------------------------------------   ---- 
End-of-path arrival time (ps)              6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__223/I                            LocalMux                       0              4490   2905  FALL       1
I__223/O                            LocalMux                     455              4945   2905  FALL       1
I__226/I                            InMux                          0              4945   2905  FALL       1
I__226/O                            InMux                        320              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__243/I                            LocalMux                       0              5823   2905  FALL       1
I__243/O                            LocalMux                     455              6278   2905  FALL       1
I__247/I                            InMux                          0              6278   2905  FALL       1
I__247/O                            InMux                        320              6598   2905  FALL       1
D1.Q_0_LC_2_4_6/in3                 LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_19_LC_2_3_6/lcout
Path End         : Q_ret_LC_2_4_4/in3
Capture Clock    : Q_ret_LC_2_4_4/clk
Hold Constraint  : 0p
Path slack       : 2904p

Capture Clock Arrival Time (main|clk:R#1)      0
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3694
- Setup Time                                   0
-----------------------------------------   ---- 
End-of-path required time (ps)              3694

Launch Clock Arrival Time (main|clk:R#1)      0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3694
+ Clock To Q                                796
+ Data Path Delay                          2108
----------------------------------------   ---- 
End-of-path arrival time (ps)              6598
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__194/I                                          ClkMux                         0              3239  RISE       1
I__194/O                                          ClkMux                       455              3694  RISE       1
clk_div_19_LC_2_3_6/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_19_LC_2_3_6/lcout           LogicCell40_SEQ_MODE_1000    796              4490   1571  FALL       7
I__223/I                            LocalMux                       0              4490   2905  FALL       1
I__223/O                            LocalMux                     455              4945   2905  FALL       1
I__226/I                            InMux                          0              4945   2905  FALL       1
I__226/O                            InMux                        320              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/in1    LogicCell40_SEQ_MODE_0000      0              5265   2905  FALL       1
clk_div_RNIK8D95_19_LC_2_3_2/lcout  LogicCell40_SEQ_MODE_0000    558              5823   2905  FALL       5
I__243/I                            LocalMux                       0              5823   2905  FALL       1
I__243/O                            LocalMux                     455              6278   2905  FALL       1
I__248/I                            InMux                          0              6278   2905  FALL       1
I__248/O                            InMux                        320              6598   2905  FALL       1
Q_ret_LC_2_4_4/in3                  LogicCell40_SEQ_MODE_1000      0              6598   2905  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
Q_ret_LC_2_4_4/clk                                LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : BUTTON
Path End         : D1.Q_0_LC_2_4_6/in1
Capture Clock    : D1.Q_0_LC_2_4_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (main|clk:R#1)    -INF
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   3694
- Setup Time                                    0
-----------------------------------------   ----- 
End-of-path required time (ps)               -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2763
---------------------------------------   ---- 
End-of-path arrival time (ps)             2763
 
Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
BUTTON                           main                           0                 0   +INF  RISE       1
BUTTON_ibuf_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
BUTTON_ibuf_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
BUTTON_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
BUTTON_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__250/I                         Odrv12                         0              1192   +INF  FALL       1
I__250/O                         Odrv12                       796              1988   +INF  FALL       1
I__251/I                         LocalMux                       0              1988   +INF  FALL       1
I__251/O                         LocalMux                     455              2443   +INF  FALL       1
I__252/I                         InMux                          0              2443   +INF  FALL       1
I__252/O                         InMux                        320              2763   +INF  FALL       1
D1.Q_0_LC_2_4_6/in1              LogicCell40_SEQ_MODE_1000      0              2763   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
D1.Q_0_LC_2_4_6/clk                               LogicCell40_SEQ_MODE_1000      0              3694  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : LEDZ0Z2_LC_2_4_1/lcout
Path End         : LED2
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7029
----------------------------------------   ----- 
End-of-path arrival time (ps)              11519
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__191/I                                          ClkMux                         0              3239  RISE       1
I__191/O                                          ClkMux                       455              3694  RISE       1
LEDZ0Z2_LC_2_4_1/clk                              LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
LEDZ0Z2_LC_2_4_1/lcout          LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       2
I__259/I                        Odrv4                          0              4490   +INF  RISE       1
I__259/O                        Odrv4                        517              5007   +INF  RISE       1
I__261/I                        Span4Mux_s1_h                  0              5007   +INF  RISE       1
I__261/O                        Span4Mux_s1_h                258              5265   +INF  RISE       1
I__262/I                        LocalMux                       0              5265   +INF  RISE       1
I__262/O                        LocalMux                     486              5751   +INF  RISE       1
I__263/I                        IoInMux                        0              5751   +INF  RISE       1
I__263/O                        IoInMux                      382              6133   +INF  RISE       1
LED2_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6133   +INF  RISE       1
LED2_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9431   +INF  FALL       1
LED2_obuf_iopad/DIN             IO_PAD                         0              9431   +INF  FALL       1
LED2_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11519   +INF  FALL       1
LED2                            main                           0             11519   +INF  FALL       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clk_div_24_LC_1_3_7/lcout
Path End         : LED1
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (main|clk:R#1)       0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   3694
+ Clock To Q                                 796
+ Data Path Delay                           7194
----------------------------------------   ----- 
End-of-path arrival time (ps)              11684
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
clk                                               main                           0                 0  RISE       1
clk_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
clk_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
clk_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
clk_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2502              3012  RISE       1
I__189/I                                          gio2CtrlBuf                    0              3012  RISE       1
I__189/O                                          gio2CtrlBuf                    0              3012  RISE       1
I__190/I                                          GlobalMux                      0              3012  RISE       1
I__190/O                                          GlobalMux                    227              3239  RISE       1
I__192/I                                          ClkMux                         0              3239  RISE       1
I__192/O                                          ClkMux                       455              3694  RISE       1
clk_div_24_LC_1_3_7/clk                           LogicCell40_SEQ_MODE_1000      0              3694  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
clk_div_24_LC_1_3_7/lcout       LogicCell40_SEQ_MODE_1000    796              4490   +INF  RISE       2
I__101/I                        Odrv4                          0              4490   +INF  RISE       1
I__101/O                        Odrv4                        517              5007   +INF  RISE       1
I__103/I                        IoSpan4Mux                     0              5007   +INF  RISE       1
I__103/O                        IoSpan4Mux                   424              5430   +INF  RISE       1
I__104/I                        LocalMux                       0              5430   +INF  RISE       1
I__104/O                        LocalMux                     486              5916   +INF  RISE       1
I__105/I                        IoInMux                        0              5916   +INF  RISE       1
I__105/O                        IoInMux                      382              6299   +INF  RISE       1
LED1_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6299   +INF  RISE       1
LED1_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9596   +INF  FALL       1
LED1_obuf_iopad/DIN             IO_PAD                         0              9596   +INF  FALL       1
LED1_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2088             11684   +INF  FALL       1
LED1                            main                           0             11684   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

