;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	ADD 210, 60
	JMN @12, #200
	SUB @121, 103
	SUB <0, @2
	SUB <0, @2
	SLT @82, 17
	SUB @127, 100
	DAT <12, <221
	CMP <412, @15
	SLT -1, <-20
	SUB @127, 100
	CMP @127, 100
	MOV @127, 100
	ADD 270, 260
	SPL @-301, @-720
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
	CMP @-121, -503
	SLT @12, @17
	DAT <12, <221
	SLT #1, <-1
	SUB @0, @2
	SUB @0, @2
	SUB @121, 106
	SUB @121, 106
	SUB @121, 103
	CMP -7, <-420
	ADD <210, 30
	JMZ 5, <2
	SUB 121, 211
	CMP @127, 100
	SUB 121, 211
	MOV 275, 64
	SLT @121, 170
	MOV -1, <-20
	MOV @-7, <-20
	SPL 0, #-12
	MOV #12, @221
	SPL 0, #-12
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP -7, <-420
	CMP -7, <-420
