# vsim -c -lib dut_work -L dut_work -do "run -all; exit" "+nowarnTFMPC" "+NEWPATH=./patterns_directory" MemoryBist_P1_configuration 
# Start time: 20:34:05 on Nov 15,2025
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2022.4 linux_x86_64 Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.MemoryBist_P1_configuration(fast)
# Loading work.TB(fast)
# run -all
# Found New Path ./patterns_directory
# 
# Loading ./patterns_directory/MemoryBist_P1.v.po.name
# 
# Loading ./patterns_directory/MemoryBist_P1.v.0.vec
# 
# 0ns: Pattern_set go_nogo
# 200ns:  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 200ns:  Releasing asynchronous reset
# 200ns: Start clock monitoring on:  mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK
# 321.200ns: Clock monitoring passed: mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK.  Period = 10.000000ns as expected (within 1.00% margin of 10.000000ns) 
# 19500ns:  Checking GO is FAIL before execution
# 19500ns:  Checking DONE is FAIL before execution
# 19500ns:  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 3627300ns:  Checking GO is PASS after execution completion
# 3627300ns:  Checking DONE is PASS after execution completion
# 3631800ns:  Checking GO_ID bits are PASS
# 3645700ns: Pattern_set algo1
# 3645700ns:  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 3645700ns:  Releasing asynchronous reset
# 3645700ns: Start clock monitoring on:  mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK
# 3645821.200ns: Clock monitoring passed: mem_container_inst.memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_CLK.  Period = 10.000000ns as expected (within 1.00% margin of 10.000000ns) 
# 3651500ns:  Selecting algorithm SMARCHCHKBCIL
# 3651500ns:  Selecting operation set SYNC
# 3663900ns:  Checking GO is FAIL before execution
# 3663900ns:  Checking DONE is FAIL before execution
# 3663900ns:  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst
# 7271700ns:  Checking GO is PASS after execution completion
# 7271700ns:  Checking DONE is PASS after execution completion
# 
# Simulation finished at time 7275301
# Number of miscompares            =           0
# Number of 0/1 compares           =         270
# Number of Z compares             =           0
# 
# No error between simulated and expected patterns
# 
# ** Note: $finish    : ./patterns_directory/MemoryBist_P1.v(1643)
#    Time: 7275302 ns  Iteration: 1  Instance: /TB
# End time: 20:34:08 on Nov 15,2025, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
