m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Work/intelFPGA_lite/18.1
vadder
Z0 !s110 1555597364
!i10b 1
!s100 _oSPG@P1BzWYG4?m[gX<B3
IHgH5<ZDWnf48XS4@JM?fg3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Work/GitHub/mips_chapter5/simulation
w1555420891
8C:/Work/GitHub/mips_chapter5/adder.v
FC:/Work/GitHub/mips_chapter5/adder.v
L0 4
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1555597364.000000
!s107 C:/Work/GitHub/mips_chapter5/adder.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Work/GitHub/mips_chapter5/adder.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vcomparator
R0
!i10b 1
!s100 ^W?`F<9o02eWEWF>R=BVU1
I`jClQ]N[OD]nG0B[7ZSEP0
R1
R2
Z7 w1555242647
8C:/Work/GitHub/mips_chapter5/comparator.v
FC:/Work/GitHub/mips_chapter5/comparator.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Work/GitHub/mips_chapter5/comparator.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Work/GitHub/mips_chapter5/comparator.v|
!i113 1
R5
R6
vcounter
R0
!i10b 1
!s100 53LaZY<9jie`1AWZJUK4V2
IfHQfbN[GE7io36=]UBK:j0
R1
R2
w1555339987
8C:/Work/GitHub/mips_chapter5/counter.v
FC:/Work/GitHub/mips_chapter5/counter.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Work/GitHub/mips_chapter5/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Work/GitHub/mips_chapter5/counter.v|
!i113 1
R5
R6
vmultiplier
Z8 !s110 1555597365
!i10b 1
!s100 X91YM<zH=JC7=FBllO:MW3
IblU86jD[9:?;[BLM>O97e1
R1
R2
w1555243989
8C:/Work/GitHub/mips_chapter5/multiplier.v
FC:/Work/GitHub/mips_chapter5/multiplier.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Work/GitHub/mips_chapter5/multiplier.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Work/GitHub/mips_chapter5/multiplier.v|
!i113 1
R5
R6
vram
!s110 1555597406
!i10b 1
!s100 CWPfi;<Ugb?_aPN1Gef5Z3
IJRP[Mazm@A>SYaRdl7mXa3
R1
R2
w1555597385
8C:/Work/GitHub/mips_chapter5/ram.v
FC:/Work/GitHub/mips_chapter5/ram.v
L0 4
R3
r1
!s85 0
31
!s108 1555597406.000000
!s107 C:/Work/GitHub/mips_chapter5/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Work/GitHub/mips_chapter5/ram.v|
!i113 1
R5
R6
vshiftreg
R8
!i10b 1
!s100 IHn:SV3kLdk1<2nXnM@9J3
IE;i4KUjZ`zK3=iE?;k3z62
R1
R2
w1555596280
8C:/Work/GitHub/mips_chapter5/shiftreg.v
FC:/Work/GitHub/mips_chapter5/shiftreg.v
L0 4
R3
r1
!s85 0
31
!s108 1555597365.000000
!s107 C:/Work/GitHub/mips_chapter5/shiftreg.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Work/GitHub/mips_chapter5/shiftreg.v|
!i113 1
R5
R6
vsubstractor
R0
!i10b 1
!s100 =`iD4P9AOg<IT;bdn3io71
I;Rc_Q?Y<i@DQAWn^O:T>80
R1
R2
R7
8C:/Work/GitHub/mips_chapter5/substractor.v
FC:/Work/GitHub/mips_chapter5/substractor.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/Work/GitHub/mips_chapter5/substractor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Work/GitHub/mips_chapter5/substractor.v|
!i113 1
R5
R6
