// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module a0_gradient_weight_y (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        gradient_x_dout,
        gradient_x_empty_n,
        gradient_x_read,
        gradient_y_dout,
        gradient_y_empty_n,
        gradient_y_read,
        gradient_z_dout,
        gradient_z_empty_n,
        gradient_z_read,
        y_filtered_x_din,
        y_filtered_x_full_n,
        y_filtered_x_write,
        y_filtered_y_din,
        y_filtered_y_full_n,
        y_filtered_y_write,
        y_filtered_z_din,
        y_filtered_z_full_n,
        y_filtered_z_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state36 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [31:0] gradient_x_dout;
input   gradient_x_empty_n;
output   gradient_x_read;
input  [31:0] gradient_y_dout;
input   gradient_y_empty_n;
output   gradient_y_read;
input  [31:0] gradient_z_dout;
input   gradient_z_empty_n;
output   gradient_z_read;
output  [31:0] y_filtered_x_din;
input   y_filtered_x_full_n;
output   y_filtered_x_write;
output  [31:0] y_filtered_y_din;
input   y_filtered_y_full_n;
output   y_filtered_y_write;
output  [31:0] y_filtered_z_din;
input   y_filtered_z_full_n;
output   y_filtered_z_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg gradient_x_read;
reg gradient_y_read;
reg gradient_z_read;
reg[31:0] y_filtered_x_din;
reg y_filtered_x_write;
reg[31:0] y_filtered_y_din;
reg y_filtered_y_write;
reg[31:0] y_filtered_z_din;
reg y_filtered_z_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    gradient_x_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] exitcond_flatten_reg_906;
reg   [0:0] tmp_mid2_reg_915;
reg    gradient_y_blk_n;
reg    gradient_z_blk_n;
reg    y_filtered_x_blk_n;
reg    ap_enable_reg_pp0_iter33;
reg   [0:0] or_cond_mid2_reg_919;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter32_reg;
reg   [0:0] tmp_37_mid2_reg_923;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter32_reg;
reg    y_filtered_y_blk_n;
reg    y_filtered_z_blk_n;
reg   [18:0] indvar_flatten_reg_494;
reg   [8:0] r_reg_505;
reg   [10:0] col_assign_reg_516;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op116_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_state23_pp0_stage0_iter21;
wire    ap_block_state24_pp0_stage0_iter22;
wire    ap_block_state25_pp0_stage0_iter23;
wire    ap_block_state26_pp0_stage0_iter24;
wire    ap_block_state27_pp0_stage0_iter25;
wire    ap_block_state28_pp0_stage0_iter26;
wire    ap_block_state29_pp0_stage0_iter27;
wire    ap_block_state30_pp0_stage0_iter28;
wire    ap_block_state31_pp0_stage0_iter29;
wire    ap_block_state33_pp0_stage0_iter30;
wire    ap_block_state34_pp0_stage0_iter31;
wire    ap_block_state35_pp0_stage0_iter32;
reg    ap_predicate_op318_write_state32;
reg    ap_block_state32_pp0_stage0_iter33;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] exitcond_flatten_fu_776_p2;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter1_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter2_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter3_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter4_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter5_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter6_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter7_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter8_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter9_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter10_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter11_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter12_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter13_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter14_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter15_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter16_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter17_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter18_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter19_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter20_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter21_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter22_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter23_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter24_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter25_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter26_reg;
reg   [0:0] exitcond_flatten_reg_906_pp0_iter27_reg;
wire   [18:0] indvar_flatten_next_fu_782_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] tmp_mid2_fu_814_p3;
reg   [0:0] tmp_mid2_reg_915_pp0_iter1_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter2_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter3_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter4_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter5_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter6_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter7_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter8_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter9_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter10_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter11_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter12_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter13_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter14_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter15_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter16_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter17_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter18_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter19_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter20_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter21_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter22_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter23_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter24_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter25_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter26_reg;
reg   [0:0] tmp_mid2_reg_915_pp0_iter27_reg;
wire   [0:0] or_cond_mid2_fu_834_p3;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter1_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter2_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter3_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter4_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter5_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter6_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter7_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter8_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter9_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter10_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter11_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter12_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter13_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter14_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter15_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter16_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter17_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter18_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter19_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter20_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter21_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter22_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter23_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter24_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter25_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter26_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter27_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter28_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter29_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter30_reg;
reg   [0:0] or_cond_mid2_reg_919_pp0_iter31_reg;
wire   [0:0] tmp_37_mid2_fu_874_p3;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter1_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter2_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter3_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter4_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter5_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter6_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter7_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter8_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter9_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter10_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter11_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter12_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter13_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter14_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter15_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter16_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter17_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter18_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter19_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter20_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter21_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter22_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter23_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter24_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter25_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter26_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter27_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter28_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter29_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter30_reg;
reg   [0:0] tmp_37_mid2_reg_923_pp0_iter31_reg;
wire   [8:0] r_mid2_fu_882_p3;
wire   [63:0] tmp_40_fu_890_p1;
reg   [63:0] tmp_40_reg_932;
reg   [63:0] tmp_40_reg_932_pp0_iter1_reg;
reg   [63:0] tmp_40_reg_932_pp0_iter2_reg;
reg   [63:0] tmp_40_reg_932_pp0_iter3_reg;
reg   [63:0] tmp_40_reg_932_pp0_iter4_reg;
reg   [63:0] tmp_40_reg_932_pp0_iter5_reg;
reg   [63:0] tmp_40_reg_932_pp0_iter6_reg;
reg   [63:0] tmp_40_reg_932_pp0_iter7_reg;
reg   [9:0] buf_val_1_x_addr_reg_948;
reg   [9:0] buf_val_1_x_addr_reg_948_pp0_iter1_reg;
reg   [9:0] buf_val_1_x_addr_reg_948_pp0_iter2_reg;
reg   [9:0] buf_val_1_x_addr_reg_948_pp0_iter3_reg;
reg   [9:0] buf_val_1_x_addr_reg_948_pp0_iter4_reg;
reg   [9:0] buf_val_1_y_addr_reg_954;
reg   [9:0] buf_val_1_y_addr_reg_954_pp0_iter1_reg;
reg   [9:0] buf_val_1_y_addr_reg_954_pp0_iter2_reg;
reg   [9:0] buf_val_1_y_addr_reg_954_pp0_iter3_reg;
reg   [9:0] buf_val_1_y_addr_reg_954_pp0_iter4_reg;
reg   [9:0] buf_val_1_z_addr_reg_960;
reg   [9:0] buf_val_1_z_addr_reg_960_pp0_iter1_reg;
reg   [9:0] buf_val_1_z_addr_reg_960_pp0_iter2_reg;
reg   [9:0] buf_val_1_z_addr_reg_960_pp0_iter3_reg;
reg   [9:0] buf_val_1_z_addr_reg_960_pp0_iter4_reg;
reg   [9:0] buf_val_6_x_addr_reg_966;
reg   [9:0] buf_val_6_y_addr_reg_972;
reg   [9:0] buf_val_6_z_addr_reg_978;
wire   [10:0] c_fu_900_p2;
wire   [31:0] buf_val_1_x_q0;
reg   [31:0] buf_val_1_x_load_reg_989;
wire   [31:0] buf_val_1_y_q0;
reg   [31:0] buf_val_1_y_load_reg_994;
wire   [31:0] buf_val_1_z_q0;
reg   [31:0] buf_val_1_z_load_reg_999;
wire   [31:0] buf_val_6_x_q0;
reg   [31:0] buf_val_6_x_load_reg_1004;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter2_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter3_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter4_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter5_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter6_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter7_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter8_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter9_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter10_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter11_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter12_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter13_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter14_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter15_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter16_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter17_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter18_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter19_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter20_reg;
reg   [31:0] buf_val_6_x_load_reg_1004_pp0_iter21_reg;
wire   [31:0] buf_val_6_y_q0;
reg   [31:0] buf_val_6_y_load_reg_1010;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter2_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter3_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter4_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter5_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter6_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter7_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter8_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter9_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter10_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter11_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter12_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter13_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter14_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter15_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter16_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter17_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter18_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter19_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter20_reg;
reg   [31:0] buf_val_6_y_load_reg_1010_pp0_iter21_reg;
wire   [31:0] buf_val_6_z_q0;
reg   [31:0] buf_val_6_z_load_reg_1016;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter2_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter3_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter4_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter5_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter6_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter7_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter8_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter9_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter10_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter11_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter12_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter13_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter14_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter15_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter16_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter17_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter18_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter19_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter20_reg;
reg   [31:0] buf_val_6_z_load_reg_1016_pp0_iter21_reg;
reg   [31:0] tmp_x_reg_1022;
reg   [31:0] tmp_x_reg_1022_pp0_iter2_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter3_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter4_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter5_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter6_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter7_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter8_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter9_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter10_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter11_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter12_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter13_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter14_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter15_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter16_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter17_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter18_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter19_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter20_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter21_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter22_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter23_reg;
reg   [31:0] tmp_x_reg_1022_pp0_iter24_reg;
reg   [31:0] tmp_y_reg_1027;
reg   [31:0] tmp_y_reg_1027_pp0_iter2_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter3_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter4_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter5_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter6_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter7_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter8_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter9_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter10_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter11_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter12_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter13_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter14_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter15_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter16_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter17_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter18_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter19_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter20_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter21_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter22_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter23_reg;
reg   [31:0] tmp_y_reg_1027_pp0_iter24_reg;
reg   [31:0] tmp_z_reg_1032;
reg   [31:0] tmp_z_reg_1032_pp0_iter2_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter3_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter4_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter5_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter6_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter7_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter8_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter9_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter10_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter11_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter12_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter13_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter14_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter15_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter16_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter17_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter18_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter19_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter20_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter21_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter22_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter23_reg;
reg   [31:0] tmp_z_reg_1032_pp0_iter24_reg;
reg   [9:0] buf_val_2_x_addr_reg_1037;
reg   [9:0] buf_val_2_x_addr_reg_1037_pp0_iter5_reg;
reg   [9:0] buf_val_2_x_addr_reg_1037_pp0_iter6_reg;
reg   [9:0] buf_val_2_x_addr_reg_1037_pp0_iter7_reg;
reg   [9:0] buf_val_2_x_addr_reg_1037_pp0_iter8_reg;
reg   [9:0] buf_val_2_y_addr_reg_1043;
reg   [9:0] buf_val_2_y_addr_reg_1043_pp0_iter5_reg;
reg   [9:0] buf_val_2_y_addr_reg_1043_pp0_iter6_reg;
reg   [9:0] buf_val_2_y_addr_reg_1043_pp0_iter7_reg;
reg   [9:0] buf_val_2_y_addr_reg_1043_pp0_iter8_reg;
reg   [9:0] buf_val_2_z_addr_reg_1049;
reg   [9:0] buf_val_2_z_addr_reg_1049_pp0_iter5_reg;
reg   [9:0] buf_val_2_z_addr_reg_1049_pp0_iter6_reg;
reg   [9:0] buf_val_2_z_addr_reg_1049_pp0_iter7_reg;
reg   [9:0] buf_val_2_z_addr_reg_1049_pp0_iter8_reg;
wire   [31:0] grp_fu_653_p2;
reg   [31:0] tmp_75_reg_1055;
wire   [31:0] grp_fu_658_p2;
reg   [31:0] tmp_76_reg_1060;
wire   [31:0] grp_fu_663_p2;
reg   [31:0] tmp_77_reg_1065;
wire   [31:0] buf_val_2_x_q0;
reg   [31:0] buf_val_2_x_load_reg_1070;
reg    ap_enable_reg_pp0_iter5;
wire   [31:0] buf_val_2_y_q0;
reg   [31:0] buf_val_2_y_load_reg_1075;
wire   [31:0] buf_val_2_z_q0;
reg   [31:0] buf_val_2_z_load_reg_1080;
reg   [9:0] buf_val_3_x_addr_reg_1085;
reg   [9:0] buf_val_3_x_addr_reg_1085_pp0_iter9_reg;
reg   [9:0] buf_val_3_x_addr_reg_1085_pp0_iter10_reg;
reg   [9:0] buf_val_3_x_addr_reg_1085_pp0_iter11_reg;
reg   [9:0] buf_val_3_x_addr_reg_1085_pp0_iter12_reg;
reg   [9:0] buf_val_3_y_addr_reg_1091;
reg   [9:0] buf_val_3_y_addr_reg_1091_pp0_iter9_reg;
reg   [9:0] buf_val_3_y_addr_reg_1091_pp0_iter10_reg;
reg   [9:0] buf_val_3_y_addr_reg_1091_pp0_iter11_reg;
reg   [9:0] buf_val_3_y_addr_reg_1091_pp0_iter12_reg;
reg   [9:0] buf_val_3_z_addr_reg_1097;
reg   [9:0] buf_val_3_z_addr_reg_1097_pp0_iter9_reg;
reg   [9:0] buf_val_3_z_addr_reg_1097_pp0_iter10_reg;
reg   [9:0] buf_val_3_z_addr_reg_1097_pp0_iter11_reg;
reg   [9:0] buf_val_3_z_addr_reg_1097_pp0_iter12_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter9_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter10_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter11_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter12_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter13_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter14_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter15_reg;
reg   [9:0] buf_val_4_x_addr_reg_1103_pp0_iter16_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter9_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter10_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter11_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter12_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter13_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter14_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter15_reg;
reg   [9:0] buf_val_4_y_addr_reg_1109_pp0_iter16_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter9_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter10_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter11_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter12_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter13_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter14_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter15_reg;
reg   [9:0] buf_val_4_z_addr_reg_1115_pp0_iter16_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter9_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter10_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter11_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter12_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter13_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter14_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter15_reg;
reg   [9:0] buf_val_5_x_addr_reg_1121_pp0_iter16_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter9_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter10_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter11_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter12_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter13_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter14_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter15_reg;
reg   [9:0] buf_val_5_y_addr_reg_1127_pp0_iter16_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter9_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter10_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter11_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter12_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter13_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter14_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter15_reg;
reg   [9:0] buf_val_5_z_addr_reg_1133_pp0_iter16_reg;
wire   [31:0] grp_fu_563_p2;
reg   [31:0] acc_x_reg_1139;
wire   [31:0] grp_fu_568_p2;
reg   [31:0] acc_y_reg_1144;
wire   [31:0] grp_fu_573_p2;
reg   [31:0] acc_z_reg_1149;
wire   [31:0] grp_fu_668_p2;
reg   [31:0] tmp_126_1_reg_1154;
wire   [31:0] grp_fu_673_p2;
reg   [31:0] tmp_127_1_reg_1159;
wire   [31:0] grp_fu_678_p2;
reg   [31:0] tmp_128_1_reg_1164;
wire   [31:0] buf_val_3_x_q0;
reg   [31:0] buf_val_3_x_load_reg_1169;
reg    ap_enable_reg_pp0_iter9;
wire   [31:0] buf_val_3_y_q0;
reg   [31:0] buf_val_3_y_load_reg_1174;
wire   [31:0] buf_val_3_z_q0;
reg   [31:0] buf_val_3_z_load_reg_1179;
wire   [31:0] grp_fu_578_p2;
reg   [31:0] acc_x_1_reg_1184;
wire   [31:0] grp_fu_582_p2;
reg   [31:0] acc_y_1_reg_1189;
wire   [31:0] grp_fu_586_p2;
reg   [31:0] acc_z_1_reg_1194;
wire   [31:0] grp_fu_683_p2;
reg   [31:0] tmp_126_2_reg_1199;
wire   [31:0] grp_fu_688_p2;
reg   [31:0] tmp_127_2_reg_1204;
wire   [31:0] grp_fu_693_p2;
reg   [31:0] tmp_128_2_reg_1209;
wire   [31:0] buf_val_4_x_q0;
reg   [31:0] buf_val_4_x_load_reg_1214;
reg    ap_enable_reg_pp0_iter13;
wire   [31:0] buf_val_4_y_q0;
reg   [31:0] buf_val_4_y_load_reg_1219;
wire   [31:0] buf_val_4_z_q0;
reg   [31:0] buf_val_4_z_load_reg_1224;
wire   [31:0] grp_fu_590_p2;
reg   [31:0] acc_x_2_reg_1229;
wire   [31:0] grp_fu_594_p2;
reg   [31:0] acc_y_2_reg_1234;
wire   [31:0] grp_fu_598_p2;
reg   [31:0] acc_z_2_reg_1239;
wire   [31:0] grp_fu_698_p2;
reg   [31:0] tmp_126_3_reg_1244;
wire   [31:0] grp_fu_703_p2;
reg   [31:0] tmp_127_3_reg_1249;
wire   [31:0] grp_fu_708_p2;
reg   [31:0] tmp_128_3_reg_1254;
wire   [31:0] buf_val_5_x_q0;
reg   [31:0] buf_val_5_x_load_reg_1259;
reg    ap_enable_reg_pp0_iter17;
wire   [31:0] buf_val_5_y_q0;
reg   [31:0] buf_val_5_y_load_reg_1264;
wire   [31:0] buf_val_5_z_q0;
reg   [31:0] buf_val_5_z_load_reg_1269;
wire   [31:0] grp_fu_602_p2;
reg   [31:0] acc_x_3_reg_1274;
wire   [31:0] grp_fu_606_p2;
reg   [31:0] acc_y_3_reg_1279;
wire   [31:0] grp_fu_610_p2;
reg   [31:0] acc_z_3_reg_1284;
wire   [31:0] grp_fu_713_p2;
reg   [31:0] tmp_126_4_reg_1289;
wire   [31:0] grp_fu_718_p2;
reg   [31:0] tmp_127_4_reg_1294;
wire   [31:0] grp_fu_723_p2;
reg   [31:0] tmp_128_4_reg_1299;
wire   [31:0] grp_fu_614_p2;
reg   [31:0] acc_x_4_reg_1304;
wire   [31:0] grp_fu_618_p2;
reg   [31:0] acc_y_4_reg_1309;
wire   [31:0] grp_fu_622_p2;
reg   [31:0] acc_z_4_reg_1314;
wire   [31:0] grp_fu_728_p2;
reg   [31:0] tmp_126_5_reg_1319;
wire   [31:0] grp_fu_733_p2;
reg   [31:0] tmp_127_5_reg_1324;
wire   [31:0] grp_fu_738_p2;
reg   [31:0] tmp_128_5_reg_1329;
wire   [31:0] grp_fu_743_p2;
reg   [31:0] phitmp_reg_1334;
wire   [31:0] grp_fu_748_p2;
reg   [31:0] phitmp1_reg_1339;
wire   [31:0] grp_fu_753_p2;
reg   [31:0] phitmp2_reg_1344;
wire   [31:0] grp_fu_626_p2;
reg   [31:0] acc_x_5_reg_1349;
wire   [31:0] grp_fu_630_p2;
reg   [31:0] acc_y_5_reg_1354;
wire   [31:0] grp_fu_634_p2;
reg   [31:0] acc_z_5_reg_1359;
wire   [31:0] grp_fu_638_p2;
reg   [31:0] acc_x_6_reg_1364;
wire   [31:0] grp_fu_643_p2;
reg   [31:0] acc_y_6_reg_1369;
wire   [31:0] grp_fu_648_p2;
reg   [31:0] acc_z_6_reg_1374;
reg    ap_block_state1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
wire   [9:0] buf_val_1_x_address0;
reg    buf_val_1_x_ce0;
reg    buf_val_1_x_ce1;
reg    buf_val_1_x_we1;
wire   [9:0] buf_val_2_x_address0;
reg    buf_val_2_x_ce0;
reg    buf_val_2_x_ce1;
reg    buf_val_2_x_we1;
wire   [9:0] buf_val_3_x_address0;
reg    buf_val_3_x_ce0;
reg    buf_val_3_x_ce1;
reg    buf_val_3_x_we1;
reg    buf_val_4_x_ce0;
reg    buf_val_4_x_ce1;
reg    buf_val_4_x_we1;
reg    buf_val_5_x_ce0;
reg    buf_val_5_x_ce1;
reg    buf_val_5_x_we1;
wire   [9:0] buf_val_6_x_address0;
reg    buf_val_6_x_ce0;
reg    buf_val_6_x_ce1;
reg    buf_val_6_x_we1;
reg   [31:0] buf_val_6_x_d1;
wire   [9:0] buf_val_1_y_address0;
reg    buf_val_1_y_ce0;
reg    buf_val_1_y_ce1;
reg    buf_val_1_y_we1;
wire   [9:0] buf_val_2_y_address0;
reg    buf_val_2_y_ce0;
reg    buf_val_2_y_ce1;
reg    buf_val_2_y_we1;
wire   [9:0] buf_val_3_y_address0;
reg    buf_val_3_y_ce0;
reg    buf_val_3_y_ce1;
reg    buf_val_3_y_we1;
reg    buf_val_4_y_ce0;
reg    buf_val_4_y_ce1;
reg    buf_val_4_y_we1;
reg    buf_val_5_y_ce0;
reg    buf_val_5_y_ce1;
reg    buf_val_5_y_we1;
wire   [9:0] buf_val_6_y_address0;
reg    buf_val_6_y_ce0;
reg    buf_val_6_y_ce1;
reg    buf_val_6_y_we1;
reg   [31:0] buf_val_6_y_d1;
wire   [9:0] buf_val_1_z_address0;
reg    buf_val_1_z_ce0;
reg    buf_val_1_z_ce1;
reg    buf_val_1_z_we1;
wire   [9:0] buf_val_2_z_address0;
reg    buf_val_2_z_ce0;
reg    buf_val_2_z_ce1;
reg    buf_val_2_z_we1;
wire   [9:0] buf_val_3_z_address0;
reg    buf_val_3_z_ce0;
reg    buf_val_3_z_ce1;
reg    buf_val_3_z_we1;
reg    buf_val_4_z_ce0;
reg    buf_val_4_z_ce1;
reg    buf_val_4_z_we1;
reg    buf_val_5_z_ce0;
reg    buf_val_5_z_ce1;
reg    buf_val_5_z_we1;
wire   [9:0] buf_val_6_z_address0;
reg    buf_val_6_z_ce0;
reg    buf_val_6_z_ce1;
reg    buf_val_6_z_we1;
reg   [31:0] buf_val_6_z_d1;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter4_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter5_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter6_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter7_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter8_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter9_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter10_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter11_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter12_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter13_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter14_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter15_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter16_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter17_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter18_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter19_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter20_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter21_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter22_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter23_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter24_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter25_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter26_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter27_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter28_buf_val_z_load_2_6_reg_527;
reg   [31:0] ap_phi_reg_pp0_iter29_buf_val_z_load_2_6_reg_527;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter4_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter5_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter6_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter7_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter8_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter9_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter10_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter11_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter12_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter13_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter14_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter15_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter16_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter17_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter18_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter19_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter20_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter21_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter22_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter23_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter24_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter25_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter26_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter27_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter28_buf_val_y_load_2_6_reg_539;
reg   [31:0] ap_phi_reg_pp0_iter29_buf_val_y_load_2_6_reg_539;
wire   [31:0] ap_phi_reg_pp0_iter0_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter1_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter2_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter3_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter4_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter5_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter6_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter7_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter8_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter9_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter10_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter11_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter12_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter13_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter14_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter15_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter16_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter17_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter18_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter19_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter20_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter21_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter22_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter23_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter24_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter25_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter26_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter27_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter28_buf_val_x_load_2_6_reg_551;
reg   [31:0] ap_phi_reg_pp0_iter29_buf_val_x_load_2_6_reg_551;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] tmp_36_fu_764_p2;
wire   [0:0] tmp_fu_758_p2;
wire   [0:0] exitcond_fu_788_p2;
wire   [8:0] r_s_fu_802_p2;
wire   [0:0] tmp_mid1_fu_808_p2;
wire   [0:0] tmp_36_mid1_fu_822_p2;
wire   [0:0] or_cond_mid1_fu_828_p2;
wire   [0:0] or_cond_fu_770_p2;
wire   [7:0] tmp_83_fu_842_p4;
wire   [7:0] tmp_84_fu_858_p4;
wire   [0:0] icmp_fu_852_p2;
wire   [0:0] icmp7_fu_868_p2;
wire   [10:0] col_assign_mid2_fu_794_p3;
reg    grp_fu_563_ce;
reg    grp_fu_568_ce;
reg    grp_fu_573_ce;
reg    grp_fu_578_ce;
reg    grp_fu_582_ce;
reg    grp_fu_586_ce;
reg    grp_fu_590_ce;
reg    grp_fu_594_ce;
reg    grp_fu_598_ce;
reg    grp_fu_602_ce;
reg    grp_fu_606_ce;
reg    grp_fu_610_ce;
reg    grp_fu_614_ce;
reg    grp_fu_618_ce;
reg    grp_fu_622_ce;
reg    grp_fu_626_ce;
reg    grp_fu_630_ce;
reg    grp_fu_634_ce;
reg    grp_fu_638_ce;
reg    grp_fu_643_ce;
reg    grp_fu_648_ce;
reg    grp_fu_653_ce;
reg    grp_fu_658_ce;
reg    grp_fu_663_ce;
reg    grp_fu_668_ce;
reg    grp_fu_673_ce;
reg    grp_fu_678_ce;
reg    grp_fu_683_ce;
reg    grp_fu_688_ce;
reg    grp_fu_693_ce;
reg    grp_fu_698_ce;
reg    grp_fu_703_ce;
reg    grp_fu_708_ce;
reg    grp_fu_713_ce;
reg    grp_fu_718_ce;
reg    grp_fu_723_ce;
reg    grp_fu_728_ce;
reg    grp_fu_733_ce;
reg    grp_fu_738_ce;
reg    grp_fu_743_ce;
reg    grp_fu_748_ce;
reg    grp_fu_753_ce;
wire    ap_CS_fsm_state36;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_375;
reg    ap_condition_76;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
end

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_1_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_1_x_address0),
    .ce0(buf_val_1_x_ce0),
    .q0(buf_val_1_x_q0),
    .address1(buf_val_1_x_addr_reg_948_pp0_iter4_reg),
    .ce1(buf_val_1_x_ce1),
    .we1(buf_val_1_x_we1),
    .d1(buf_val_2_x_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_2_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_2_x_address0),
    .ce0(buf_val_2_x_ce0),
    .q0(buf_val_2_x_q0),
    .address1(buf_val_2_x_addr_reg_1037_pp0_iter8_reg),
    .ce1(buf_val_2_x_ce1),
    .we1(buf_val_2_x_we1),
    .d1(buf_val_3_x_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_3_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_3_x_address0),
    .ce0(buf_val_3_x_ce0),
    .q0(buf_val_3_x_q0),
    .address1(buf_val_3_x_addr_reg_1085_pp0_iter12_reg),
    .ce1(buf_val_3_x_ce1),
    .we1(buf_val_3_x_we1),
    .d1(buf_val_4_x_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_4_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_4_x_addr_reg_1103_pp0_iter11_reg),
    .ce0(buf_val_4_x_ce0),
    .q0(buf_val_4_x_q0),
    .address1(buf_val_4_x_addr_reg_1103_pp0_iter16_reg),
    .ce1(buf_val_4_x_ce1),
    .we1(buf_val_4_x_we1),
    .d1(buf_val_5_x_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_5_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_5_x_addr_reg_1121_pp0_iter15_reg),
    .ce0(buf_val_5_x_ce0),
    .q0(buf_val_5_x_q0),
    .address1(buf_val_5_x_addr_reg_1121_pp0_iter16_reg),
    .ce1(buf_val_5_x_ce1),
    .we1(buf_val_5_x_we1),
    .d1(buf_val_6_x_load_reg_1004_pp0_iter16_reg)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_6_x_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_6_x_address0),
    .ce0(buf_val_6_x_ce0),
    .q0(buf_val_6_x_q0),
    .address1(buf_val_6_x_addr_reg_966),
    .ce1(buf_val_6_x_ce1),
    .we1(buf_val_6_x_we1),
    .d1(buf_val_6_x_d1)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_1_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_1_y_address0),
    .ce0(buf_val_1_y_ce0),
    .q0(buf_val_1_y_q0),
    .address1(buf_val_1_y_addr_reg_954_pp0_iter4_reg),
    .ce1(buf_val_1_y_ce1),
    .we1(buf_val_1_y_we1),
    .d1(buf_val_2_y_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_2_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_2_y_address0),
    .ce0(buf_val_2_y_ce0),
    .q0(buf_val_2_y_q0),
    .address1(buf_val_2_y_addr_reg_1043_pp0_iter8_reg),
    .ce1(buf_val_2_y_ce1),
    .we1(buf_val_2_y_we1),
    .d1(buf_val_3_y_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_3_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_3_y_address0),
    .ce0(buf_val_3_y_ce0),
    .q0(buf_val_3_y_q0),
    .address1(buf_val_3_y_addr_reg_1091_pp0_iter12_reg),
    .ce1(buf_val_3_y_ce1),
    .we1(buf_val_3_y_we1),
    .d1(buf_val_4_y_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_4_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_4_y_addr_reg_1109_pp0_iter11_reg),
    .ce0(buf_val_4_y_ce0),
    .q0(buf_val_4_y_q0),
    .address1(buf_val_4_y_addr_reg_1109_pp0_iter16_reg),
    .ce1(buf_val_4_y_ce1),
    .we1(buf_val_4_y_we1),
    .d1(buf_val_5_y_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_5_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_5_y_addr_reg_1127_pp0_iter15_reg),
    .ce0(buf_val_5_y_ce0),
    .q0(buf_val_5_y_q0),
    .address1(buf_val_5_y_addr_reg_1127_pp0_iter16_reg),
    .ce1(buf_val_5_y_ce1),
    .we1(buf_val_5_y_we1),
    .d1(buf_val_6_y_load_reg_1010_pp0_iter16_reg)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_6_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_6_y_address0),
    .ce0(buf_val_6_y_ce0),
    .q0(buf_val_6_y_q0),
    .address1(buf_val_6_y_addr_reg_972),
    .ce1(buf_val_6_y_ce1),
    .we1(buf_val_6_y_we1),
    .d1(buf_val_6_y_d1)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_1_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_1_z_address0),
    .ce0(buf_val_1_z_ce0),
    .q0(buf_val_1_z_q0),
    .address1(buf_val_1_z_addr_reg_960_pp0_iter4_reg),
    .ce1(buf_val_1_z_ce1),
    .we1(buf_val_1_z_we1),
    .d1(buf_val_2_z_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_2_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_2_z_address0),
    .ce0(buf_val_2_z_ce0),
    .q0(buf_val_2_z_q0),
    .address1(buf_val_2_z_addr_reg_1049_pp0_iter8_reg),
    .ce1(buf_val_2_z_ce1),
    .we1(buf_val_2_z_we1),
    .d1(buf_val_3_z_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_3_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_3_z_address0),
    .ce0(buf_val_3_z_ce0),
    .q0(buf_val_3_z_q0),
    .address1(buf_val_3_z_addr_reg_1097_pp0_iter12_reg),
    .ce1(buf_val_3_z_ce1),
    .we1(buf_val_3_z_we1),
    .d1(buf_val_4_z_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_4_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_4_z_addr_reg_1115_pp0_iter11_reg),
    .ce0(buf_val_4_z_ce0),
    .q0(buf_val_4_z_q0),
    .address1(buf_val_4_z_addr_reg_1115_pp0_iter16_reg),
    .ce1(buf_val_4_z_ce1),
    .we1(buf_val_4_z_we1),
    .d1(buf_val_5_z_q0)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_5_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_5_z_addr_reg_1133_pp0_iter15_reg),
    .ce0(buf_val_5_z_ce0),
    .q0(buf_val_5_z_q0),
    .address1(buf_val_5_z_addr_reg_1133_pp0_iter16_reg),
    .ce1(buf_val_5_z_ce1),
    .we1(buf_val_5_z_we1),
    .d1(buf_val_6_z_load_reg_1016_pp0_iter16_reg)
);

a0_gradient_weight_yjbC #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
buf_val_6_z_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buf_val_6_z_address0),
    .ce0(buf_val_6_z_ce0),
    .q0(buf_val_6_z_q0),
    .address1(buf_val_6_z_addr_reg_978),
    .ce1(buf_val_6_z_ce1),
    .we1(buf_val_6_z_we1),
    .d1(buf_val_6_z_d1)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_75_reg_1055),
    .din1(32'd0),
    .ce(grp_fu_563_ce),
    .dout(grp_fu_563_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_76_reg_1060),
    .din1(32'd0),
    .ce(grp_fu_568_ce),
    .dout(grp_fu_568_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_77_reg_1065),
    .din1(32'd0),
    .ce(grp_fu_573_ce),
    .dout(grp_fu_573_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_x_reg_1139),
    .din1(tmp_126_1_reg_1154),
    .ce(grp_fu_578_ce),
    .dout(grp_fu_578_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_y_reg_1144),
    .din1(tmp_127_1_reg_1159),
    .ce(grp_fu_582_ce),
    .dout(grp_fu_582_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U62(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_z_reg_1149),
    .din1(tmp_128_1_reg_1164),
    .ce(grp_fu_586_ce),
    .dout(grp_fu_586_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U63(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_x_1_reg_1184),
    .din1(tmp_126_2_reg_1199),
    .ce(grp_fu_590_ce),
    .dout(grp_fu_590_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U64(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_y_1_reg_1189),
    .din1(tmp_127_2_reg_1204),
    .ce(grp_fu_594_ce),
    .dout(grp_fu_594_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U65(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_z_1_reg_1194),
    .din1(tmp_128_2_reg_1209),
    .ce(grp_fu_598_ce),
    .dout(grp_fu_598_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U66(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_x_2_reg_1229),
    .din1(tmp_126_3_reg_1244),
    .ce(grp_fu_602_ce),
    .dout(grp_fu_602_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U67(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_y_2_reg_1234),
    .din1(tmp_127_3_reg_1249),
    .ce(grp_fu_606_ce),
    .dout(grp_fu_606_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U68(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_z_2_reg_1239),
    .din1(tmp_128_3_reg_1254),
    .ce(grp_fu_610_ce),
    .dout(grp_fu_610_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U69(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_x_3_reg_1274),
    .din1(tmp_126_4_reg_1289),
    .ce(grp_fu_614_ce),
    .dout(grp_fu_614_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U70(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_y_3_reg_1279),
    .din1(tmp_127_4_reg_1294),
    .ce(grp_fu_618_ce),
    .dout(grp_fu_618_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_z_3_reg_1284),
    .din1(tmp_128_4_reg_1299),
    .ce(grp_fu_622_ce),
    .dout(grp_fu_622_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_x_4_reg_1304),
    .din1(tmp_126_5_reg_1319),
    .ce(grp_fu_626_ce),
    .dout(grp_fu_626_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_y_4_reg_1309),
    .din1(tmp_127_5_reg_1324),
    .ce(grp_fu_630_ce),
    .dout(grp_fu_630_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U74(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_z_4_reg_1314),
    .din1(tmp_128_5_reg_1329),
    .ce(grp_fu_634_ce),
    .dout(grp_fu_634_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U75(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_x_5_reg_1349),
    .din1(ap_phi_reg_pp0_iter29_buf_val_x_load_2_6_reg_551),
    .ce(grp_fu_638_ce),
    .dout(grp_fu_638_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U76(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_y_5_reg_1354),
    .din1(ap_phi_reg_pp0_iter29_buf_val_y_load_2_6_reg_539),
    .ce(grp_fu_643_ce),
    .dout(grp_fu_643_p2)
);

a0_optical_flow_faddhbi #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_faddhbi_U77(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(acc_z_5_reg_1359),
    .din1(ap_phi_reg_pp0_iter29_buf_val_z_load_2_6_reg_527),
    .ce(grp_fu_648_ce),
    .dout(grp_fu_648_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U78(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_1_x_load_reg_989),
    .din1(32'd1033543614),
    .ce(grp_fu_653_ce),
    .dout(grp_fu_653_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U79(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_1_y_load_reg_994),
    .din1(32'd1033543614),
    .ce(grp_fu_658_ce),
    .dout(grp_fu_658_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U80(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_1_z_load_reg_999),
    .din1(32'd1033543614),
    .ce(grp_fu_663_ce),
    .dout(grp_fu_663_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U81(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_2_x_load_reg_1070),
    .din1(32'd1040724263),
    .ce(grp_fu_668_ce),
    .dout(grp_fu_668_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U82(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_2_y_load_reg_1075),
    .din1(32'd1040724263),
    .ce(grp_fu_673_ce),
    .dout(grp_fu_673_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_2_z_load_reg_1080),
    .din1(32'd1040724263),
    .ce(grp_fu_678_ce),
    .dout(grp_fu_678_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_3_x_load_reg_1169),
    .din1(32'd1044341431),
    .ce(grp_fu_683_ce),
    .dout(grp_fu_683_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_3_y_load_reg_1174),
    .din1(32'd1044341431),
    .ce(grp_fu_688_ce),
    .dout(grp_fu_688_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_3_z_load_reg_1179),
    .din1(32'd1044341431),
    .ce(grp_fu_693_ce),
    .dout(grp_fu_693_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U87(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_4_x_load_reg_1214),
    .din1(32'd1049928244),
    .ce(grp_fu_698_ce),
    .dout(grp_fu_698_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U88(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_4_y_load_reg_1219),
    .din1(32'd1049928244),
    .ce(grp_fu_703_ce),
    .dout(grp_fu_703_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U89(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_4_z_load_reg_1224),
    .din1(32'd1049928244),
    .ce(grp_fu_708_ce),
    .dout(grp_fu_708_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U90(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_5_x_load_reg_1259),
    .din1(32'd1044341431),
    .ce(grp_fu_713_ce),
    .dout(grp_fu_713_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U91(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_5_y_load_reg_1264),
    .din1(32'd1044341431),
    .ce(grp_fu_718_ce),
    .dout(grp_fu_718_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U92(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_5_z_load_reg_1269),
    .din1(32'd1044341431),
    .ce(grp_fu_723_ce),
    .dout(grp_fu_723_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_6_x_load_reg_1004_pp0_iter21_reg),
    .din1(32'd1040724263),
    .ce(grp_fu_728_ce),
    .dout(grp_fu_728_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_6_y_load_reg_1010_pp0_iter21_reg),
    .din1(32'd1040724263),
    .ce(grp_fu_733_ce),
    .dout(grp_fu_733_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(buf_val_6_z_load_reg_1016_pp0_iter21_reg),
    .din1(32'd1040724263),
    .ce(grp_fu_738_ce),
    .dout(grp_fu_738_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_x_reg_1022_pp0_iter24_reg),
    .din1(32'd1033543614),
    .ce(grp_fu_743_ce),
    .dout(grp_fu_743_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_y_reg_1027_pp0_iter24_reg),
    .din1(32'd1033543614),
    .ce(grp_fu_748_ce),
    .dout(grp_fu_748_p2)
);

a0_optical_flow_fmulibs #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
optical_flow_fmulibs_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_z_reg_1032_pp0_iter24_reg),
    .din1(32'd1033543614),
    .ce(grp_fu_753_ce),
    .dout(grp_fu_753_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state36)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter33 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_mid2_reg_915_pp0_iter27_reg == 1'd1) & (exitcond_flatten_reg_906_pp0_iter27_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter29_buf_val_x_load_2_6_reg_551 <= phitmp_reg_1334;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter29_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter28_buf_val_x_load_2_6_reg_551;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_mid2_reg_915_pp0_iter27_reg == 1'd1) & (exitcond_flatten_reg_906_pp0_iter27_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter29_buf_val_y_load_2_6_reg_539 <= phitmp1_reg_1339;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter29_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter28_buf_val_y_load_2_6_reg_539;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((tmp_mid2_reg_915_pp0_iter27_reg == 1'd1) & (exitcond_flatten_reg_906_pp0_iter27_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter29_buf_val_z_load_2_6_reg_527 <= phitmp2_reg_1344;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter29_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter28_buf_val_z_load_2_6_reg_527;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_375)) begin
        if (((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_buf_val_x_load_2_6_reg_551 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter1_buf_val_x_load_2_6_reg_551;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_375)) begin
        if (((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_buf_val_y_load_2_6_reg_539 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter1_buf_val_y_load_2_6_reg_539;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_375)) begin
        if (((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_buf_val_z_load_2_6_reg_527 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter1_buf_val_z_load_2_6_reg_527;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_776_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        col_assign_reg_516 <= c_fu_900_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        col_assign_reg_516 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_776_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        indvar_flatten_reg_494 <= indvar_flatten_next_fu_782_p2;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_494 <= 19'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_776_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        r_reg_505 <= r_mid2_fu_882_p3;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        r_reg_505 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter11_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_x_1_reg_1184 <= grp_fu_578_p2;
        acc_y_1_reg_1189 <= grp_fu_582_p2;
        acc_z_1_reg_1194 <= grp_fu_586_p2;
        tmp_126_2_reg_1199 <= grp_fu_683_p2;
        tmp_127_2_reg_1204 <= grp_fu_688_p2;
        tmp_128_2_reg_1209 <= grp_fu_693_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter15_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_x_2_reg_1229 <= grp_fu_590_p2;
        acc_y_2_reg_1234 <= grp_fu_594_p2;
        acc_z_2_reg_1239 <= grp_fu_598_p2;
        tmp_126_3_reg_1244 <= grp_fu_698_p2;
        tmp_127_3_reg_1249 <= grp_fu_703_p2;
        tmp_128_3_reg_1254 <= grp_fu_708_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_x_3_reg_1274 <= grp_fu_602_p2;
        acc_y_3_reg_1279 <= grp_fu_606_p2;
        acc_z_3_reg_1284 <= grp_fu_610_p2;
        tmp_126_4_reg_1289 <= grp_fu_713_p2;
        tmp_127_4_reg_1294 <= grp_fu_718_p2;
        tmp_128_4_reg_1299 <= grp_fu_723_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter23_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_x_4_reg_1304 <= grp_fu_614_p2;
        acc_y_4_reg_1309 <= grp_fu_618_p2;
        acc_z_4_reg_1314 <= grp_fu_622_p2;
        tmp_126_5_reg_1319 <= grp_fu_728_p2;
        tmp_127_5_reg_1324 <= grp_fu_733_p2;
        tmp_128_5_reg_1329 <= grp_fu_738_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter27_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_x_5_reg_1349 <= grp_fu_626_p2;
        acc_y_5_reg_1354 <= grp_fu_630_p2;
        acc_z_5_reg_1359 <= grp_fu_634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter31_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_x_6_reg_1364 <= grp_fu_638_p2;
        acc_y_6_reg_1369 <= grp_fu_643_p2;
        acc_z_6_reg_1374 <= grp_fu_648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter7_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        acc_x_reg_1139 <= grp_fu_563_p2;
        acc_y_reg_1144 <= grp_fu_568_p2;
        acc_z_reg_1149 <= grp_fu_573_p2;
        tmp_126_1_reg_1154 <= grp_fu_668_p2;
        tmp_127_1_reg_1159 <= grp_fu_673_p2;
        tmp_128_1_reg_1164 <= grp_fu_678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter9_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter10_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter9_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter10_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter9_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter10_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter11_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter10_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter11_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter10_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter11_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter12_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter11_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter12_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter11_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter12_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter13_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter12_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter13_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter12_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter13_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter14_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter13_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter14_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter13_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter14_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter15_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter14_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter15_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter14_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter15_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter16_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter15_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter16_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter15_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter16_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter17_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter16_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter17_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter16_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter17_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter18_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter17_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter18_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter17_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter18_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter19_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter18_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter19_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter18_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter0_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter1_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter0_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter1_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter0_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter19_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter20_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter19_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter20_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter19_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter20_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter21_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter20_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter21_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter20_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter21_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter22_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter21_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter22_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter21_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter22_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter23_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter22_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter23_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter22_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter23_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter24_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter23_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter24_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter23_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter24_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter25_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter24_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter25_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter24_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter25_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter26_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter25_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter26_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter25_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter26_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter27_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter26_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter27_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter26_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter27_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter28_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter27_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter28_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter27_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter2_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter3_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter2_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter3_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter2_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter3_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter4_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter3_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter4_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter3_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter4_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter5_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter4_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter5_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter4_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter5_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter6_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter5_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter6_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter5_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter6_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter7_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter6_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter7_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter6_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter7_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter8_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter7_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter8_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter7_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_buf_val_x_load_2_6_reg_551 <= ap_phi_reg_pp0_iter8_buf_val_x_load_2_6_reg_551;
        ap_phi_reg_pp0_iter9_buf_val_y_load_2_6_reg_539 <= ap_phi_reg_pp0_iter8_buf_val_y_load_2_6_reg_539;
        ap_phi_reg_pp0_iter9_buf_val_z_load_2_6_reg_527 <= ap_phi_reg_pp0_iter8_buf_val_z_load_2_6_reg_527;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_fu_776_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_x_addr_reg_948 <= tmp_40_fu_890_p1;
        buf_val_1_y_addr_reg_954 <= tmp_40_fu_890_p1;
        buf_val_1_z_addr_reg_960 <= tmp_40_fu_890_p1;
        buf_val_6_x_addr_reg_966 <= tmp_40_fu_890_p1;
        buf_val_6_y_addr_reg_972 <= tmp_40_fu_890_p1;
        buf_val_6_z_addr_reg_978 <= tmp_40_fu_890_p1;
        or_cond_mid2_reg_919 <= or_cond_mid2_fu_834_p3;
        tmp_37_mid2_reg_923 <= tmp_37_mid2_fu_874_p3;
        tmp_40_reg_932[10 : 0] <= tmp_40_fu_890_p1[10 : 0];
        tmp_mid2_reg_915 <= tmp_mid2_fu_814_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_x_addr_reg_948_pp0_iter1_reg <= buf_val_1_x_addr_reg_948;
        buf_val_1_y_addr_reg_954_pp0_iter1_reg <= buf_val_1_y_addr_reg_954;
        buf_val_1_z_addr_reg_960_pp0_iter1_reg <= buf_val_1_z_addr_reg_960;
        exitcond_flatten_reg_906 <= exitcond_flatten_fu_776_p2;
        exitcond_flatten_reg_906_pp0_iter1_reg <= exitcond_flatten_reg_906;
        or_cond_mid2_reg_919_pp0_iter1_reg <= or_cond_mid2_reg_919;
        tmp_37_mid2_reg_923_pp0_iter1_reg <= tmp_37_mid2_reg_923;
        tmp_40_reg_932_pp0_iter1_reg[10 : 0] <= tmp_40_reg_932[10 : 0];
        tmp_mid2_reg_915_pp0_iter1_reg <= tmp_mid2_reg_915;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        buf_val_1_x_addr_reg_948_pp0_iter2_reg <= buf_val_1_x_addr_reg_948_pp0_iter1_reg;
        buf_val_1_x_addr_reg_948_pp0_iter3_reg <= buf_val_1_x_addr_reg_948_pp0_iter2_reg;
        buf_val_1_x_addr_reg_948_pp0_iter4_reg <= buf_val_1_x_addr_reg_948_pp0_iter3_reg;
        buf_val_1_y_addr_reg_954_pp0_iter2_reg <= buf_val_1_y_addr_reg_954_pp0_iter1_reg;
        buf_val_1_y_addr_reg_954_pp0_iter3_reg <= buf_val_1_y_addr_reg_954_pp0_iter2_reg;
        buf_val_1_y_addr_reg_954_pp0_iter4_reg <= buf_val_1_y_addr_reg_954_pp0_iter3_reg;
        buf_val_1_z_addr_reg_960_pp0_iter2_reg <= buf_val_1_z_addr_reg_960_pp0_iter1_reg;
        buf_val_1_z_addr_reg_960_pp0_iter3_reg <= buf_val_1_z_addr_reg_960_pp0_iter2_reg;
        buf_val_1_z_addr_reg_960_pp0_iter4_reg <= buf_val_1_z_addr_reg_960_pp0_iter3_reg;
        buf_val_2_x_addr_reg_1037_pp0_iter5_reg <= buf_val_2_x_addr_reg_1037;
        buf_val_2_x_addr_reg_1037_pp0_iter6_reg <= buf_val_2_x_addr_reg_1037_pp0_iter5_reg;
        buf_val_2_x_addr_reg_1037_pp0_iter7_reg <= buf_val_2_x_addr_reg_1037_pp0_iter6_reg;
        buf_val_2_x_addr_reg_1037_pp0_iter8_reg <= buf_val_2_x_addr_reg_1037_pp0_iter7_reg;
        buf_val_2_y_addr_reg_1043_pp0_iter5_reg <= buf_val_2_y_addr_reg_1043;
        buf_val_2_y_addr_reg_1043_pp0_iter6_reg <= buf_val_2_y_addr_reg_1043_pp0_iter5_reg;
        buf_val_2_y_addr_reg_1043_pp0_iter7_reg <= buf_val_2_y_addr_reg_1043_pp0_iter6_reg;
        buf_val_2_y_addr_reg_1043_pp0_iter8_reg <= buf_val_2_y_addr_reg_1043_pp0_iter7_reg;
        buf_val_2_z_addr_reg_1049_pp0_iter5_reg <= buf_val_2_z_addr_reg_1049;
        buf_val_2_z_addr_reg_1049_pp0_iter6_reg <= buf_val_2_z_addr_reg_1049_pp0_iter5_reg;
        buf_val_2_z_addr_reg_1049_pp0_iter7_reg <= buf_val_2_z_addr_reg_1049_pp0_iter6_reg;
        buf_val_2_z_addr_reg_1049_pp0_iter8_reg <= buf_val_2_z_addr_reg_1049_pp0_iter7_reg;
        buf_val_3_x_addr_reg_1085_pp0_iter10_reg <= buf_val_3_x_addr_reg_1085_pp0_iter9_reg;
        buf_val_3_x_addr_reg_1085_pp0_iter11_reg <= buf_val_3_x_addr_reg_1085_pp0_iter10_reg;
        buf_val_3_x_addr_reg_1085_pp0_iter12_reg <= buf_val_3_x_addr_reg_1085_pp0_iter11_reg;
        buf_val_3_x_addr_reg_1085_pp0_iter9_reg <= buf_val_3_x_addr_reg_1085;
        buf_val_3_y_addr_reg_1091_pp0_iter10_reg <= buf_val_3_y_addr_reg_1091_pp0_iter9_reg;
        buf_val_3_y_addr_reg_1091_pp0_iter11_reg <= buf_val_3_y_addr_reg_1091_pp0_iter10_reg;
        buf_val_3_y_addr_reg_1091_pp0_iter12_reg <= buf_val_3_y_addr_reg_1091_pp0_iter11_reg;
        buf_val_3_y_addr_reg_1091_pp0_iter9_reg <= buf_val_3_y_addr_reg_1091;
        buf_val_3_z_addr_reg_1097_pp0_iter10_reg <= buf_val_3_z_addr_reg_1097_pp0_iter9_reg;
        buf_val_3_z_addr_reg_1097_pp0_iter11_reg <= buf_val_3_z_addr_reg_1097_pp0_iter10_reg;
        buf_val_3_z_addr_reg_1097_pp0_iter12_reg <= buf_val_3_z_addr_reg_1097_pp0_iter11_reg;
        buf_val_3_z_addr_reg_1097_pp0_iter9_reg <= buf_val_3_z_addr_reg_1097;
        buf_val_4_x_addr_reg_1103_pp0_iter10_reg <= buf_val_4_x_addr_reg_1103_pp0_iter9_reg;
        buf_val_4_x_addr_reg_1103_pp0_iter11_reg <= buf_val_4_x_addr_reg_1103_pp0_iter10_reg;
        buf_val_4_x_addr_reg_1103_pp0_iter12_reg <= buf_val_4_x_addr_reg_1103_pp0_iter11_reg;
        buf_val_4_x_addr_reg_1103_pp0_iter13_reg <= buf_val_4_x_addr_reg_1103_pp0_iter12_reg;
        buf_val_4_x_addr_reg_1103_pp0_iter14_reg <= buf_val_4_x_addr_reg_1103_pp0_iter13_reg;
        buf_val_4_x_addr_reg_1103_pp0_iter15_reg <= buf_val_4_x_addr_reg_1103_pp0_iter14_reg;
        buf_val_4_x_addr_reg_1103_pp0_iter16_reg <= buf_val_4_x_addr_reg_1103_pp0_iter15_reg;
        buf_val_4_x_addr_reg_1103_pp0_iter9_reg <= buf_val_4_x_addr_reg_1103;
        buf_val_4_y_addr_reg_1109_pp0_iter10_reg <= buf_val_4_y_addr_reg_1109_pp0_iter9_reg;
        buf_val_4_y_addr_reg_1109_pp0_iter11_reg <= buf_val_4_y_addr_reg_1109_pp0_iter10_reg;
        buf_val_4_y_addr_reg_1109_pp0_iter12_reg <= buf_val_4_y_addr_reg_1109_pp0_iter11_reg;
        buf_val_4_y_addr_reg_1109_pp0_iter13_reg <= buf_val_4_y_addr_reg_1109_pp0_iter12_reg;
        buf_val_4_y_addr_reg_1109_pp0_iter14_reg <= buf_val_4_y_addr_reg_1109_pp0_iter13_reg;
        buf_val_4_y_addr_reg_1109_pp0_iter15_reg <= buf_val_4_y_addr_reg_1109_pp0_iter14_reg;
        buf_val_4_y_addr_reg_1109_pp0_iter16_reg <= buf_val_4_y_addr_reg_1109_pp0_iter15_reg;
        buf_val_4_y_addr_reg_1109_pp0_iter9_reg <= buf_val_4_y_addr_reg_1109;
        buf_val_4_z_addr_reg_1115_pp0_iter10_reg <= buf_val_4_z_addr_reg_1115_pp0_iter9_reg;
        buf_val_4_z_addr_reg_1115_pp0_iter11_reg <= buf_val_4_z_addr_reg_1115_pp0_iter10_reg;
        buf_val_4_z_addr_reg_1115_pp0_iter12_reg <= buf_val_4_z_addr_reg_1115_pp0_iter11_reg;
        buf_val_4_z_addr_reg_1115_pp0_iter13_reg <= buf_val_4_z_addr_reg_1115_pp0_iter12_reg;
        buf_val_4_z_addr_reg_1115_pp0_iter14_reg <= buf_val_4_z_addr_reg_1115_pp0_iter13_reg;
        buf_val_4_z_addr_reg_1115_pp0_iter15_reg <= buf_val_4_z_addr_reg_1115_pp0_iter14_reg;
        buf_val_4_z_addr_reg_1115_pp0_iter16_reg <= buf_val_4_z_addr_reg_1115_pp0_iter15_reg;
        buf_val_4_z_addr_reg_1115_pp0_iter9_reg <= buf_val_4_z_addr_reg_1115;
        buf_val_5_x_addr_reg_1121_pp0_iter10_reg <= buf_val_5_x_addr_reg_1121_pp0_iter9_reg;
        buf_val_5_x_addr_reg_1121_pp0_iter11_reg <= buf_val_5_x_addr_reg_1121_pp0_iter10_reg;
        buf_val_5_x_addr_reg_1121_pp0_iter12_reg <= buf_val_5_x_addr_reg_1121_pp0_iter11_reg;
        buf_val_5_x_addr_reg_1121_pp0_iter13_reg <= buf_val_5_x_addr_reg_1121_pp0_iter12_reg;
        buf_val_5_x_addr_reg_1121_pp0_iter14_reg <= buf_val_5_x_addr_reg_1121_pp0_iter13_reg;
        buf_val_5_x_addr_reg_1121_pp0_iter15_reg <= buf_val_5_x_addr_reg_1121_pp0_iter14_reg;
        buf_val_5_x_addr_reg_1121_pp0_iter16_reg <= buf_val_5_x_addr_reg_1121_pp0_iter15_reg;
        buf_val_5_x_addr_reg_1121_pp0_iter9_reg <= buf_val_5_x_addr_reg_1121;
        buf_val_5_y_addr_reg_1127_pp0_iter10_reg <= buf_val_5_y_addr_reg_1127_pp0_iter9_reg;
        buf_val_5_y_addr_reg_1127_pp0_iter11_reg <= buf_val_5_y_addr_reg_1127_pp0_iter10_reg;
        buf_val_5_y_addr_reg_1127_pp0_iter12_reg <= buf_val_5_y_addr_reg_1127_pp0_iter11_reg;
        buf_val_5_y_addr_reg_1127_pp0_iter13_reg <= buf_val_5_y_addr_reg_1127_pp0_iter12_reg;
        buf_val_5_y_addr_reg_1127_pp0_iter14_reg <= buf_val_5_y_addr_reg_1127_pp0_iter13_reg;
        buf_val_5_y_addr_reg_1127_pp0_iter15_reg <= buf_val_5_y_addr_reg_1127_pp0_iter14_reg;
        buf_val_5_y_addr_reg_1127_pp0_iter16_reg <= buf_val_5_y_addr_reg_1127_pp0_iter15_reg;
        buf_val_5_y_addr_reg_1127_pp0_iter9_reg <= buf_val_5_y_addr_reg_1127;
        buf_val_5_z_addr_reg_1133_pp0_iter10_reg <= buf_val_5_z_addr_reg_1133_pp0_iter9_reg;
        buf_val_5_z_addr_reg_1133_pp0_iter11_reg <= buf_val_5_z_addr_reg_1133_pp0_iter10_reg;
        buf_val_5_z_addr_reg_1133_pp0_iter12_reg <= buf_val_5_z_addr_reg_1133_pp0_iter11_reg;
        buf_val_5_z_addr_reg_1133_pp0_iter13_reg <= buf_val_5_z_addr_reg_1133_pp0_iter12_reg;
        buf_val_5_z_addr_reg_1133_pp0_iter14_reg <= buf_val_5_z_addr_reg_1133_pp0_iter13_reg;
        buf_val_5_z_addr_reg_1133_pp0_iter15_reg <= buf_val_5_z_addr_reg_1133_pp0_iter14_reg;
        buf_val_5_z_addr_reg_1133_pp0_iter16_reg <= buf_val_5_z_addr_reg_1133_pp0_iter15_reg;
        buf_val_5_z_addr_reg_1133_pp0_iter9_reg <= buf_val_5_z_addr_reg_1133;
        buf_val_6_x_load_reg_1004_pp0_iter10_reg <= buf_val_6_x_load_reg_1004_pp0_iter9_reg;
        buf_val_6_x_load_reg_1004_pp0_iter11_reg <= buf_val_6_x_load_reg_1004_pp0_iter10_reg;
        buf_val_6_x_load_reg_1004_pp0_iter12_reg <= buf_val_6_x_load_reg_1004_pp0_iter11_reg;
        buf_val_6_x_load_reg_1004_pp0_iter13_reg <= buf_val_6_x_load_reg_1004_pp0_iter12_reg;
        buf_val_6_x_load_reg_1004_pp0_iter14_reg <= buf_val_6_x_load_reg_1004_pp0_iter13_reg;
        buf_val_6_x_load_reg_1004_pp0_iter15_reg <= buf_val_6_x_load_reg_1004_pp0_iter14_reg;
        buf_val_6_x_load_reg_1004_pp0_iter16_reg <= buf_val_6_x_load_reg_1004_pp0_iter15_reg;
        buf_val_6_x_load_reg_1004_pp0_iter17_reg <= buf_val_6_x_load_reg_1004_pp0_iter16_reg;
        buf_val_6_x_load_reg_1004_pp0_iter18_reg <= buf_val_6_x_load_reg_1004_pp0_iter17_reg;
        buf_val_6_x_load_reg_1004_pp0_iter19_reg <= buf_val_6_x_load_reg_1004_pp0_iter18_reg;
        buf_val_6_x_load_reg_1004_pp0_iter20_reg <= buf_val_6_x_load_reg_1004_pp0_iter19_reg;
        buf_val_6_x_load_reg_1004_pp0_iter21_reg <= buf_val_6_x_load_reg_1004_pp0_iter20_reg;
        buf_val_6_x_load_reg_1004_pp0_iter2_reg <= buf_val_6_x_load_reg_1004;
        buf_val_6_x_load_reg_1004_pp0_iter3_reg <= buf_val_6_x_load_reg_1004_pp0_iter2_reg;
        buf_val_6_x_load_reg_1004_pp0_iter4_reg <= buf_val_6_x_load_reg_1004_pp0_iter3_reg;
        buf_val_6_x_load_reg_1004_pp0_iter5_reg <= buf_val_6_x_load_reg_1004_pp0_iter4_reg;
        buf_val_6_x_load_reg_1004_pp0_iter6_reg <= buf_val_6_x_load_reg_1004_pp0_iter5_reg;
        buf_val_6_x_load_reg_1004_pp0_iter7_reg <= buf_val_6_x_load_reg_1004_pp0_iter6_reg;
        buf_val_6_x_load_reg_1004_pp0_iter8_reg <= buf_val_6_x_load_reg_1004_pp0_iter7_reg;
        buf_val_6_x_load_reg_1004_pp0_iter9_reg <= buf_val_6_x_load_reg_1004_pp0_iter8_reg;
        buf_val_6_y_load_reg_1010_pp0_iter10_reg <= buf_val_6_y_load_reg_1010_pp0_iter9_reg;
        buf_val_6_y_load_reg_1010_pp0_iter11_reg <= buf_val_6_y_load_reg_1010_pp0_iter10_reg;
        buf_val_6_y_load_reg_1010_pp0_iter12_reg <= buf_val_6_y_load_reg_1010_pp0_iter11_reg;
        buf_val_6_y_load_reg_1010_pp0_iter13_reg <= buf_val_6_y_load_reg_1010_pp0_iter12_reg;
        buf_val_6_y_load_reg_1010_pp0_iter14_reg <= buf_val_6_y_load_reg_1010_pp0_iter13_reg;
        buf_val_6_y_load_reg_1010_pp0_iter15_reg <= buf_val_6_y_load_reg_1010_pp0_iter14_reg;
        buf_val_6_y_load_reg_1010_pp0_iter16_reg <= buf_val_6_y_load_reg_1010_pp0_iter15_reg;
        buf_val_6_y_load_reg_1010_pp0_iter17_reg <= buf_val_6_y_load_reg_1010_pp0_iter16_reg;
        buf_val_6_y_load_reg_1010_pp0_iter18_reg <= buf_val_6_y_load_reg_1010_pp0_iter17_reg;
        buf_val_6_y_load_reg_1010_pp0_iter19_reg <= buf_val_6_y_load_reg_1010_pp0_iter18_reg;
        buf_val_6_y_load_reg_1010_pp0_iter20_reg <= buf_val_6_y_load_reg_1010_pp0_iter19_reg;
        buf_val_6_y_load_reg_1010_pp0_iter21_reg <= buf_val_6_y_load_reg_1010_pp0_iter20_reg;
        buf_val_6_y_load_reg_1010_pp0_iter2_reg <= buf_val_6_y_load_reg_1010;
        buf_val_6_y_load_reg_1010_pp0_iter3_reg <= buf_val_6_y_load_reg_1010_pp0_iter2_reg;
        buf_val_6_y_load_reg_1010_pp0_iter4_reg <= buf_val_6_y_load_reg_1010_pp0_iter3_reg;
        buf_val_6_y_load_reg_1010_pp0_iter5_reg <= buf_val_6_y_load_reg_1010_pp0_iter4_reg;
        buf_val_6_y_load_reg_1010_pp0_iter6_reg <= buf_val_6_y_load_reg_1010_pp0_iter5_reg;
        buf_val_6_y_load_reg_1010_pp0_iter7_reg <= buf_val_6_y_load_reg_1010_pp0_iter6_reg;
        buf_val_6_y_load_reg_1010_pp0_iter8_reg <= buf_val_6_y_load_reg_1010_pp0_iter7_reg;
        buf_val_6_y_load_reg_1010_pp0_iter9_reg <= buf_val_6_y_load_reg_1010_pp0_iter8_reg;
        buf_val_6_z_load_reg_1016_pp0_iter10_reg <= buf_val_6_z_load_reg_1016_pp0_iter9_reg;
        buf_val_6_z_load_reg_1016_pp0_iter11_reg <= buf_val_6_z_load_reg_1016_pp0_iter10_reg;
        buf_val_6_z_load_reg_1016_pp0_iter12_reg <= buf_val_6_z_load_reg_1016_pp0_iter11_reg;
        buf_val_6_z_load_reg_1016_pp0_iter13_reg <= buf_val_6_z_load_reg_1016_pp0_iter12_reg;
        buf_val_6_z_load_reg_1016_pp0_iter14_reg <= buf_val_6_z_load_reg_1016_pp0_iter13_reg;
        buf_val_6_z_load_reg_1016_pp0_iter15_reg <= buf_val_6_z_load_reg_1016_pp0_iter14_reg;
        buf_val_6_z_load_reg_1016_pp0_iter16_reg <= buf_val_6_z_load_reg_1016_pp0_iter15_reg;
        buf_val_6_z_load_reg_1016_pp0_iter17_reg <= buf_val_6_z_load_reg_1016_pp0_iter16_reg;
        buf_val_6_z_load_reg_1016_pp0_iter18_reg <= buf_val_6_z_load_reg_1016_pp0_iter17_reg;
        buf_val_6_z_load_reg_1016_pp0_iter19_reg <= buf_val_6_z_load_reg_1016_pp0_iter18_reg;
        buf_val_6_z_load_reg_1016_pp0_iter20_reg <= buf_val_6_z_load_reg_1016_pp0_iter19_reg;
        buf_val_6_z_load_reg_1016_pp0_iter21_reg <= buf_val_6_z_load_reg_1016_pp0_iter20_reg;
        buf_val_6_z_load_reg_1016_pp0_iter2_reg <= buf_val_6_z_load_reg_1016;
        buf_val_6_z_load_reg_1016_pp0_iter3_reg <= buf_val_6_z_load_reg_1016_pp0_iter2_reg;
        buf_val_6_z_load_reg_1016_pp0_iter4_reg <= buf_val_6_z_load_reg_1016_pp0_iter3_reg;
        buf_val_6_z_load_reg_1016_pp0_iter5_reg <= buf_val_6_z_load_reg_1016_pp0_iter4_reg;
        buf_val_6_z_load_reg_1016_pp0_iter6_reg <= buf_val_6_z_load_reg_1016_pp0_iter5_reg;
        buf_val_6_z_load_reg_1016_pp0_iter7_reg <= buf_val_6_z_load_reg_1016_pp0_iter6_reg;
        buf_val_6_z_load_reg_1016_pp0_iter8_reg <= buf_val_6_z_load_reg_1016_pp0_iter7_reg;
        buf_val_6_z_load_reg_1016_pp0_iter9_reg <= buf_val_6_z_load_reg_1016_pp0_iter8_reg;
        exitcond_flatten_reg_906_pp0_iter10_reg <= exitcond_flatten_reg_906_pp0_iter9_reg;
        exitcond_flatten_reg_906_pp0_iter11_reg <= exitcond_flatten_reg_906_pp0_iter10_reg;
        exitcond_flatten_reg_906_pp0_iter12_reg <= exitcond_flatten_reg_906_pp0_iter11_reg;
        exitcond_flatten_reg_906_pp0_iter13_reg <= exitcond_flatten_reg_906_pp0_iter12_reg;
        exitcond_flatten_reg_906_pp0_iter14_reg <= exitcond_flatten_reg_906_pp0_iter13_reg;
        exitcond_flatten_reg_906_pp0_iter15_reg <= exitcond_flatten_reg_906_pp0_iter14_reg;
        exitcond_flatten_reg_906_pp0_iter16_reg <= exitcond_flatten_reg_906_pp0_iter15_reg;
        exitcond_flatten_reg_906_pp0_iter17_reg <= exitcond_flatten_reg_906_pp0_iter16_reg;
        exitcond_flatten_reg_906_pp0_iter18_reg <= exitcond_flatten_reg_906_pp0_iter17_reg;
        exitcond_flatten_reg_906_pp0_iter19_reg <= exitcond_flatten_reg_906_pp0_iter18_reg;
        exitcond_flatten_reg_906_pp0_iter20_reg <= exitcond_flatten_reg_906_pp0_iter19_reg;
        exitcond_flatten_reg_906_pp0_iter21_reg <= exitcond_flatten_reg_906_pp0_iter20_reg;
        exitcond_flatten_reg_906_pp0_iter22_reg <= exitcond_flatten_reg_906_pp0_iter21_reg;
        exitcond_flatten_reg_906_pp0_iter23_reg <= exitcond_flatten_reg_906_pp0_iter22_reg;
        exitcond_flatten_reg_906_pp0_iter24_reg <= exitcond_flatten_reg_906_pp0_iter23_reg;
        exitcond_flatten_reg_906_pp0_iter25_reg <= exitcond_flatten_reg_906_pp0_iter24_reg;
        exitcond_flatten_reg_906_pp0_iter26_reg <= exitcond_flatten_reg_906_pp0_iter25_reg;
        exitcond_flatten_reg_906_pp0_iter27_reg <= exitcond_flatten_reg_906_pp0_iter26_reg;
        exitcond_flatten_reg_906_pp0_iter2_reg <= exitcond_flatten_reg_906_pp0_iter1_reg;
        exitcond_flatten_reg_906_pp0_iter3_reg <= exitcond_flatten_reg_906_pp0_iter2_reg;
        exitcond_flatten_reg_906_pp0_iter4_reg <= exitcond_flatten_reg_906_pp0_iter3_reg;
        exitcond_flatten_reg_906_pp0_iter5_reg <= exitcond_flatten_reg_906_pp0_iter4_reg;
        exitcond_flatten_reg_906_pp0_iter6_reg <= exitcond_flatten_reg_906_pp0_iter5_reg;
        exitcond_flatten_reg_906_pp0_iter7_reg <= exitcond_flatten_reg_906_pp0_iter6_reg;
        exitcond_flatten_reg_906_pp0_iter8_reg <= exitcond_flatten_reg_906_pp0_iter7_reg;
        exitcond_flatten_reg_906_pp0_iter9_reg <= exitcond_flatten_reg_906_pp0_iter8_reg;
        or_cond_mid2_reg_919_pp0_iter10_reg <= or_cond_mid2_reg_919_pp0_iter9_reg;
        or_cond_mid2_reg_919_pp0_iter11_reg <= or_cond_mid2_reg_919_pp0_iter10_reg;
        or_cond_mid2_reg_919_pp0_iter12_reg <= or_cond_mid2_reg_919_pp0_iter11_reg;
        or_cond_mid2_reg_919_pp0_iter13_reg <= or_cond_mid2_reg_919_pp0_iter12_reg;
        or_cond_mid2_reg_919_pp0_iter14_reg <= or_cond_mid2_reg_919_pp0_iter13_reg;
        or_cond_mid2_reg_919_pp0_iter15_reg <= or_cond_mid2_reg_919_pp0_iter14_reg;
        or_cond_mid2_reg_919_pp0_iter16_reg <= or_cond_mid2_reg_919_pp0_iter15_reg;
        or_cond_mid2_reg_919_pp0_iter17_reg <= or_cond_mid2_reg_919_pp0_iter16_reg;
        or_cond_mid2_reg_919_pp0_iter18_reg <= or_cond_mid2_reg_919_pp0_iter17_reg;
        or_cond_mid2_reg_919_pp0_iter19_reg <= or_cond_mid2_reg_919_pp0_iter18_reg;
        or_cond_mid2_reg_919_pp0_iter20_reg <= or_cond_mid2_reg_919_pp0_iter19_reg;
        or_cond_mid2_reg_919_pp0_iter21_reg <= or_cond_mid2_reg_919_pp0_iter20_reg;
        or_cond_mid2_reg_919_pp0_iter22_reg <= or_cond_mid2_reg_919_pp0_iter21_reg;
        or_cond_mid2_reg_919_pp0_iter23_reg <= or_cond_mid2_reg_919_pp0_iter22_reg;
        or_cond_mid2_reg_919_pp0_iter24_reg <= or_cond_mid2_reg_919_pp0_iter23_reg;
        or_cond_mid2_reg_919_pp0_iter25_reg <= or_cond_mid2_reg_919_pp0_iter24_reg;
        or_cond_mid2_reg_919_pp0_iter26_reg <= or_cond_mid2_reg_919_pp0_iter25_reg;
        or_cond_mid2_reg_919_pp0_iter27_reg <= or_cond_mid2_reg_919_pp0_iter26_reg;
        or_cond_mid2_reg_919_pp0_iter28_reg <= or_cond_mid2_reg_919_pp0_iter27_reg;
        or_cond_mid2_reg_919_pp0_iter29_reg <= or_cond_mid2_reg_919_pp0_iter28_reg;
        or_cond_mid2_reg_919_pp0_iter2_reg <= or_cond_mid2_reg_919_pp0_iter1_reg;
        or_cond_mid2_reg_919_pp0_iter30_reg <= or_cond_mid2_reg_919_pp0_iter29_reg;
        or_cond_mid2_reg_919_pp0_iter31_reg <= or_cond_mid2_reg_919_pp0_iter30_reg;
        or_cond_mid2_reg_919_pp0_iter32_reg <= or_cond_mid2_reg_919_pp0_iter31_reg;
        or_cond_mid2_reg_919_pp0_iter3_reg <= or_cond_mid2_reg_919_pp0_iter2_reg;
        or_cond_mid2_reg_919_pp0_iter4_reg <= or_cond_mid2_reg_919_pp0_iter3_reg;
        or_cond_mid2_reg_919_pp0_iter5_reg <= or_cond_mid2_reg_919_pp0_iter4_reg;
        or_cond_mid2_reg_919_pp0_iter6_reg <= or_cond_mid2_reg_919_pp0_iter5_reg;
        or_cond_mid2_reg_919_pp0_iter7_reg <= or_cond_mid2_reg_919_pp0_iter6_reg;
        or_cond_mid2_reg_919_pp0_iter8_reg <= or_cond_mid2_reg_919_pp0_iter7_reg;
        or_cond_mid2_reg_919_pp0_iter9_reg <= or_cond_mid2_reg_919_pp0_iter8_reg;
        tmp_37_mid2_reg_923_pp0_iter10_reg <= tmp_37_mid2_reg_923_pp0_iter9_reg;
        tmp_37_mid2_reg_923_pp0_iter11_reg <= tmp_37_mid2_reg_923_pp0_iter10_reg;
        tmp_37_mid2_reg_923_pp0_iter12_reg <= tmp_37_mid2_reg_923_pp0_iter11_reg;
        tmp_37_mid2_reg_923_pp0_iter13_reg <= tmp_37_mid2_reg_923_pp0_iter12_reg;
        tmp_37_mid2_reg_923_pp0_iter14_reg <= tmp_37_mid2_reg_923_pp0_iter13_reg;
        tmp_37_mid2_reg_923_pp0_iter15_reg <= tmp_37_mid2_reg_923_pp0_iter14_reg;
        tmp_37_mid2_reg_923_pp0_iter16_reg <= tmp_37_mid2_reg_923_pp0_iter15_reg;
        tmp_37_mid2_reg_923_pp0_iter17_reg <= tmp_37_mid2_reg_923_pp0_iter16_reg;
        tmp_37_mid2_reg_923_pp0_iter18_reg <= tmp_37_mid2_reg_923_pp0_iter17_reg;
        tmp_37_mid2_reg_923_pp0_iter19_reg <= tmp_37_mid2_reg_923_pp0_iter18_reg;
        tmp_37_mid2_reg_923_pp0_iter20_reg <= tmp_37_mid2_reg_923_pp0_iter19_reg;
        tmp_37_mid2_reg_923_pp0_iter21_reg <= tmp_37_mid2_reg_923_pp0_iter20_reg;
        tmp_37_mid2_reg_923_pp0_iter22_reg <= tmp_37_mid2_reg_923_pp0_iter21_reg;
        tmp_37_mid2_reg_923_pp0_iter23_reg <= tmp_37_mid2_reg_923_pp0_iter22_reg;
        tmp_37_mid2_reg_923_pp0_iter24_reg <= tmp_37_mid2_reg_923_pp0_iter23_reg;
        tmp_37_mid2_reg_923_pp0_iter25_reg <= tmp_37_mid2_reg_923_pp0_iter24_reg;
        tmp_37_mid2_reg_923_pp0_iter26_reg <= tmp_37_mid2_reg_923_pp0_iter25_reg;
        tmp_37_mid2_reg_923_pp0_iter27_reg <= tmp_37_mid2_reg_923_pp0_iter26_reg;
        tmp_37_mid2_reg_923_pp0_iter28_reg <= tmp_37_mid2_reg_923_pp0_iter27_reg;
        tmp_37_mid2_reg_923_pp0_iter29_reg <= tmp_37_mid2_reg_923_pp0_iter28_reg;
        tmp_37_mid2_reg_923_pp0_iter2_reg <= tmp_37_mid2_reg_923_pp0_iter1_reg;
        tmp_37_mid2_reg_923_pp0_iter30_reg <= tmp_37_mid2_reg_923_pp0_iter29_reg;
        tmp_37_mid2_reg_923_pp0_iter31_reg <= tmp_37_mid2_reg_923_pp0_iter30_reg;
        tmp_37_mid2_reg_923_pp0_iter32_reg <= tmp_37_mid2_reg_923_pp0_iter31_reg;
        tmp_37_mid2_reg_923_pp0_iter3_reg <= tmp_37_mid2_reg_923_pp0_iter2_reg;
        tmp_37_mid2_reg_923_pp0_iter4_reg <= tmp_37_mid2_reg_923_pp0_iter3_reg;
        tmp_37_mid2_reg_923_pp0_iter5_reg <= tmp_37_mid2_reg_923_pp0_iter4_reg;
        tmp_37_mid2_reg_923_pp0_iter6_reg <= tmp_37_mid2_reg_923_pp0_iter5_reg;
        tmp_37_mid2_reg_923_pp0_iter7_reg <= tmp_37_mid2_reg_923_pp0_iter6_reg;
        tmp_37_mid2_reg_923_pp0_iter8_reg <= tmp_37_mid2_reg_923_pp0_iter7_reg;
        tmp_37_mid2_reg_923_pp0_iter9_reg <= tmp_37_mid2_reg_923_pp0_iter8_reg;
        tmp_40_reg_932_pp0_iter2_reg[10 : 0] <= tmp_40_reg_932_pp0_iter1_reg[10 : 0];
        tmp_40_reg_932_pp0_iter3_reg[10 : 0] <= tmp_40_reg_932_pp0_iter2_reg[10 : 0];
        tmp_40_reg_932_pp0_iter4_reg[10 : 0] <= tmp_40_reg_932_pp0_iter3_reg[10 : 0];
        tmp_40_reg_932_pp0_iter5_reg[10 : 0] <= tmp_40_reg_932_pp0_iter4_reg[10 : 0];
        tmp_40_reg_932_pp0_iter6_reg[10 : 0] <= tmp_40_reg_932_pp0_iter5_reg[10 : 0];
        tmp_40_reg_932_pp0_iter7_reg[10 : 0] <= tmp_40_reg_932_pp0_iter6_reg[10 : 0];
        tmp_mid2_reg_915_pp0_iter10_reg <= tmp_mid2_reg_915_pp0_iter9_reg;
        tmp_mid2_reg_915_pp0_iter11_reg <= tmp_mid2_reg_915_pp0_iter10_reg;
        tmp_mid2_reg_915_pp0_iter12_reg <= tmp_mid2_reg_915_pp0_iter11_reg;
        tmp_mid2_reg_915_pp0_iter13_reg <= tmp_mid2_reg_915_pp0_iter12_reg;
        tmp_mid2_reg_915_pp0_iter14_reg <= tmp_mid2_reg_915_pp0_iter13_reg;
        tmp_mid2_reg_915_pp0_iter15_reg <= tmp_mid2_reg_915_pp0_iter14_reg;
        tmp_mid2_reg_915_pp0_iter16_reg <= tmp_mid2_reg_915_pp0_iter15_reg;
        tmp_mid2_reg_915_pp0_iter17_reg <= tmp_mid2_reg_915_pp0_iter16_reg;
        tmp_mid2_reg_915_pp0_iter18_reg <= tmp_mid2_reg_915_pp0_iter17_reg;
        tmp_mid2_reg_915_pp0_iter19_reg <= tmp_mid2_reg_915_pp0_iter18_reg;
        tmp_mid2_reg_915_pp0_iter20_reg <= tmp_mid2_reg_915_pp0_iter19_reg;
        tmp_mid2_reg_915_pp0_iter21_reg <= tmp_mid2_reg_915_pp0_iter20_reg;
        tmp_mid2_reg_915_pp0_iter22_reg <= tmp_mid2_reg_915_pp0_iter21_reg;
        tmp_mid2_reg_915_pp0_iter23_reg <= tmp_mid2_reg_915_pp0_iter22_reg;
        tmp_mid2_reg_915_pp0_iter24_reg <= tmp_mid2_reg_915_pp0_iter23_reg;
        tmp_mid2_reg_915_pp0_iter25_reg <= tmp_mid2_reg_915_pp0_iter24_reg;
        tmp_mid2_reg_915_pp0_iter26_reg <= tmp_mid2_reg_915_pp0_iter25_reg;
        tmp_mid2_reg_915_pp0_iter27_reg <= tmp_mid2_reg_915_pp0_iter26_reg;
        tmp_mid2_reg_915_pp0_iter2_reg <= tmp_mid2_reg_915_pp0_iter1_reg;
        tmp_mid2_reg_915_pp0_iter3_reg <= tmp_mid2_reg_915_pp0_iter2_reg;
        tmp_mid2_reg_915_pp0_iter4_reg <= tmp_mid2_reg_915_pp0_iter3_reg;
        tmp_mid2_reg_915_pp0_iter5_reg <= tmp_mid2_reg_915_pp0_iter4_reg;
        tmp_mid2_reg_915_pp0_iter6_reg <= tmp_mid2_reg_915_pp0_iter5_reg;
        tmp_mid2_reg_915_pp0_iter7_reg <= tmp_mid2_reg_915_pp0_iter6_reg;
        tmp_mid2_reg_915_pp0_iter8_reg <= tmp_mid2_reg_915_pp0_iter7_reg;
        tmp_mid2_reg_915_pp0_iter9_reg <= tmp_mid2_reg_915_pp0_iter8_reg;
        tmp_x_reg_1022_pp0_iter10_reg <= tmp_x_reg_1022_pp0_iter9_reg;
        tmp_x_reg_1022_pp0_iter11_reg <= tmp_x_reg_1022_pp0_iter10_reg;
        tmp_x_reg_1022_pp0_iter12_reg <= tmp_x_reg_1022_pp0_iter11_reg;
        tmp_x_reg_1022_pp0_iter13_reg <= tmp_x_reg_1022_pp0_iter12_reg;
        tmp_x_reg_1022_pp0_iter14_reg <= tmp_x_reg_1022_pp0_iter13_reg;
        tmp_x_reg_1022_pp0_iter15_reg <= tmp_x_reg_1022_pp0_iter14_reg;
        tmp_x_reg_1022_pp0_iter16_reg <= tmp_x_reg_1022_pp0_iter15_reg;
        tmp_x_reg_1022_pp0_iter17_reg <= tmp_x_reg_1022_pp0_iter16_reg;
        tmp_x_reg_1022_pp0_iter18_reg <= tmp_x_reg_1022_pp0_iter17_reg;
        tmp_x_reg_1022_pp0_iter19_reg <= tmp_x_reg_1022_pp0_iter18_reg;
        tmp_x_reg_1022_pp0_iter20_reg <= tmp_x_reg_1022_pp0_iter19_reg;
        tmp_x_reg_1022_pp0_iter21_reg <= tmp_x_reg_1022_pp0_iter20_reg;
        tmp_x_reg_1022_pp0_iter22_reg <= tmp_x_reg_1022_pp0_iter21_reg;
        tmp_x_reg_1022_pp0_iter23_reg <= tmp_x_reg_1022_pp0_iter22_reg;
        tmp_x_reg_1022_pp0_iter24_reg <= tmp_x_reg_1022_pp0_iter23_reg;
        tmp_x_reg_1022_pp0_iter2_reg <= tmp_x_reg_1022;
        tmp_x_reg_1022_pp0_iter3_reg <= tmp_x_reg_1022_pp0_iter2_reg;
        tmp_x_reg_1022_pp0_iter4_reg <= tmp_x_reg_1022_pp0_iter3_reg;
        tmp_x_reg_1022_pp0_iter5_reg <= tmp_x_reg_1022_pp0_iter4_reg;
        tmp_x_reg_1022_pp0_iter6_reg <= tmp_x_reg_1022_pp0_iter5_reg;
        tmp_x_reg_1022_pp0_iter7_reg <= tmp_x_reg_1022_pp0_iter6_reg;
        tmp_x_reg_1022_pp0_iter8_reg <= tmp_x_reg_1022_pp0_iter7_reg;
        tmp_x_reg_1022_pp0_iter9_reg <= tmp_x_reg_1022_pp0_iter8_reg;
        tmp_y_reg_1027_pp0_iter10_reg <= tmp_y_reg_1027_pp0_iter9_reg;
        tmp_y_reg_1027_pp0_iter11_reg <= tmp_y_reg_1027_pp0_iter10_reg;
        tmp_y_reg_1027_pp0_iter12_reg <= tmp_y_reg_1027_pp0_iter11_reg;
        tmp_y_reg_1027_pp0_iter13_reg <= tmp_y_reg_1027_pp0_iter12_reg;
        tmp_y_reg_1027_pp0_iter14_reg <= tmp_y_reg_1027_pp0_iter13_reg;
        tmp_y_reg_1027_pp0_iter15_reg <= tmp_y_reg_1027_pp0_iter14_reg;
        tmp_y_reg_1027_pp0_iter16_reg <= tmp_y_reg_1027_pp0_iter15_reg;
        tmp_y_reg_1027_pp0_iter17_reg <= tmp_y_reg_1027_pp0_iter16_reg;
        tmp_y_reg_1027_pp0_iter18_reg <= tmp_y_reg_1027_pp0_iter17_reg;
        tmp_y_reg_1027_pp0_iter19_reg <= tmp_y_reg_1027_pp0_iter18_reg;
        tmp_y_reg_1027_pp0_iter20_reg <= tmp_y_reg_1027_pp0_iter19_reg;
        tmp_y_reg_1027_pp0_iter21_reg <= tmp_y_reg_1027_pp0_iter20_reg;
        tmp_y_reg_1027_pp0_iter22_reg <= tmp_y_reg_1027_pp0_iter21_reg;
        tmp_y_reg_1027_pp0_iter23_reg <= tmp_y_reg_1027_pp0_iter22_reg;
        tmp_y_reg_1027_pp0_iter24_reg <= tmp_y_reg_1027_pp0_iter23_reg;
        tmp_y_reg_1027_pp0_iter2_reg <= tmp_y_reg_1027;
        tmp_y_reg_1027_pp0_iter3_reg <= tmp_y_reg_1027_pp0_iter2_reg;
        tmp_y_reg_1027_pp0_iter4_reg <= tmp_y_reg_1027_pp0_iter3_reg;
        tmp_y_reg_1027_pp0_iter5_reg <= tmp_y_reg_1027_pp0_iter4_reg;
        tmp_y_reg_1027_pp0_iter6_reg <= tmp_y_reg_1027_pp0_iter5_reg;
        tmp_y_reg_1027_pp0_iter7_reg <= tmp_y_reg_1027_pp0_iter6_reg;
        tmp_y_reg_1027_pp0_iter8_reg <= tmp_y_reg_1027_pp0_iter7_reg;
        tmp_y_reg_1027_pp0_iter9_reg <= tmp_y_reg_1027_pp0_iter8_reg;
        tmp_z_reg_1032_pp0_iter10_reg <= tmp_z_reg_1032_pp0_iter9_reg;
        tmp_z_reg_1032_pp0_iter11_reg <= tmp_z_reg_1032_pp0_iter10_reg;
        tmp_z_reg_1032_pp0_iter12_reg <= tmp_z_reg_1032_pp0_iter11_reg;
        tmp_z_reg_1032_pp0_iter13_reg <= tmp_z_reg_1032_pp0_iter12_reg;
        tmp_z_reg_1032_pp0_iter14_reg <= tmp_z_reg_1032_pp0_iter13_reg;
        tmp_z_reg_1032_pp0_iter15_reg <= tmp_z_reg_1032_pp0_iter14_reg;
        tmp_z_reg_1032_pp0_iter16_reg <= tmp_z_reg_1032_pp0_iter15_reg;
        tmp_z_reg_1032_pp0_iter17_reg <= tmp_z_reg_1032_pp0_iter16_reg;
        tmp_z_reg_1032_pp0_iter18_reg <= tmp_z_reg_1032_pp0_iter17_reg;
        tmp_z_reg_1032_pp0_iter19_reg <= tmp_z_reg_1032_pp0_iter18_reg;
        tmp_z_reg_1032_pp0_iter20_reg <= tmp_z_reg_1032_pp0_iter19_reg;
        tmp_z_reg_1032_pp0_iter21_reg <= tmp_z_reg_1032_pp0_iter20_reg;
        tmp_z_reg_1032_pp0_iter22_reg <= tmp_z_reg_1032_pp0_iter21_reg;
        tmp_z_reg_1032_pp0_iter23_reg <= tmp_z_reg_1032_pp0_iter22_reg;
        tmp_z_reg_1032_pp0_iter24_reg <= tmp_z_reg_1032_pp0_iter23_reg;
        tmp_z_reg_1032_pp0_iter2_reg <= tmp_z_reg_1032;
        tmp_z_reg_1032_pp0_iter3_reg <= tmp_z_reg_1032_pp0_iter2_reg;
        tmp_z_reg_1032_pp0_iter4_reg <= tmp_z_reg_1032_pp0_iter3_reg;
        tmp_z_reg_1032_pp0_iter5_reg <= tmp_z_reg_1032_pp0_iter4_reg;
        tmp_z_reg_1032_pp0_iter6_reg <= tmp_z_reg_1032_pp0_iter5_reg;
        tmp_z_reg_1032_pp0_iter7_reg <= tmp_z_reg_1032_pp0_iter6_reg;
        tmp_z_reg_1032_pp0_iter8_reg <= tmp_z_reg_1032_pp0_iter7_reg;
        tmp_z_reg_1032_pp0_iter9_reg <= tmp_z_reg_1032_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_906 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_x_load_reg_989 <= buf_val_1_x_q0;
        buf_val_1_y_load_reg_994 <= buf_val_1_y_q0;
        buf_val_1_z_load_reg_999 <= buf_val_1_z_q0;
        buf_val_6_x_load_reg_1004 <= buf_val_6_x_q0;
        buf_val_6_y_load_reg_1010 <= buf_val_6_y_q0;
        buf_val_6_z_load_reg_1016 <= buf_val_6_z_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_906_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_x_addr_reg_1037 <= tmp_40_reg_932_pp0_iter3_reg;
        buf_val_2_y_addr_reg_1043 <= tmp_40_reg_932_pp0_iter3_reg;
        buf_val_2_z_addr_reg_1049 <= tmp_40_reg_932_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_906_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_x_load_reg_1070 <= buf_val_2_x_q0;
        buf_val_2_y_load_reg_1075 <= buf_val_2_y_q0;
        buf_val_2_z_load_reg_1080 <= buf_val_2_z_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_906_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_x_addr_reg_1085 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_3_y_addr_reg_1091 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_3_z_addr_reg_1097 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_4_x_addr_reg_1103 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_4_y_addr_reg_1109 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_4_z_addr_reg_1115 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_5_x_addr_reg_1121 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_5_y_addr_reg_1127 <= tmp_40_reg_932_pp0_iter7_reg;
        buf_val_5_z_addr_reg_1133 <= tmp_40_reg_932_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_906_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_x_load_reg_1169 <= buf_val_3_x_q0;
        buf_val_3_y_load_reg_1174 <= buf_val_3_y_q0;
        buf_val_3_z_load_reg_1179 <= buf_val_3_z_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_906_pp0_iter12_reg == 1'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_x_load_reg_1214 <= buf_val_4_x_q0;
        buf_val_4_y_load_reg_1219 <= buf_val_4_y_q0;
        buf_val_4_z_load_reg_1224 <= buf_val_4_z_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_906_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_x_load_reg_1259 <= buf_val_5_x_q0;
        buf_val_5_y_load_reg_1264 <= buf_val_5_y_q0;
        buf_val_5_z_load_reg_1269 <= buf_val_5_z_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_mid2_reg_915_pp0_iter26_reg == 1'd1) & (exitcond_flatten_reg_906_pp0_iter26_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        phitmp1_reg_1339 <= grp_fu_748_p2;
        phitmp2_reg_1344 <= grp_fu_753_p2;
        phitmp_reg_1334 <= grp_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_mid2_reg_919_pp0_iter3_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_75_reg_1055 <= grp_fu_653_p2;
        tmp_76_reg_1060 <= grp_fu_658_p2;
        tmp_77_reg_1065 <= grp_fu_663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1))) begin
        tmp_x_reg_1022 <= gradient_x_dout;
        tmp_y_reg_1027 <= gradient_y_dout;
        tmp_z_reg_1032 <= gradient_z_dout;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_776_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_x_ce0 = 1'b1;
    end else begin
        buf_val_1_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_x_ce1 = 1'b1;
    end else begin
        buf_val_1_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_x_we1 = 1'b1;
    end else begin
        buf_val_1_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_y_ce0 = 1'b1;
    end else begin
        buf_val_1_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_y_ce1 = 1'b1;
    end else begin
        buf_val_1_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_y_we1 = 1'b1;
    end else begin
        buf_val_1_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_z_ce0 = 1'b1;
    end else begin
        buf_val_1_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_z_ce1 = 1'b1;
    end else begin
        buf_val_1_z_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_1_z_we1 = 1'b1;
    end else begin
        buf_val_1_z_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_x_ce0 = 1'b1;
    end else begin
        buf_val_2_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_x_ce1 = 1'b1;
    end else begin
        buf_val_2_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_x_we1 = 1'b1;
    end else begin
        buf_val_2_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_y_ce0 = 1'b1;
    end else begin
        buf_val_2_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_y_ce1 = 1'b1;
    end else begin
        buf_val_2_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_y_we1 = 1'b1;
    end else begin
        buf_val_2_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_z_ce0 = 1'b1;
    end else begin
        buf_val_2_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_z_ce1 = 1'b1;
    end else begin
        buf_val_2_z_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_2_z_we1 = 1'b1;
    end else begin
        buf_val_2_z_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_x_ce0 = 1'b1;
    end else begin
        buf_val_3_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_x_ce1 = 1'b1;
    end else begin
        buf_val_3_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter12_reg == 1'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_x_we1 = 1'b1;
    end else begin
        buf_val_3_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_y_ce0 = 1'b1;
    end else begin
        buf_val_3_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_y_ce1 = 1'b1;
    end else begin
        buf_val_3_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter12_reg == 1'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_y_we1 = 1'b1;
    end else begin
        buf_val_3_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_z_ce0 = 1'b1;
    end else begin
        buf_val_3_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_z_ce1 = 1'b1;
    end else begin
        buf_val_3_z_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter12_reg == 1'd0) & (ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_3_z_we1 = 1'b1;
    end else begin
        buf_val_3_z_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_x_ce0 = 1'b1;
    end else begin
        buf_val_4_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_x_ce1 = 1'b1;
    end else begin
        buf_val_4_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_x_we1 = 1'b1;
    end else begin
        buf_val_4_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_y_ce0 = 1'b1;
    end else begin
        buf_val_4_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_y_ce1 = 1'b1;
    end else begin
        buf_val_4_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_y_we1 = 1'b1;
    end else begin
        buf_val_4_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_z_ce0 = 1'b1;
    end else begin
        buf_val_4_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_z_ce1 = 1'b1;
    end else begin
        buf_val_4_z_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_4_z_we1 = 1'b1;
    end else begin
        buf_val_4_z_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_x_ce0 = 1'b1;
    end else begin
        buf_val_5_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_x_ce1 = 1'b1;
    end else begin
        buf_val_5_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_x_we1 = 1'b1;
    end else begin
        buf_val_5_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_y_ce0 = 1'b1;
    end else begin
        buf_val_5_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_y_ce1 = 1'b1;
    end else begin
        buf_val_5_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_y_we1 = 1'b1;
    end else begin
        buf_val_5_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_z_ce0 = 1'b1;
    end else begin
        buf_val_5_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_z_ce1 = 1'b1;
    end else begin
        buf_val_5_z_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_906_pp0_iter16_reg == 1'd0) & (ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_5_z_we1 = 1'b1;
    end else begin
        buf_val_5_z_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_6_x_ce0 = 1'b1;
    end else begin
        buf_val_6_x_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1)))) begin
        buf_val_6_x_ce1 = 1'b1;
    end else begin
        buf_val_6_x_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((ap_predicate_op116_read_state3 == 1'b1)) begin
            buf_val_6_x_d1 = gradient_x_dout;
        end else if (((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0))) begin
            buf_val_6_x_d1 = 32'd0;
        end else begin
            buf_val_6_x_d1 = 'bx;
        end
    end else begin
        buf_val_6_x_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1)))) begin
        buf_val_6_x_we1 = 1'b1;
    end else begin
        buf_val_6_x_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_6_y_ce0 = 1'b1;
    end else begin
        buf_val_6_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1)))) begin
        buf_val_6_y_ce1 = 1'b1;
    end else begin
        buf_val_6_y_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((ap_predicate_op116_read_state3 == 1'b1)) begin
            buf_val_6_y_d1 = gradient_y_dout;
        end else if (((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0))) begin
            buf_val_6_y_d1 = 32'd0;
        end else begin
            buf_val_6_y_d1 = 'bx;
        end
    end else begin
        buf_val_6_y_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1)))) begin
        buf_val_6_y_we1 = 1'b1;
    end else begin
        buf_val_6_y_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        buf_val_6_z_ce0 = 1'b1;
    end else begin
        buf_val_6_z_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1)))) begin
        buf_val_6_z_ce1 = 1'b1;
    end else begin
        buf_val_6_z_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((ap_predicate_op116_read_state3 == 1'b1)) begin
            buf_val_6_z_d1 = gradient_z_dout;
        end else if (((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0))) begin
            buf_val_6_z_d1 = 32'd0;
        end else begin
            buf_val_6_z_d1 = 'bx;
        end
    end else begin
        buf_val_6_z_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_mid2_reg_915 == 1'd0) & (exitcond_flatten_reg_906 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1)))) begin
        buf_val_6_z_we1 = 1'b1;
    end else begin
        buf_val_6_z_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_mid2_reg_915 == 1'd1) & (exitcond_flatten_reg_906 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gradient_x_blk_n = gradient_x_empty_n;
    end else begin
        gradient_x_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1))) begin
        gradient_x_read = 1'b1;
    end else begin
        gradient_x_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_mid2_reg_915 == 1'd1) & (exitcond_flatten_reg_906 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gradient_y_blk_n = gradient_y_empty_n;
    end else begin
        gradient_y_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1))) begin
        gradient_y_read = 1'b1;
    end else begin
        gradient_y_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_mid2_reg_915 == 1'd1) & (exitcond_flatten_reg_906 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gradient_z_blk_n = gradient_z_empty_n;
    end else begin
        gradient_z_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op116_read_state3 == 1'b1))) begin
        gradient_z_read = 1'b1;
    end else begin
        gradient_z_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_563_ce = 1'b1;
    end else begin
        grp_fu_563_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_568_ce = 1'b1;
    end else begin
        grp_fu_568_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_573_ce = 1'b1;
    end else begin
        grp_fu_573_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_578_ce = 1'b1;
    end else begin
        grp_fu_578_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_582_ce = 1'b1;
    end else begin
        grp_fu_582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_586_ce = 1'b1;
    end else begin
        grp_fu_586_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_590_ce = 1'b1;
    end else begin
        grp_fu_590_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_594_ce = 1'b1;
    end else begin
        grp_fu_594_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_598_ce = 1'b1;
    end else begin
        grp_fu_598_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_602_ce = 1'b1;
    end else begin
        grp_fu_602_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_606_ce = 1'b1;
    end else begin
        grp_fu_606_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_610_ce = 1'b1;
    end else begin
        grp_fu_610_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_614_ce = 1'b1;
    end else begin
        grp_fu_614_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_618_ce = 1'b1;
    end else begin
        grp_fu_618_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_622_ce = 1'b1;
    end else begin
        grp_fu_622_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_626_ce = 1'b1;
    end else begin
        grp_fu_626_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_630_ce = 1'b1;
    end else begin
        grp_fu_630_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_634_ce = 1'b1;
    end else begin
        grp_fu_634_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_638_ce = 1'b1;
    end else begin
        grp_fu_638_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_643_ce = 1'b1;
    end else begin
        grp_fu_643_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_648_ce = 1'b1;
    end else begin
        grp_fu_648_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_653_ce = 1'b1;
    end else begin
        grp_fu_653_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_658_ce = 1'b1;
    end else begin
        grp_fu_658_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_663_ce = 1'b1;
    end else begin
        grp_fu_663_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_668_ce = 1'b1;
    end else begin
        grp_fu_668_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_673_ce = 1'b1;
    end else begin
        grp_fu_673_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_678_ce = 1'b1;
    end else begin
        grp_fu_678_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_683_ce = 1'b1;
    end else begin
        grp_fu_683_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_688_ce = 1'b1;
    end else begin
        grp_fu_688_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_693_ce = 1'b1;
    end else begin
        grp_fu_693_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_698_ce = 1'b1;
    end else begin
        grp_fu_698_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_703_ce = 1'b1;
    end else begin
        grp_fu_703_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_708_ce = 1'b1;
    end else begin
        grp_fu_708_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_713_ce = 1'b1;
    end else begin
        grp_fu_713_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_718_ce = 1'b1;
    end else begin
        grp_fu_718_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_723_ce = 1'b1;
    end else begin
        grp_fu_723_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_728_ce = 1'b1;
    end else begin
        grp_fu_728_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_733_ce = 1'b1;
    end else begin
        grp_fu_733_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_738_ce = 1'b1;
    end else begin
        grp_fu_738_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_743_ce = 1'b1;
    end else begin
        grp_fu_743_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_748_ce = 1'b1;
    end else begin
        grp_fu_748_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_753_ce = 1'b1;
    end else begin
        grp_fu_753_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_37_mid2_reg_923_pp0_iter32_reg == 1'd1) & (or_cond_mid2_reg_919_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)))) begin
        y_filtered_x_blk_n = y_filtered_x_full_n;
    end else begin
        y_filtered_x_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1)) begin
            y_filtered_x_din = acc_x_6_reg_1364;
        end else if ((ap_predicate_op318_write_state32 == 1'b1)) begin
            y_filtered_x_din = 32'd0;
        end else begin
            y_filtered_x_din = 'bx;
        end
    end else begin
        y_filtered_x_din = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op318_write_state32 == 1'b1)))) begin
        y_filtered_x_write = 1'b1;
    end else begin
        y_filtered_x_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_37_mid2_reg_923_pp0_iter32_reg == 1'd1) & (or_cond_mid2_reg_919_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)))) begin
        y_filtered_y_blk_n = y_filtered_y_full_n;
    end else begin
        y_filtered_y_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1)) begin
            y_filtered_y_din = acc_y_6_reg_1369;
        end else if ((ap_predicate_op318_write_state32 == 1'b1)) begin
            y_filtered_y_din = 32'd0;
        end else begin
            y_filtered_y_din = 'bx;
        end
    end else begin
        y_filtered_y_din = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op318_write_state32 == 1'b1)))) begin
        y_filtered_y_write = 1'b1;
    end else begin
        y_filtered_y_write = 1'b0;
    end
end

always @ (*) begin
    if ((((tmp_37_mid2_reg_923_pp0_iter32_reg == 1'd1) & (or_cond_mid2_reg_919_pp0_iter32_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter33 == 1'b1)))) begin
        y_filtered_z_blk_n = y_filtered_z_full_n;
    end else begin
        y_filtered_z_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1)) begin
            y_filtered_z_din = acc_z_6_reg_1374;
        end else if ((ap_predicate_op318_write_state32 == 1'b1)) begin
            y_filtered_z_din = 32'd0;
        end else begin
            y_filtered_z_din = 'bx;
        end
    end else begin
        y_filtered_z_din = 'bx;
    end
end

always @ (*) begin
    if ((((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op318_write_state32 == 1'b1)))) begin
        y_filtered_z_write = 1'b1;
    end else begin
        y_filtered_z_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_776_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter33 == 1'b1) & (ap_enable_reg_pp0_iter32 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter33 == 1'b1) & (ap_enable_reg_pp0_iter32 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (exitcond_flatten_fu_776_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter33 == 1'b1) & (((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_z_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_y_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_x_full_n == 1'b0)) | ((y_filtered_z_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_y_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_x_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((gradient_z_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_y_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_x_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter33 == 1'b1) & (((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_z_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_y_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_x_full_n == 1'b0)) | ((y_filtered_z_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_y_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_x_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((gradient_z_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_y_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_x_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter33 == 1'b1) & (((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_z_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_y_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_x_full_n == 1'b0)) | ((y_filtered_z_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_y_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_x_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((gradient_z_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_y_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_x_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state32_pp0_stage0_iter33 = (((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_z_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_y_full_n == 1'b0)) | ((or_cond_mid2_reg_919_pp0_iter32_reg == 1'd1) & (y_filtered_x_full_n == 1'b0)) | ((y_filtered_z_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_y_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)) | ((y_filtered_x_full_n == 1'b0) & (ap_predicate_op318_write_state32 == 1'b1)));
end

assign ap_block_state33_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = (((gradient_z_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_y_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)) | ((gradient_x_empty_n == 1'b0) & (ap_predicate_op116_read_state3 == 1'b1)));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_375 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_76 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_buf_val_x_load_2_6_reg_551 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_y_load_2_6_reg_539 = 'bx;

assign ap_phi_reg_pp0_iter0_buf_val_z_load_2_6_reg_527 = 'bx;

always @ (*) begin
    ap_predicate_op116_read_state3 = ((tmp_mid2_reg_915 == 1'd1) & (exitcond_flatten_reg_906 == 1'd0));
end

always @ (*) begin
    ap_predicate_op318_write_state32 = ((tmp_37_mid2_reg_923_pp0_iter32_reg == 1'd1) & (or_cond_mid2_reg_919_pp0_iter32_reg == 1'd0));
end

assign ap_ready = internal_ap_ready;

assign buf_val_1_x_address0 = tmp_40_fu_890_p1;

assign buf_val_1_y_address0 = tmp_40_fu_890_p1;

assign buf_val_1_z_address0 = tmp_40_fu_890_p1;

assign buf_val_2_x_address0 = tmp_40_reg_932_pp0_iter3_reg;

assign buf_val_2_y_address0 = tmp_40_reg_932_pp0_iter3_reg;

assign buf_val_2_z_address0 = tmp_40_reg_932_pp0_iter3_reg;

assign buf_val_3_x_address0 = tmp_40_reg_932_pp0_iter7_reg;

assign buf_val_3_y_address0 = tmp_40_reg_932_pp0_iter7_reg;

assign buf_val_3_z_address0 = tmp_40_reg_932_pp0_iter7_reg;

assign buf_val_6_x_address0 = tmp_40_fu_890_p1;

assign buf_val_6_y_address0 = tmp_40_fu_890_p1;

assign buf_val_6_z_address0 = tmp_40_fu_890_p1;

assign c_fu_900_p2 = (col_assign_mid2_fu_794_p3 + 11'd1);

assign col_assign_mid2_fu_794_p3 = ((exitcond_fu_788_p2[0:0] === 1'b1) ? 11'd0 : col_assign_reg_516);

assign exitcond_flatten_fu_776_p2 = ((indvar_flatten_reg_494 == 19'd449536) ? 1'b1 : 1'b0);

assign exitcond_fu_788_p2 = ((col_assign_reg_516 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp7_fu_868_p2 = ((tmp_84_fu_858_p4 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_fu_852_p2 = ((tmp_83_fu_842_p4 != 8'd0) ? 1'b1 : 1'b0);

assign indvar_flatten_next_fu_782_p2 = (indvar_flatten_reg_494 + 19'd1);

assign or_cond_fu_770_p2 = (tmp_fu_758_p2 & tmp_36_fu_764_p2);

assign or_cond_mid1_fu_828_p2 = (tmp_mid1_fu_808_p2 & tmp_36_mid1_fu_822_p2);

assign or_cond_mid2_fu_834_p3 = ((exitcond_fu_788_p2[0:0] === 1'b1) ? or_cond_mid1_fu_828_p2 : or_cond_fu_770_p2);

assign r_mid2_fu_882_p3 = ((exitcond_fu_788_p2[0:0] === 1'b1) ? r_s_fu_802_p2 : r_reg_505);

assign r_s_fu_802_p2 = (r_reg_505 + 9'd1);

assign start_out = real_start;

assign tmp_36_fu_764_p2 = ((r_reg_505 > 9'd5) ? 1'b1 : 1'b0);

assign tmp_36_mid1_fu_822_p2 = ((r_s_fu_802_p2 > 9'd5) ? 1'b1 : 1'b0);

assign tmp_37_mid2_fu_874_p3 = ((exitcond_fu_788_p2[0:0] === 1'b1) ? icmp_fu_852_p2 : icmp7_fu_868_p2);

assign tmp_40_fu_890_p1 = col_assign_mid2_fu_794_p3;

assign tmp_83_fu_842_p4 = {{r_s_fu_802_p2[8:1]}};

assign tmp_84_fu_858_p4 = {{r_reg_505[8:1]}};

assign tmp_fu_758_p2 = ((r_reg_505 < 9'd436) ? 1'b1 : 1'b0);

assign tmp_mid1_fu_808_p2 = ((r_s_fu_802_p2 < 9'd436) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_814_p3 = ((exitcond_fu_788_p2[0:0] === 1'b1) ? tmp_mid1_fu_808_p2 : tmp_fu_758_p2);

always @ (posedge ap_clk) begin
    tmp_40_reg_932[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_40_reg_932_pp0_iter1_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_40_reg_932_pp0_iter2_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_40_reg_932_pp0_iter3_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_40_reg_932_pp0_iter4_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_40_reg_932_pp0_iter5_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_40_reg_932_pp0_iter6_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    tmp_40_reg_932_pp0_iter7_reg[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
end

endmodule //a0_gradient_weight_y
