--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136577 paths analyzed, 2506 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.750ns.
--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff01_8 (SLICE_X68Y114.CIN), 832 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_8 (FF)
  Destination:          inst_streamScaler/coeff01_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.739ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.121 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_8 to inst_streamScaler/coeff01_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y102.YQ     Tcko                  0.340   inst_streamScaler/yScaleAmount<9>
                                                       inst_streamScaler/yScaleAmount_8
    SLICE_X68Y104.G1     net (fanout=6)        0.634   inst_streamScaler/yScaleAmount<8>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<15>
    SLICE_X68Y114.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<15>
    SLICE_X68Y114.CLK    Tcinck                0.423   inst_streamScaler/coeff01<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff01_8
    -------------------------------------------------  ---------------------------
    Total                                      9.739ns (6.753ns logic, 2.986ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff01_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.718ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.121 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff01_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<7>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X68Y104.G2     net (fanout=9)        0.593   inst_streamScaler/yScaleAmount<6>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<15>
    SLICE_X68Y114.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<15>
    SLICE_X68Y114.CLK    Tcinck                0.423   inst_streamScaler/coeff01<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff01_8
    -------------------------------------------------  ---------------------------
    Total                                      9.718ns (6.773ns logic, 2.945ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_7 (FF)
  Destination:          inst_streamScaler/coeff01_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.630ns (Levels of Logic = 12)
  Clock Path Skew:      -0.011ns (0.121 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_7 to inst_streamScaler/coeff01_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.XQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<7>
                                                       inst_streamScaler/yScaleAmount_7
    SLICE_X68Y104.G3     net (fanout=7)        0.505   inst_streamScaler/yScaleAmount<7>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<15>
    SLICE_X68Y114.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<15>
    SLICE_X68Y114.CLK    Tcinck                0.423   inst_streamScaler/coeff01<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<16>
                                                       inst_streamScaler/coeff01_8
    -------------------------------------------------  ---------------------------
    Total                                      9.630ns (6.773ns logic, 2.857ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff01_7 (SLICE_X68Y113.CIN), 728 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_8 (FF)
  Destination:          inst_streamScaler/coeff01_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.705ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.117 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_8 to inst_streamScaler/coeff01_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y102.YQ     Tcko                  0.340   inst_streamScaler/yScaleAmount<9>
                                                       inst_streamScaler/yScaleAmount_8
    SLICE_X68Y104.G1     net (fanout=6)        0.634   inst_streamScaler/yScaleAmount<8>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CLK    Tcinck                0.478   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff01_7
    -------------------------------------------------  ---------------------------
    Total                                      9.705ns (6.719ns logic, 2.986ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff01_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.684ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.117 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff01_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<7>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X68Y104.G2     net (fanout=9)        0.593   inst_streamScaler/yScaleAmount<6>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CLK    Tcinck                0.478   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff01_7
    -------------------------------------------------  ---------------------------
    Total                                      9.684ns (6.739ns logic, 2.945ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_7 (FF)
  Destination:          inst_streamScaler/coeff01_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.596ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.117 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_7 to inst_streamScaler/coeff01_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.XQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<7>
                                                       inst_streamScaler/yScaleAmount_7
    SLICE_X68Y104.G3     net (fanout=7)        0.505   inst_streamScaler/yScaleAmount<7>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CLK    Tcinck                0.478   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<14>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<15>
                                                       inst_streamScaler/coeff01_7
    -------------------------------------------------  ---------------------------
    Total                                      9.596ns (6.739ns logic, 2.857ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_streamScaler/coeff01_6 (SLICE_X68Y113.CIN), 728 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_8 (FF)
  Destination:          inst_streamScaler/coeff01_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.650ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.117 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_8 to inst_streamScaler/coeff01_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y102.YQ     Tcko                  0.340   inst_streamScaler/yScaleAmount<9>
                                                       inst_streamScaler/yScaleAmount_8
    SLICE_X68Y104.G1     net (fanout=6)        0.634   inst_streamScaler/yScaleAmount<8>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CLK    Tcinck                0.423   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff01_6
    -------------------------------------------------  ---------------------------
    Total                                      9.650ns (6.664ns logic, 2.986ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_6 (FF)
  Destination:          inst_streamScaler/coeff01_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.629ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.117 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_6 to inst_streamScaler/coeff01_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.YQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<7>
                                                       inst_streamScaler/yScaleAmount_6
    SLICE_X68Y104.G2     net (fanout=9)        0.593   inst_streamScaler/yScaleAmount<6>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CLK    Tcinck                0.423   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff01_6
    -------------------------------------------------  ---------------------------
    Total                                      9.629ns (6.684ns logic, 2.945ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_streamScaler/yScaleAmount_7 (FF)
  Destination:          inst_streamScaler/coeff01_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.541ns (Levels of Logic = 11)
  Clock Path Skew:      -0.015ns (0.117 - 0.132)
  Source Clock:         i_clock_BUFGP rising at 0.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: inst_streamScaler/yScaleAmount_7 to inst_streamScaler/coeff01_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y103.XQ     Tcko                  0.360   inst_streamScaler/yScaleAmount<7>
                                                       inst_streamScaler/yScaleAmount_7
    SLICE_X68Y104.G3     net (fanout=7)        0.505   inst_streamScaler/yScaleAmount<7>
    SLICE_X68Y104.Y      Tilo                  0.195   inst_streamScaler/preCoeff00_sub0000<4>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>31
    SLICE_X69Y108.F2     net (fanout=5)        1.058   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>_bdd2
    SLICE_X69Y108.X      Tilo                  0.194   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
                                                       inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>1
    DSP48_X3Y26.B8       net (fanout=2)        0.407   inst_streamScaler/Madd_preCoeff00_sub0000_cy<7>
    DSP48_X3Y26.P0       Tdspdo_BPL            4.402   inst_streamScaler/Mmult_preCoeff01_mult0000
                                                       inst_streamScaler/Mmult_preCoeff01_mult0000
    SLICE_X68Y106.F1     net (fanout=1)        0.887   inst_streamScaler/preCoeff01_mult0000<0>
    SLICE_X68Y106.COUT   Topcyf                0.576   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_lut<0>_INV_0
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<1>
    SLICE_X68Y107.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<3>
    SLICE_X68Y108.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<5>
    SLICE_X68Y109.COUT   Tbyp                  0.089   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<7>
    SLICE_X68Y110.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<0>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<8>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<9>
    SLICE_X68Y111.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<2>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<10>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<11>
    SLICE_X68Y112.COUT   Tbyp                  0.089   inst_streamScaler/coeff01<4>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<12>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CIN    net (fanout=1)        0.000   inst_streamScaler/Madd_preCoeff01_add0000_Madd_cy<13>
    SLICE_X68Y113.CLK    Tcinck                0.423   inst_streamScaler/coeff01<6>
                                                       inst_streamScaler/Madd_preCoeff01_add0000_Madd_xor<14>
                                                       inst_streamScaler/coeff01_6
    -------------------------------------------------  ---------------------------
    Total                                      9.541ns (6.684ns logic, 2.857ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X3Y12.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               streamScaler_ag_6 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.812 - 0.781)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: streamScaler_ag_6 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.XQ     Tcko                  0.331   streamScaler_ag<6>
                                                       streamScaler_ag_6
    RAMB16_X3Y12.ADDRB9  net (fanout=3)        0.346   streamScaler_ag<6>
    RAMB16_X3Y12.CLKB    Trckc_ADDRB (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.009ns logic, 0.346ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X3Y12.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               streamScaler_ag_3 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.029ns (0.812 - 0.783)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: streamScaler_ag_3 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y99.YQ      Tcko                  0.331   streamScaler_ag<2>
                                                       streamScaler_ag_3
    RAMB16_X3Y12.ADDRB6  net (fanout=3)        0.346   streamScaler_ag<3>
    RAMB16_X3Y12.CLKB    Trckc_ADDRB (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.009ns logic, 0.346ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X3Y12.ADDRB10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               streamScaler_ag_7 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.812 - 0.781)
  Source Clock:         i_clock_BUFGP rising at 10.000ns
  Destination Clock:    i_clock_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: streamScaler_ag_7 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y101.YQ     Tcko                  0.331   streamScaler_ag<6>
                                                       streamScaler_ag_7
    RAMB16_X3Y12.ADDRB10 net (fanout=3)        0.351   streamScaler_ag<7>
    RAMB16_X3Y12.CLKB    Trckc_ADDRB (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.009ns logic, 0.351ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y20.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y21.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X3Y12.CLKA
  Clock network: i_clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.750|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 136577 paths, 0 nets, and 5000 connections

Design statistics:
   Minimum period:   9.750ns{1}   (Maximum frequency: 102.564MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep  1 14:23:03 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 514 MB



