Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/Farshid726/Desktop/Codes/AUT/CE202-LC-Lab-Manual/assignment-04/assignment-04/tb_paritiy3_isim_beh.exe -prj C:/Users/Farshid726/Desktop/Codes/AUT/CE202-LC-Lab-Manual/assignment-04/assignment-04/tb_paritiy3_beh.prj work.tb_paritiy3 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Farshid726/Desktop/Codes/AUT/CE202-LC-Lab-Manual/assignment-04/assignment-04/../paritiy3_gen_sop.v" into library work
Analyzing Verilog file "C:/Users/Farshid726/Desktop/Codes/AUT/CE202-LC-Lab-Manual/assignment-04/assignment-04/../paritiy3_gen.v" into library work
Analyzing Verilog file "C:/Users/Farshid726/Desktop/Codes/AUT/CE202-LC-Lab-Manual/assignment-04/assignment-04/../tb_paritiy3_gen.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module paritiy3_gen
Compiling module paritiy3_gen_sop
Compiling module tb_paritiy3
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/Farshid726/Desktop/Codes/AUT/CE202-LC-Lab-Manual/assignment-04/assignment-04/tb_paritiy3_isim_beh.exe
Fuse Memory Usage: 27504 KB
Fuse CPU Usage: 296 ms
